Analysis & Synthesis report for solver
Mon Sep 16 10:34:54 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|monitor:u1|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated
 18. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated
 19. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated
 20. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated
 21. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated
 22. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated
 23. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated
 24. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated
 25. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug
 26. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break
 29. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_itrace:the_solver_cpu_cpu_nios2_oci_itrace
 30. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im
 31. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem
 32. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 33. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck
 34. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 35. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 36. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk
 37. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 38. Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 39. Source assignments for solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 40. Source assignments for solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 41. Source assignments for solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram|altsyncram_onm1:auto_generated
 42. Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_demux:cmd_demux
 43. Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 44. Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux
 45. Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_001
 46. Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 47. Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 48. Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_004
 49. Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_005
 50. Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_006
 51. Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_007
 52. Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_008
 53. Source assignments for solver:u0|altera_reset_controller:rst_controller
 54. Source assignments for solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 55. Source assignments for solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 56. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data
 57. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram
 58. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag
 59. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram
 60. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht
 61. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram
 62. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a
 63. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 64. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b
 65. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag
 67. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data
 69. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim
 71. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 73. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 74. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram
 75. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 77. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 78. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 79. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 80. Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy
 81. Parameter Settings for User Entity Instance: solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo
 82. Parameter Settings for User Entity Instance: solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo
 83. Parameter Settings for User Entity Instance: solver:u0|solver_onchip_RAM:onchip_ram
 84. Parameter Settings for User Entity Instance: solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram
 85. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 86. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 87. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 88. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 89. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 90. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator
 91. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator
 92. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator
 93. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator
 94. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_pio_s1_translator
 95. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_pio_s1_translator
 96. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 97. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 98. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 99. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
102. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
105. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent
108. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent
111. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent
114. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent
117. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent
120. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent
123. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router:router|solver_mm_interconnect_0_router_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_001:router_001|solver_mm_interconnect_0_router_001_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_002|solver_mm_interconnect_0_router_002_default_decode:the_default_decode
128. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_003|solver_mm_interconnect_0_router_002_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_004:router_004|solver_mm_interconnect_0_router_004_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_004:router_005|solver_mm_interconnect_0_router_004_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_006|solver_mm_interconnect_0_router_002_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_007|solver_mm_interconnect_0_router_002_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_008|solver_mm_interconnect_0_router_002_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_009|solver_mm_interconnect_0_router_002_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_010|solver_mm_interconnect_0_router_002_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
137. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
138. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
139. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
140. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
141. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
142. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
143. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
144. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
145. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
146. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
147. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
148. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
149. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
150. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
151. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
152. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
153. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
154. Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
155. Parameter Settings for User Entity Instance: solver:u0|altera_reset_controller:rst_controller
156. Parameter Settings for User Entity Instance: solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
157. Parameter Settings for User Entity Instance: solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
158. altsyncram Parameter Settings by Entity Instance
159. scfifo Parameter Settings by Entity Instance
160. Port Connectivity Checks: "hex_displays:h1|hex_display:h0"
161. Port Connectivity Checks: "hex_displays:h1|hex_display:h1"
162. Port Connectivity Checks: "hex_displays:h1|hex_display:h2"
163. Port Connectivity Checks: "hex_displays:h1|hex_display:h3"
164. Port Connectivity Checks: "hex_displays:h1|hex_display:h4"
165. Port Connectivity Checks: "hex_displays:h1|hex_display:h5"
166. Port Connectivity Checks: "solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
167. Port Connectivity Checks: "solver:u0|altera_reset_controller:rst_controller"
168. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
169. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
170. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
171. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_004:router_004|solver_mm_interconnect_0_router_004_default_decode:the_default_decode"
172. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_002|solver_mm_interconnect_0_router_002_default_decode:the_default_decode"
173. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_001:router_001|solver_mm_interconnect_0_router_001_default_decode:the_default_decode"
174. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router:router|solver_mm_interconnect_0_router_default_decode:the_default_decode"
175. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo"
176. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent"
177. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo"
178. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent"
179. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo"
180. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent"
181. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo"
182. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent"
183. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo"
184. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent"
185. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo"
186. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent"
187. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
188. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
189. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
190. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
191. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
192. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
193. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
194. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
195. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_pio_s1_translator"
196. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_pio_s1_translator"
197. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator"
198. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator"
199. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator"
200. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator"
201. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
202. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
203. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
204. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
205. Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
206. Port Connectivity Checks: "solver:u0|solver_onchip_RAM:onchip_ram"
207. Port Connectivity Checks: "solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic"
208. Port Connectivity Checks: "solver:u0|solver_jtag_uart:jtag_uart"
209. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy"
210. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
211. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
212. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_pib:the_solver_cpu_cpu_nios2_oci_pib"
213. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_fifo:the_solver_cpu_cpu_nios2_oci_fifo|solver_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_solver_cpu_cpu_nios2_oci_fifo_wrptr_inc"
214. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dtrace:the_solver_cpu_cpu_nios2_oci_dtrace|solver_cpu_cpu_nios2_oci_td_mode:solver_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
215. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_itrace:the_solver_cpu_cpu_nios2_oci_itrace"
216. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dbrk:the_solver_cpu_cpu_nios2_oci_dbrk"
217. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk"
218. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug"
219. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci"
220. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl"
221. Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_test_bench:the_solver_cpu_cpu_test_bench"
222. Port Connectivity Checks: "solver:u0|solver_cpu:cpu"
223. Post-Synthesis Netlist Statistics for Top Partition
224. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
225. Elapsed Time Per Partition
226. Analysis & Synthesis Messages
227. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep 16 10:34:54 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; solver                                         ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 2682                                           ;
; Total pins                      ; 67                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 255,360                                        ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; solver             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                         ; Library     ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; solver/synthesis/solver.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v                                                                 ; solver      ;
; solver/synthesis/submodules/altera_reset_controller.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_reset_controller.v                                     ; solver      ;
; solver/synthesis/submodules/altera_reset_synchronizer.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_reset_synchronizer.v                                   ; solver      ;
; solver/synthesis/submodules/solver_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_irq_mapper.sv                                          ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v                                    ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_avalon_st_adapter.v                  ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_rsp_mux_001.sv                       ; solver      ;
; solver/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_rsp_mux.sv                           ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_rsp_demux_002.sv                     ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_rsp_demux.sv                         ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_cmd_mux_002.sv                       ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_cmd_mux.sv                           ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_cmd_demux_001.sv                     ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_cmd_demux.sv                         ; solver      ;
; solver/synthesis/submodules/altera_merlin_traffic_limiter.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_traffic_limiter.sv                              ; solver      ;
; solver/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_004.sv                        ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_002.sv                        ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_001.sv                        ; solver      ;
; solver/synthesis/submodules/solver_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router.sv                            ; solver      ;
; solver/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; solver      ;
; solver/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; solver      ;
; solver/synthesis/submodules/altera_merlin_master_agent.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_master_agent.sv                                 ; solver      ;
; solver/synthesis/submodules/altera_merlin_slave_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_slave_translator.sv                             ; solver      ;
; solver/synthesis/submodules/altera_merlin_master_translator.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_master_translator.sv                            ; solver      ;
; solver/synthesis/submodules/solver_x_pio.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_x_pio.v                                                ; solver      ;
; solver/synthesis/submodules/solver_sysid.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_sysid.v                                                ; solver      ;
; solver/synthesis/submodules/solver_sys_clk_timer.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_sys_clk_timer.v                                        ; solver      ;
; solver/synthesis/submodules/solver_start_pio.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_start_pio.v                                            ; solver      ;
; solver/synthesis/submodules/solver_result_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_result_pio.v                                           ; solver      ;
; solver/synthesis/submodules/solver_onchip_RAM.hex                                         ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_onchip_RAM.hex                                         ; solver      ;
; solver/synthesis/submodules/solver_onchip_RAM.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_onchip_RAM.v                                           ; solver      ;
; solver/synthesis/submodules/solver_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v                                            ; solver      ;
; solver/synthesis/submodules/solver_done_pio.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_done_pio.v                                             ; solver      ;
; solver/synthesis/submodules/solver_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu.v                                                  ; solver      ;
; solver/synthesis/submodules/solver_cpu_cpu.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v                                              ; solver      ;
; solver/synthesis/submodules/solver_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_debug_slave_sysclk.v                           ; solver      ;
; solver/synthesis/submodules/solver_cpu_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_debug_slave_tck.v                              ; solver      ;
; solver/synthesis/submodules/solver_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_debug_slave_wrapper.v                          ; solver      ;
; solver/synthesis/submodules/solver_cpu_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_test_bench.v                                   ; solver      ;
; solver/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                               ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                               ; solver      ;
; top.v                                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v                                                                                     ;             ;
; monitor.v                                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/monitor.v                                                                                 ;             ;
; hex_displays.v                                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/hex_displays.v                                                                            ;             ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                             ;             ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                      ;             ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                ;             ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                             ;             ;
; aglobal231.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                                             ;             ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                              ;             ;
; altrom.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                 ;             ;
; altram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                                                                 ;             ;
; altdpram.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                               ;             ;
; db/altsyncram_spj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_spj1.tdf                                                                    ;             ;
; db/altsyncram_ngj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_ngj1.tdf                                                                    ;             ;
; db/altsyncram_pdj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_pdj1.tdf                                                                    ;             ;
; db/altsyncram_voi1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_voi1.tdf                                                                    ;             ;
; db/altsyncram_hmi1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_hmi1.tdf                                                                    ;             ;
; db/altsyncram_4kl1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_4kl1.tdf                                                                    ;             ;
; db/altsyncram_baj1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_baj1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                  ;             ;
; db/altsyncram_qid1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_qid1.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                          ;             ;
; scfifo.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf                                                                                                 ;             ;
; a_regfifo.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_regfifo.inc                                                                                              ;             ;
; a_dpfifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                               ;             ;
; a_i2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                               ;             ;
; a_fffifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fffifo.inc                                                                                               ;             ;
; a_f2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                               ;             ;
; db/scfifo_3291.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/scfifo_3291.tdf                                                                        ;             ;
; db/a_dpfifo_5771.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/a_dpfifo_5771.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_vg7.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/cntr_vg7.tdf                                                                           ;             ;
; db/altsyncram_7pu1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_7pu1.tdf                                                                    ;             ;
; db/cntr_jgb.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/cntr_jgb.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                        ;             ;
; db/altsyncram_onm1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_onm1.tdf                                                                    ;             ;
; pzdyqx.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                 ;             ;
; sld_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                ; altera_sld  ;
; db/ip/sld968bdeca/alt_sld_fab.v                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                           ;             ;
; sld_rom_sr.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                             ;             ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1783           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2520           ;
;     -- 7 input functions                    ; 30             ;
;     -- 6 input functions                    ; 672            ;
;     -- 5 input functions                    ; 521            ;
;     -- 4 input functions                    ; 423            ;
;     -- <=3 input functions                  ; 874            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2682           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 255360         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2693           ;
; Total fan-out                               ; 24911          ;
; Average fan-out                             ; 4.44           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |top                                                                                                                                    ; 2520 (1)            ; 2682 (0)                  ; 255360            ; 0          ; 67   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                                    ; work         ;
;    |hex_displays:h1|                                                                                                                    ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|hex_displays:h1                                                                                                                                                                                                                                                                                                                            ; hex_displays                           ; work         ;
;       |hex_display:h0|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|hex_displays:h1|hex_display:h0                                                                                                                                                                                                                                                                                                             ; hex_display                            ; work         ;
;       |hex_display:h1|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|hex_displays:h1|hex_display:h1                                                                                                                                                                                                                                                                                                             ; hex_display                            ; work         ;
;       |hex_display:h2|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|hex_displays:h1|hex_display:h2                                                                                                                                                                                                                                                                                                             ; hex_display                            ; work         ;
;       |hex_display:h3|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|hex_displays:h1|hex_display:h3                                                                                                                                                                                                                                                                                                             ; hex_display                            ; work         ;
;       |hex_display:h4|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|hex_displays:h1|hex_display:h4                                                                                                                                                                                                                                                                                                             ; hex_display                            ; work         ;
;       |hex_display:h5|                                                                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|hex_displays:h1|hex_display:h5                                                                                                                                                                                                                                                                                                             ; hex_display                            ; work         ;
;    |monitor:u1|                                                                                                                         ; 229 (229)           ; 554 (554)                 ; 0                 ; 0          ; 0    ; 0            ; |top|monitor:u1                                                                                                                                                                                                                                                                                                                                 ; monitor                                ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 92 (0)              ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                 ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 92 (13)             ; 75 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                            ; work         ;
;          |FLAU0828:TXTL3573|                                                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573                                                                                                                                                                                                                                                                               ; FLAU0828                               ; work         ;
;          |YMSB9588:MMMV8756|                                                                                                            ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756                                                                                                                                                                                                                                                                               ; YMSB9588                               ; work         ;
;          |YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1                                                                                                                                                                                                                                   ; YPHP7743                               ; work         ;
;             |ZNZS8187:LSFF6823|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\stratixiii_BVXN3148_gen_0:stratixiii_BVXN3148_gen_1|ZNZS8187:LSFF6823                                                                                                                                                                                                                 ; ZNZS8187                               ; work         ;
;          |ZNZS8187:WGSH7730|                                                                                                            ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:WGSH7730                                                                                                                                                                                                                                                                               ; ZNZS8187                               ; work         ;
;          |ZNZS8187:\YLGA4710:WSQP7430|                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:\YLGA4710:WSQP7430                                                                                                                                                                                                                                                                     ; ZNZS8187                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 131 (1)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 130 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 130 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 130 (1)             ; 89 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 129 (0)             ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 129 (90)            ; 82 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                         ; altera_sld   ;
;    |solver:u0|                                                                                                                          ; 2025 (0)            ; 1964 (0)                  ; 255360            ; 0          ; 0    ; 0            ; |top|solver:u0                                                                                                                                                                                                                                                                                                                                  ; solver                                 ; solver       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                           ; altera_reset_controller                ; solver       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                            ; altera_reset_synchronizer              ; solver       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer              ; solver       ;
;       |solver_cpu:cpu|                                                                                                                  ; 1352 (0)            ; 1458 (0)                  ; 62336             ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu                                                                                                                                                                                                                                                                                                                   ; solver_cpu                             ; solver       ;
;          |solver_cpu_cpu:cpu|                                                                                                           ; 1352 (1086)         ; 1458 (1166)               ; 62336             ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                ; solver_cpu_cpu                         ; solver       ;
;             |altera_nios2_gen2_rtl_module:the_nios2_rtl|                                                                                ; 61 (61)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                                                                                                     ; altera_nios2_gen2_rtl_module           ; solver       ;
;             |solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht                                                                                                                                                                                                                                                   ; solver_cpu_cpu_bht_module              ; solver       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                         ; altsyncram                             ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                          ; altsyncram_pdj1                        ; work         ;
;             |solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data                                                                                                                                                                                                                                           ; solver_cpu_cpu_dc_data_module          ; solver       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                             ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                  ; altsyncram_4kl1                        ; work         ;
;             |solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|                                                                        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag                                                                                                                                                                                                                                             ; solver_cpu_cpu_dc_tag_module           ; solver       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                             ; work         ;
;                   |altsyncram_hmi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated                                                                                                                                                                                    ; altsyncram_hmi1                        ; work         ;
;             |solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|                                                                  ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim                                                                                                                                                                                                                                       ; solver_cpu_cpu_dc_victim_module        ; solver       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                             ; altsyncram                             ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                              ; altsyncram_baj1                        ; work         ;
;             |solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data                                                                                                                                                                                                                                           ; solver_cpu_cpu_ic_data_module          ; solver       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                             ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                  ; altsyncram_spj1                        ; work         ;
;             |solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|                                                                        ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag                                                                                                                                                                                                                                             ; solver_cpu_cpu_ic_tag_module           ; solver       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                             ; work         ;
;                   |altsyncram_ngj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated                                                                                                                                                                                    ; altsyncram_ngj1                        ; work         ;
;             |solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|                                                                     ; 205 (6)             ; 284 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci                                                                                                                                                                                                                                          ; solver_cpu_cpu_nios2_oci               ; solver       ;
;                |solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|                                              ; 89 (0)              ; 98 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper                                                                                                                                                                ; solver_cpu_cpu_debug_slave_wrapper     ; solver       ;
;                   |sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy|                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy                                                                                                          ; sld_virtual_jtag_basic                 ; work         ;
;                   |solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|                                             ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk                                                                                        ; solver_cpu_cpu_debug_slave_sysclk      ; solver       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                   ; altera_std_synchronizer                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5                                   ; altera_std_synchronizer                ; work         ;
;                   |solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|                                                   ; 79 (79)             ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck                                                                                              ; solver_cpu_cpu_debug_slave_tck         ; solver       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                         ; altera_std_synchronizer                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3                                         ; altera_std_synchronizer                ; work         ;
;                |solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|                                                    ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg                                                                                                                                                                      ; solver_cpu_cpu_nios2_avalon_reg        ; solver       ;
;                |solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|                                                      ; 4 (4)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break                                                                                                                                                                        ; solver_cpu_cpu_nios2_oci_break         ; solver       ;
;                |solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|                                                      ; 6 (6)               ; 10 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug                                                                                                                                                                        ; solver_cpu_cpu_nios2_oci_debug         ; solver       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                   ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; altera_std_synchronizer                ; work         ;
;                |solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im|                                                            ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im                                                                                                                                                                              ; solver_cpu_cpu_nios2_oci_im            ; solver       ;
;                |solver_cpu_cpu_nios2_oci_itrace:the_solver_cpu_cpu_nios2_oci_itrace|                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_itrace:the_solver_cpu_cpu_nios2_oci_itrace                                                                                                                                                                      ; solver_cpu_cpu_nios2_oci_itrace        ; solver       ;
;                |solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|                                                            ; 83 (83)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem                                                                                                                                                                              ; solver_cpu_cpu_nios2_ocimem            ; solver       ;
;                   |solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|                                                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram                                                                                                             ; solver_cpu_cpu_ociram_sp_ram_module    ; solver       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                   ; altsyncram                             ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                                    ; altsyncram_qid1                        ; work         ;
;             |solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a                                                                                                                                                                                                                           ; solver_cpu_cpu_register_bank_a_module  ; solver       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                             ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                  ; altsyncram_voi1                        ; work         ;
;             |solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b|                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b                                                                                                                                                                                                                           ; solver_cpu_cpu_register_bank_b_module  ; solver       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                             ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                  ; altsyncram_voi1                        ; work         ;
;       |solver_done_pio:done_pio|                                                                                                        ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_done_pio:done_pio                                                                                                                                                                                                                                                                                                         ; solver_done_pio                        ; solver       ;
;       |solver_jtag_uart:jtag_uart|                                                                                                      ; 114 (33)            ; 112 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                       ; solver_jtag_uart                       ; solver       ;
;          |alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|                                                                         ; 33 (33)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                  ; alt_jtag_atlantic                      ; work         ;
;          |solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|                                                                      ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r                                                                                                                                                                                                                                               ; solver_jtag_uart_scfifo_r              ; solver       ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                  ; scfifo                                 ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                       ; scfifo_3291                            ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                  ; a_dpfifo_5771                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                          ; a_fefifo_7cf                           ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                     ; cntr_vg7                               ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                          ; altsyncram_7pu1                        ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                            ; cntr_jgb                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                  ; cntr_jgb                               ; work         ;
;          |solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|                                                                      ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w                                                                                                                                                                                                                                               ; solver_jtag_uart_scfifo_w              ; solver       ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                  ; scfifo                                 ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                       ; scfifo_3291                            ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                  ; a_dpfifo_5771                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                          ; a_fefifo_7cf                           ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                     ; cntr_vg7                               ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                          ; altsyncram_7pu1                        ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                            ; cntr_jgb                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                  ; cntr_jgb                               ; work         ;
;       |solver_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 394 (0)             ; 212 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; solver_mm_interconnect_0               ; solver       ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                  ; solver       ;
;          |altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                  ; solver       ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                  ; solver       ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                                                           ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                  ; solver       ;
;          |altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|                                                                           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                  ; solver       ;
;          |altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                  ; solver       ;
;          |altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                  ; solver       ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                  ; solver       ;
;          |altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|                                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                  ; solver       ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                      ; altera_merlin_master_agent             ; solver       ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent              ; solver       ;
;          |altera_merlin_slave_agent:start_pio_s1_agent|                                                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent              ; solver       ;
;          |altera_merlin_slave_agent:sys_clk_timer_s1_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent              ; solver       ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent              ; solver       ;
;          |altera_merlin_slave_agent:x_pio_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent              ; solver       ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator         ; solver       ;
;          |altera_merlin_slave_translator:done_pio_s1_translator|                                                                        ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_pio_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator         ; solver       ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 4 (4)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator         ; solver       ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator         ; solver       ;
;          |altera_merlin_slave_translator:result_pio_s1_translator|                                                                      ; 7 (7)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_pio_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator         ; solver       ;
;          |altera_merlin_slave_translator:start_pio_s1_translator|                                                                       ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator         ; solver       ;
;          |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                                                   ; 6 (6)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator         ; solver       ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator         ; solver       ;
;          |altera_merlin_slave_translator:x_pio_s1_translator|                                                                           ; 4 (4)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator         ; solver       ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 11 (11)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter          ; solver       ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter          ; solver       ;
;          |solver_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                          ; solver_mm_interconnect_0_cmd_demux     ; solver       ;
;          |solver_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                  ; solver_mm_interconnect_0_cmd_demux_001 ; solver       ;
;          |solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                             ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                      ; solver_mm_interconnect_0_cmd_mux_002   ; solver       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator               ; solver       ;
;          |solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                             ; 56 (52)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                      ; solver_mm_interconnect_0_cmd_mux_002   ; solver       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator               ; solver       ;
;          |solver_mm_interconnect_0_router:router|                                                                                       ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router:router                                                                                                                                                                                                                                                ; solver_mm_interconnect_0_router        ; solver       ;
;          |solver_mm_interconnect_0_router_001:router_001|                                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                        ; solver_mm_interconnect_0_router_001    ; solver       ;
;          |solver_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                  ; solver_mm_interconnect_0_rsp_demux_002 ; solver       ;
;          |solver_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                  ; solver_mm_interconnect_0_rsp_demux_002 ; solver       ;
;          |solver_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 92 (92)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                              ; solver_mm_interconnect_0_rsp_mux       ; solver       ;
;          |solver_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                      ; solver_mm_interconnect_0_rsp_mux_001   ; solver       ;
;       |solver_onchip_RAM:onchip_ram|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 192000            ; 0          ; 0    ; 0            ; |top|solver:u0|solver_onchip_RAM:onchip_ram                                                                                                                                                                                                                                                                                                     ; solver_onchip_RAM                      ; solver       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 192000            ; 0          ; 0    ; 0            ; |top|solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                             ; work         ;
;             |altsyncram_onm1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 192000            ; 0          ; 0    ; 0            ; |top|solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram|altsyncram_onm1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_onm1                        ; work         ;
;       |solver_result_pio:result_pio|                                                                                                    ; 34 (34)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_result_pio:result_pio                                                                                                                                                                                                                                                                                                     ; solver_result_pio                      ; solver       ;
;       |solver_start_pio:start_pio|                                                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_start_pio:start_pio                                                                                                                                                                                                                                                                                                       ; solver_start_pio                       ; solver       ;
;       |solver_sys_clk_timer:sys_clk_timer|                                                                                              ; 107 (107)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                                                               ; solver_sys_clk_timer                   ; solver       ;
;       |solver_x_pio:x_pio|                                                                                                              ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|solver:u0|solver_x_pio:x_pio                                                                                                                                                                                                                                                                                                               ; solver_x_pio                           ; solver       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                  ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                  ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                  ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                  ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                  ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 13           ; 128          ; 13           ; 1664   ; None                  ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                  ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                  ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                  ;
; solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                  ;
; solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                  ;
; solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram|altsyncram_onm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Single Port      ; 6000         ; 32           ; --           ; --           ; 192000 ; solver_onchip_RAM.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                                ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+---------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0                                                                                                                                                                                                                                                           ; solver.qsys     ;
; Altera ; altera_nios2_gen2                           ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_cpu:cpu                                                                                                                                                                                                                                            ; solver.qsys     ;
; Altera ; altera_nios2_gen2_unit                      ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu                                                                                                                                                                                                                         ; solver.qsys     ;
; Altera ; Nios II Embedded Processor Encrypted output ; N/A     ; N/A          ; OpenCore Plus ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                              ;                 ;
; Altera ; altera_avalon_pio                           ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_done_pio:done_pio                                                                                                                                                                                                                                  ; solver.qsys     ;
; Altera ; altera_irq_mapper                           ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_irq_mapper:irq_mapper                                                                                                                                                                                                                              ; solver.qsys     ;
; Altera ; altera_avalon_jtag_uart                     ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_jtag_uart:jtag_uart                                                                                                                                                                                                                                ; solver.qsys     ;
; Altera ; altera_mm_interconnect                      ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; solver.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                   ; solver.qsys     ;
; Altera ; error_adapter                               ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; solver.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                               ; solver.qsys     ;
; Altera ; error_adapter                               ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; solver.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                               ; solver.qsys     ;
; Altera ; error_adapter                               ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; solver.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                               ; solver.qsys     ;
; Altera ; error_adapter                               ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; solver.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                               ; solver.qsys     ;
; Altera ; error_adapter                               ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; solver.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                               ; solver.qsys     ;
; Altera ; error_adapter                               ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; solver.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                               ; solver.qsys     ;
; Altera ; error_adapter                               ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; solver.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                               ; solver.qsys     ;
; Altera ; error_adapter                               ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; solver.qsys     ;
; Altera ; altera_avalon_st_adapter                    ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                               ; solver.qsys     ;
; Altera ; error_adapter                               ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; solver.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                   ; solver.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                           ; solver.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                       ; solver.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                   ; solver.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                   ; solver.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                   ; solver.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                   ; solver.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                   ; solver.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                   ; solver.qsys     ;
; Altera ; altera_merlin_master_agent                  ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_traffic_limiter               ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                          ; solver.qsys     ;
; Altera ; altera_merlin_master_translator             ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                     ; solver.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                            ; solver.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                       ; solver.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                  ; solver.qsys     ;
; Altera ; altera_merlin_master_agent                  ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                        ; solver.qsys     ;
; Altera ; altera_merlin_traffic_limiter               ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                   ; solver.qsys     ;
; Altera ; altera_merlin_master_translator             ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                              ; solver.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent                                                                                                                                                                    ; solver.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_pio_s1_translator                                                                                                                                                          ; solver.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                    ; solver.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                          ; solver.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent                                                                                                                                                                  ; solver.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                             ; solver.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                        ; solver.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent                                                                                                                                                                  ; solver.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo                                                                                                                                                             ; solver.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_pio_s1_translator                                                                                                                                                        ; solver.qsys     ;
; Altera ; altera_merlin_router                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router:router                                                                                                                                                                         ; solver.qsys     ;
; Altera ; altera_merlin_router                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_001:router_001                                                                                                                                                                 ; solver.qsys     ;
; Altera ; altera_merlin_router                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_002                                                                                                                                                                 ; solver.qsys     ;
; Altera ; altera_merlin_router                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_003                                                                                                                                                                 ; solver.qsys     ;
; Altera ; altera_merlin_router                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_004:router_004                                                                                                                                                                 ; solver.qsys     ;
; Altera ; altera_merlin_router                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_004:router_005                                                                                                                                                                 ; solver.qsys     ;
; Altera ; altera_merlin_router                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_006                                                                                                                                                                 ; solver.qsys     ;
; Altera ; altera_merlin_router                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_007                                                                                                                                                                 ; solver.qsys     ;
; Altera ; altera_merlin_router                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_008                                                                                                                                                                 ; solver.qsys     ;
; Altera ; altera_merlin_router                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_009                                                                                                                                                                 ; solver.qsys     ;
; Altera ; altera_merlin_router                        ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_010                                                                                                                                                                 ; solver.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                   ; solver.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                           ; solver.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                           ; solver.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_demultiplexer                 ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                       ; solver.qsys     ;
; Altera ; altera_merlin_multiplexer                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent                                                                                                                                                                   ; solver.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo                                                                                                                                                              ; solver.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator                                                                                                                                                         ; solver.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent                                                                                                                                                               ; solver.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                          ; solver.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                     ; solver.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                            ; solver.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                       ; solver.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                  ; solver.qsys     ;
; Altera ; altera_merlin_slave_agent                   ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent                                                                                                                                                                       ; solver.qsys     ;
; Altera ; altera_avalon_sc_fifo                       ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo                                                                                                                                                                  ; solver.qsys     ;
; Altera ; altera_merlin_slave_translator              ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator                                                                                                                                                             ; solver.qsys     ;
; Altera ; altera_avalon_onchip_memory2                ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_onchip_RAM:onchip_ram                                                                                                                                                                                                                              ; solver.qsys     ;
; Altera ; altera_avalon_pio                           ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_result_pio:result_pio                                                                                                                                                                                                                              ; solver.qsys     ;
; Altera ; altera_reset_controller                     ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                    ; solver.qsys     ;
; Altera ; altera_avalon_pio                           ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_start_pio:start_pio                                                                                                                                                                                                                                ; solver.qsys     ;
; Altera ; altera_avalon_timer                         ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                        ; solver.qsys     ;
; Altera ; altera_avalon_sysid_qsys                    ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_sysid:sysid                                                                                                                                                                                                                                        ; solver.qsys     ;
; Altera ; altera_avalon_pio                           ; 23.1    ; N/A          ; N/A           ; |top|solver:u0|solver_x_pio:x_pio                                                                                                                                                                                                                                        ; solver.qsys     ;
+--------+---------------------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |top|monitor:u1|state                                                 ;
+--------------+--------------+--------------+--------------+-------------+-------------+
; Name         ; state.sWAIT2 ; state.sWAIT1 ; state.sSTART ; state.sIDLE ; state.sDONE ;
+--------------+--------------+--------------+--------------+-------------+-------------+
; state.sIDLE  ; 0            ; 0            ; 0            ; 0           ; 0           ;
; state.sSTART ; 0            ; 0            ; 1            ; 1           ; 0           ;
; state.sWAIT1 ; 0            ; 1            ; 0            ; 1           ; 0           ;
; state.sWAIT2 ; 1            ; 0            ; 0            ; 1           ; 0           ;
; state.sDONE  ; 0            ; 0            ; 0            ; 1           ; 1           ;
+--------------+--------------+--------------+--------------+-------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[0]                                                              ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|ir_out[0]                                                          ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|ir_out[1]                                                          ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|trigbrktype                                                                                                                                  ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_itrace:the_solver_cpu_cpu_nios2_oci_itrace|trc_on                                                                                                                                     ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[1]                                                              ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|DRsize[1]                                                          ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|DRsize[0]                                                          ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|DRsize[2]                                                          ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|waitrequest                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                   ; yes                                                              ; yes                                        ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im|trc_wrap                                                                                                                                           ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[2]                                                              ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                    ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                  ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[21]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[20]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|ir[0]                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|ir[1]                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|enable_action_strobe                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[35]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[34]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                                ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                     ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[3]                                                       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[0]                                                       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[36]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[37]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im|trc_im_addr[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[3]                                                              ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[17]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[19]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[18]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                   ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[21]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[20]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jxuir                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[35]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[34]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[25]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[26]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[28]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[27]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[36]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[37]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[4]                                                       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[1]                                                       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im|trc_im_addr[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[4]                                                              ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[17]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[19]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[18]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[20]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[22]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|sync2_e1dr                                                   ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[19]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|sync2_uir                                                    ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                ; yes                                                              ; yes                                        ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[25]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[26]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[28]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[27]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[29]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[30]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[31]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[32]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[33]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|trigger_state                                                                                                                                ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[5]                                                       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[2]                                                       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im|trc_im_addr[2]                                                                                                                                     ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[5]                                                              ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[16]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[18]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[17]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[23]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[21]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[23]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[22]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[24]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[25]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[27]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[29]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[26]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[30]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[31]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[32]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[33]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[6]                                                       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im|trc_im_addr[3]                                                                                                                                     ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[6]                                                              ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[16]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[24]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[22]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[24]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|vs_e1dr_d1                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|vs_uir_d1                                                          ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[28]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[29]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[30]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[31]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                   ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[7]                                                       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im|trc_im_addr[4]                                                                                                                                     ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[7]                                                              ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[16]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[23]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[8]                                                       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im|trc_im_addr[5]                                                                                                                                     ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[8]                                                              ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                   ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[15]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[9]                                                       ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im|trc_im_addr[6]                                                                                                                                     ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[9]                                                              ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                         ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                        ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[11]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[15]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[10]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[10]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[8]                                                                                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[12]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[13]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|jdo[14]                                                      ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[11]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[15]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[9]                                                                                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[12]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[13]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[14]                                                             ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[10]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[14]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[11]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[12]                                                                                                                            ; yes                                                              ; yes                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[13]                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 234                                                                                                                                                                                                                                                                       ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_pio_s1_translator|av_chipselect_pre                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_pio_s1_translator|av_readdata_pre[1..31]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_pio_s1_translator|av_chipselect_pre                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|av_chipselect_pre                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,2,6,7,9,10,14,19,21,25,27,31]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[1..31]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_pc[0..14]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_exc_crst                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[17..31]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dbrk:the_solver_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dbrk:the_solver_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dbrk:the_solver_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk|xbrk_break                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2,3]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][77]                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][77]                                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][77]                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][77]                                                                                  ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                  ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                  ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                  ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][77]                                                                              ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][76]                                                                              ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][75]                                                                              ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][74]                                                                              ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                                           ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                           ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                                           ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                           ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[1..31]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][77]                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][77]                                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][77]                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][77]                                                                                  ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                  ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                  ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                  ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][77]                                                                              ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][76]                                                                              ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][75]                                                                              ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][74]                                                                              ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][77]                                                                           ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                           ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                           ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                           ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                   ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                      ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[2]               ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[3]            ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[3]               ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[4]            ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[4]               ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[5]            ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[5]               ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[6]            ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[6]               ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[7]            ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[7]               ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[8]            ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[8]               ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[9]            ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[9]               ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[10]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[10]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[11]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[11]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[12]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[12]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[13]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[13]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[14]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[14]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[15]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[15]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[16]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[16]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[17]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[17]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[18]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[18]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[19]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[19]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[20]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[20]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[21]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[21]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[22]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[22]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[23]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[23]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[24]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[24]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[25]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[25]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[26]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[26]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[27]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[27]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[28]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[28]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[29]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[29]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[30]           ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[30]              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[31]           ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                  ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                  ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][96]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][60]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][60]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][96]                                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                      ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][96]                                                                                   ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                      ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                   ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                      ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                   ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                  ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][96]                                                                               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                  ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][60]                                                                               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                  ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][60]                                                                               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][61]                                                                              ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][96]                                                                           ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][59]                                                                              ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][60]                                                                           ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][53]                                                                              ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][60]                                                                           ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][61]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][96]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][60]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][53]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][75]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][59]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][76]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][96]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][53]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3,5,11,13,15,17,18,22,23,26,29]                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                          ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4,12,16,20]                                                     ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[28]                                                          ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_badaddr_reg_baddr[0..15]                                                                                                                             ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_badaddr_reg_baddr[16]                                                                                                                             ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|rst1                                                                                                     ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                             ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                      ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                      ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_pio_s1_translator|waitrequest_reset_override                                                              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                              ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|waitrequest_reset_override                                                            ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_pio_s1_translator|waitrequest_reset_override                                                            ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|waitrequest_reset_override                                                             ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|waitrequest_reset_override                                                         ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                      ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|waitrequest_reset_override                                                                 ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[3]                                                                         ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[6]                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][59]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][53]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][60]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][53]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][75]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][53]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][76]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][53]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][77]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][53]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][96]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][61]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][59]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][60]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][96]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][61]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][96]                                                                              ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][61]                                                                           ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][59]                                                                              ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][53]                                                                           ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][60]                                                                              ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][53]                                                                           ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][96]                                                                                  ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][61]                                                                               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                  ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][53]                                                                               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                  ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][53]                                                                               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][96]                                                                                      ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                   ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                      ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                   ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                      ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                   ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][96]                                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][96]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][61]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][53]                                                                              ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][53]                                                                              ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                       ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                     ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                      ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                    ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[5..9,11..16]                                                                                                                      ; Merged with solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                            ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[8,24]                                                           ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                           ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|av_readdata_pre[4,8,16,20]                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|av_readdata_pre[12]                                                                     ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|av_readdata_pre[5,9,17,21]                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|av_readdata_pre[13]                                                                     ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|av_readdata_pre[2,6,14,18,22]                                                              ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|av_readdata_pre[10]                                                                     ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|av_readdata_pre[27..29]                                                                    ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|av_readdata_pre[26]                                                                     ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|av_readdata_pre[3,7,15,19]                                                                 ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|av_readdata_pre[11]                                                                     ;
; solver:u0|solver_x_pio:x_pio|readdata[4,8,16,20]                                                                                                                                                   ; Merged with solver:u0|solver_x_pio:x_pio|readdata[12]                                                                                                                                                       ;
; solver:u0|solver_x_pio:x_pio|readdata[5,9,17,21]                                                                                                                                                   ; Merged with solver:u0|solver_x_pio:x_pio|readdata[13]                                                                                                                                                       ;
; solver:u0|solver_x_pio:x_pio|readdata[2,6,14,18,22]                                                                                                                                                ; Merged with solver:u0|solver_x_pio:x_pio|readdata[10]                                                                                                                                                       ;
; solver:u0|solver_x_pio:x_pio|readdata[27..29]                                                                                                                                                      ; Merged with solver:u0|solver_x_pio:x_pio|readdata[26]                                                                                                                                                       ;
; solver:u0|solver_x_pio:x_pio|readdata[3,7,15,19]                                                                                                                                                   ; Merged with solver:u0|solver_x_pio:x_pio|readdata[11]                                                                                                                                                       ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                       ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                    ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]            ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]         ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]            ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]         ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][60]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_badaddr_reg_baddr[16]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]               ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                 ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                    ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                  ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][53]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][53]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]               ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]         ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                       ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]         ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                       ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dbrk:the_solver_cpu_cpu_nios2_oci_dbrk|dbrk_break                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][95]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][95]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][95]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][95]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][95]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][95]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][95]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][95]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][95]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][95]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][95]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][95]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; monitor:u1|state~9                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                 ;
; monitor:u1|state~10                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                 ;
; monitor:u1|state~12                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                 ;
; monitor:u1|count[4,5]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                      ;
; Total Number of Removed Registers = 593                                                                                                                                                            ;                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[25],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[24],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[24]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[23],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[23]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[22],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[22]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[21],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[21]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[20],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[20]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[19],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[19]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[18],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[18]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[17],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[17]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_exc_crst                                                                                                                             ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                       ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_badaddr_reg_baddr[16]                                                                                                                  ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                         ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                 ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                           ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                            ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                        ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                           ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                            ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                             ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][77]                                                                 ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][77],                                                                  ;
;                                                                                                                                                                                    ;                           ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][77]                                                                   ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][77],                                                                    ;
;                                                                                                                                                                                    ;                           ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][77]                                                                      ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][77],                                                                       ;
;                                                                                                                                                                                    ;                           ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                    ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][77]                                                                  ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][77],                                                                   ;
;                                                                                                                                                                                    ;                           ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][77]                                                              ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][77],                                                               ;
;                                                                                                                                                                                    ;                           ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                           ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][77],                                                            ;
;                                                                                                                                                                                    ;                           ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy         ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                   ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77],                                                    ;
;                                                                                                                                                                                    ;                           ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][77]                                                                 ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][53],                                                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                           ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                            ;
;                                                                                                                                                                                    ; due to stuck port data_in ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy         ;
; solver:u0|solver_start_pio:start_pio|readdata[20]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[20]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[19]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[19]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[18]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[18]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[17]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[17]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[16]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[16]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[15]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[15]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[14]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[14]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[13]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[13]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[12]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[12]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[11]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[11]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[10]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[10]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[9]                                                                                                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[9]                                                       ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[8]                                                                                                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[8]                                                       ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[7]                                                                                                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[7]                                                       ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[6]                                                                                                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[6]                                                       ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[5]                                                                                                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[5]                                                       ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[4]                                                                                                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[4]                                                       ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[3]                                                                                                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[3]                                                       ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[2]                                                                                                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[2]                                                       ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[1]                                                                                                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[1]                                                       ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                 ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                 ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                 ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                 ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                 ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                  ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                 ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                   ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                   ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                   ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                   ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                   ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                   ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                   ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                   ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_control_reg_rddata[2]                                                                                                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                            ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[31]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[31]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[30]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[30]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                        ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                          ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                       ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                         ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dbrk:the_solver_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dbrk:the_solver_cpu_cpu_nios2_oci_dbrk|dbrk_break         ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk|xbrk_break       ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                    ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0     ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0       ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1     ; Stuck at GND              ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1       ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[29]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[29]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][76]                                                                 ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][76]                                                                   ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][75]                                                                 ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][75]                                                                   ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][74]                                                                 ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][74]                                                                   ;
; solver:u0|solver_start_pio:start_pio|readdata[28]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[28]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][76]                                                                   ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][76]                                                                     ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][75]                                                                   ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][75]                                                                     ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][74]                                                                   ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][74]                                                                     ;
; solver:u0|solver_start_pio:start_pio|readdata[27]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[27]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][76]                                                                      ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][76]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][75]                                                                      ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][75]                                                                        ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][74]                                                                      ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][74]                                                                        ;
; solver:u0|solver_start_pio:start_pio|readdata[26]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[26]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][76]                                                                  ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][76]                                                                    ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][75]                                                                  ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][75]                                                                    ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][74]                                                                  ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][74]                                                                    ;
; solver:u0|solver_start_pio:start_pio|readdata[25]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[25]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][76]                                                              ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][76]                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][75]                                                              ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][75]                                                                ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][74]                                                              ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][74]                                                                ;
; solver:u0|solver_start_pio:start_pio|readdata[24]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[24]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                           ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                             ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                           ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                             ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                           ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                             ;
; solver:u0|solver_start_pio:start_pio|readdata[23]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[23]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                   ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                     ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                   ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                     ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                   ; Lost Fanouts              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                     ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][60]                                                                 ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][53]                                                                   ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][60]                                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][53]                                                                     ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][60]                                                                      ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][53]                                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][60]                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][53]                                                                    ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][60]                                                              ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][53]                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[22]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[22]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_start_pio:start_pio|readdata[21]                                                                                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|av_readdata_pre[21]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                           ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                             ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                     ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                     ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                           ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                             ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[1][95]                                                              ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|mem[0][95]                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[1][95]                                                                  ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo|mem[0][95]                                                                    ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[1][95]                                                                      ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo|mem[0][95]                                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[1][95]                                                                   ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo|mem[0][95]                                                                     ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[1][95]                                                                 ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo|mem[0][95]                                                                   ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                           ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                             ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][95]                                                                 ; Stuck at GND              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][95]                                                                   ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                        ; Stuck at VCC              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                 ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                        ; Stuck at VCC              ; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                 ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2682  ;
; Number of registers using Synchronous Clear  ; 300   ;
; Number of registers using Synchronous Load   ; 296   ;
; Number of registers using Asynchronous Clear ; 1721  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1969  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                      ; 34      ;
; solver:u0|solver_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                             ; 9       ;
; solver:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                            ; 1       ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; 11      ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                        ; 8       ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                         ; 1       ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                         ; 4       ;
; solver:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                            ; 2       ;
; solver:u0|solver_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                      ; 3       ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                            ; 2       ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                            ; 2       ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                         ; 1       ;
; solver:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                            ; 1       ;
; solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                  ; 3       ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                 ; 1       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|internal_counter[3]                                                                                                                                                                                                                                                                ; 3       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|internal_counter[15]                                                                                                                                                                                                                                                               ; 3       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|internal_counter[14]                                                                                                                                                                                                                                                               ; 3       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|internal_counter[9]                                                                                                                                                                                                                                                                ; 3       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|internal_counter[8]                                                                                                                                                                                                                                                                ; 3       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|internal_counter[6]                                                                                                                                                                                                                                                                ; 3       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|internal_counter[2]                                                                                                                                                                                                                                                                ; 3       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|internal_counter[1]                                                                                                                                                                                                                                                                ; 3       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|internal_counter[0]                                                                                                                                                                                                                                                                ; 3       ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                         ; 1       ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                               ; 1       ;
; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_pipe_flush_waddr[13]                                                                                                                                                                                                                                                              ; 1       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                                                               ; 2       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|period_l_register[15]                                                                                                                                                                                                                                                              ; 2       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|period_l_register[14]                                                                                                                                                                                                                                                              ; 2       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                                                                                                                                                                                                               ; 2       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|period_l_register[8]                                                                                                                                                                                                                                                               ; 2       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|period_l_register[6]                                                                                                                                                                                                                                                               ; 2       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                                                                                                                                                               ; 2       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                                                                                                                                                                                                               ; 2       ;
; solver:u0|solver_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; 1       ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1       ;
; solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 43                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_pio_s1_translator|wait_latency_counter[0]                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|monitor:u1|count[2]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_pio_s1_translator|wait_latency_counter[1]                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|d_byteenable[0]                                                                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|d_address_line_field[2]                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator|wait_latency_counter[1]                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator|wait_latency_counter[0]                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_st_data[27]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|readdata[2]                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_src2[4]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_rot_mask[5]                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|d_writedata[0]                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[24]                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonDReg[5]                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|MonAReg[5]                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break|break_readreg[25]                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_inst_result[15]                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_inst_result[3]                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_inst_result[25]                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_inst_result[1]                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|readdata[0]                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_src2[10]                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[20] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|sr[4]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_pipe_flush_waddr[14]                                                                                                                                                                                   ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |top|monitor:u1|results[15][5]                                                                                                                                                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                               ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |top|monitor:u1|runtime[2]                                                                                                                                                                                                                                ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|F_pc[14]                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|A_dst_regnum                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|M_rot[3]                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|dc_data_rd_port_addr[8]                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|dc_data_wr_port_data[28]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|dc_data_wr_port_data[20]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|dc_data_wr_port_data[9]                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_rot_step1[7]                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|D_dst_regnum                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|E_logic_result[15]                                                                                                                                                                                       ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |top|monitor:u1|Mux3                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_wr_data_unfiltered[18]                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|D_src2_reg[10]                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_wr_data_unfiltered[0]                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                                                  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |top|monitor:u1|state                                                                                                                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|monitor:u1|state                                                                                                                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[2]                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                          ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; monitor_go~reg0                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; resetrequest~reg0                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_on_reset                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_break                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; resetlatch~reg0                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_ready~reg0                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_error~reg0                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                          ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                          ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trigger_state                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; trigbrktype~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[31]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[30]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[29]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[28]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[27]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[26]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[25]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[24]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[23]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[22]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[21]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[20]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[19]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[18]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[17]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[16]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[15]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[14]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[13]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[12]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[11]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[10]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[9]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[8]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[7]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[6]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[5]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[4]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[3]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[2]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[1]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[0]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                       ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_itrace:the_solver_cpu_cpu_nios2_oci_itrace ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_on~reg0                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                   ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                    ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_wrap~reg0                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[6]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[5]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[4]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[3]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[2]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[1]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[0]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                   ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                    ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd_d1                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_wr                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd_d1                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_access                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[10]                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[9]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[8]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[7]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[6]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[5]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[4]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[3]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[2]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[31]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[30]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[29]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[28]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[27]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[26]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[25]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[24]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[23]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[22]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[21]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[20]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[19]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[18]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[17]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[16]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[15]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[14]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[13]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[12]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[11]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[10]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[9]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[8]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[7]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[6]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[5]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[4]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[3]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[2]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[1]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[0]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; waitrequest~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; avalon_ociram_readdata_ready                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                          ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; sr[0]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[2]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[1]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[0]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[1]~reg0                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[0]~reg0                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[1]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[2]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[3]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[4]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[5]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[6]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[7]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[8]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[9]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[10]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[11]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[12]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[13]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[14]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[15]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[16]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[17]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[18]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[19]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[20]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[21]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[22]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[23]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[24]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[25]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[26]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[27]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[28]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[29]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[30]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[31]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[32]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[33]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[34]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[35]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[36]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[37]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                          ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jdo[1]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[0]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jxuir                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[2]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[3]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[4]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[5]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[6]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[7]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[8]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[9]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[10]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[11]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[12]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[13]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[14]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[15]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[16]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[17]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[18]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[19]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[20]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[21]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[22]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[23]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[24]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[25]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[26]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[27]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[28]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[29]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[30]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[31]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[32]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[33]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[34]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[35]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[36]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[37]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[0]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[1]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_uir                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; enable_action_strobe                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; update_jdo_strobe                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_e1dr                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                  ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram|altsyncram_onm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for solver:u0|altera_reset_controller:rst_controller   ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                              ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                              ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_spj1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ngj1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                             ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_pdj1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_voi1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_voi1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_hmi1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                              ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                              ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4kl1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_baj1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_onchip_RAM:onchip_ram ;
+----------------+-----------------------+--------------------------------------------+
; Parameter Name ; Value                 ; Type                                       ;
+----------------+-----------------------+--------------------------------------------+
; INIT_FILE      ; solver_onchip_RAM.hex ; String                                     ;
+----------------+-----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                             ;
+------------------------------------+-----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                          ;
; WIDTH_A                            ; 32                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 13                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 6000                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                          ;
; WIDTH_B                            ; 1                     ; Untyped                                          ;
; WIDTHAD_B                          ; 1                     ; Untyped                                          ;
; NUMWORDS_B                         ; 1                     ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 4                     ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                          ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                          ;
; INIT_FILE                          ; solver_onchip_RAM.hex ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 6000                  ; Signed Integer                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_onm1       ; Untyped                                          ;
+------------------------------------+-----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_pio_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_pio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router:router|solver_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_001:router_001|solver_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_002|solver_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_003|solver_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_004:router_004|solver_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_004:router_005|solver_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_006|solver_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_007|solver_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_008|solver_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_009|solver_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_010|solver_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                      ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                             ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                ;
; Entity Instance                           ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 13                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 13                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                ;
; Entity Instance                           ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                ;
; Entity Instance                           ; solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 6000                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                         ;
; Entity Instance            ; solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
; Entity Instance            ; solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_displays:h1|hex_display:h0"                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; hex  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "hex[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_displays:h1|hex_display:h1"                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; hex  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "hex[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_displays:h1|hex_display:h2"                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; hex  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "hex[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_displays:h1|hex_display:h3"                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; hex  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "hex[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_displays:h1|hex_display:h4"                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; hex  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "hex[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_displays:h1|hex_display:h5"                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; hex  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "hex[7..7]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------+
; Port           ; Type  ; Severity ; Details                                  ;
+----------------+-------+----------+------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                             ;
; reset_in1      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                             ;
+----------------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_004:router_004|solver_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_002|solver_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_001:router_001|solver_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router:router|solver_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_pio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:done_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:done_pio_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:x_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:x_pio_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:start_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:start_pio_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                               ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_pio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:done_pio_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:x_pio_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_onchip_RAM:onchip_ram" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                           ;
+--------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic"                                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_jtag_uart:jtag_uart"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_pib:the_solver_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_fifo:the_solver_cpu_cpu_nios2_oci_fifo|solver_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_solver_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dtrace:the_solver_cpu_cpu_nios2_oci_dtrace|solver_cpu_cpu_nios2_oci_td_mode:solver_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_itrace:the_solver_cpu_cpu_nios2_oci_itrace"             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dbrk:the_solver_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl"            ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; A_exc_shadow_active ; Input  ; Info     ; Stuck at GND                                                                        ;
; D_ctrl_rdprs        ; Input  ; Info     ; Stuck at GND                                                                        ;
; E_ctrl_a_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_ctrl_b_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_src1_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_src2_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; W_exc_handler_mode  ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_status_reg_crs    ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_status_reg_prs    ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_test_bench:the_solver_cpu_cpu_test_bench"           ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; A_exc_highest_pri_exc_id[31..4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; A_exc_inst_fetch                ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_badaddr_reg[31..17]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_bstatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_estatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_exception_reg[31..7]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_exception_reg[1..0]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; W_status_reg[31..1]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0]                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "solver:u0|solver_cpu:cpu"             ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2518                        ;
;     CLR               ; 452                         ;
;     CLR SCLR          ; 10                          ;
;     CLR SLD           ; 19                          ;
;     ENA               ; 553                         ;
;     ENA CLR           ; 923                         ;
;     ENA CLR SCLR      ; 95                          ;
;     ENA CLR SCLR SLD  ; 58                          ;
;     ENA CLR SLD       ; 114                         ;
;     ENA SCLR          ; 80                          ;
;     ENA SCLR SLD      ; 19                          ;
;     ENA SLD           ; 41                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 30                          ;
;     plain             ; 122                         ;
; arriav_lcell_comb     ; 2303                        ;
;     arith             ; 203                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 142                         ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 26                          ;
;         7 data inputs ; 26                          ;
;     normal            ; 2074                        ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 210                         ;
;         3 data inputs ; 301                         ;
;         4 data inputs ; 392                         ;
;         5 data inputs ; 480                         ;
;         6 data inputs ; 632                         ;
; boundary_port         ; 107                         ;
; stratixv_ram_block    ; 263                         ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 2.62                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 75                                    ;
;     CLR               ; 4                                     ;
;     ENA               ; 3                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 13                                    ;
;     SCLR              ; 29                                    ;
;     plain             ; 15                                    ;
; arriav_lcell_comb     ; 92                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 89                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 17                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 11                                    ;
;         5 data inputs ; 17                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.66                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Mon Sep 16 10:34:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off solver -c solver
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/solver.v
    Info (12023): Found entity 1: solver File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_irq_mapper.sv
    Info (12023): Found entity 1: solver_irq_mapper File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0.v
    Info (12023): Found entity 1: solver_mm_interconnect_0 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: solver_mm_interconnect_0_avalon_st_adapter File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_rsp_mux_001 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file solver/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_rsp_mux File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_rsp_demux_002 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_rsp_demux File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_cmd_mux_002 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_cmd_mux File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_cmd_demux_001 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_cmd_demux File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file solver/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_router_004_default_decode File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: solver_mm_interconnect_0_router_004 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_router_002_default_decode File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: solver_mm_interconnect_0_router_002 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_router_001_default_decode File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: solver_mm_interconnect_0_router_001 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file solver/synthesis/submodules/solver_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: solver_mm_interconnect_0_router_default_decode File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: solver_mm_interconnect_0_router File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_x_pio.v
    Info (12023): Found entity 1: solver_x_pio File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_x_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_sysid.v
    Info (12023): Found entity 1: solver_sysid File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_sys_clk_timer.v
    Info (12023): Found entity 1: solver_sys_clk_timer File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_sys_clk_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_start_pio.v
    Info (12023): Found entity 1: solver_start_pio File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_start_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_result_pio.v
    Info (12023): Found entity 1: solver_result_pio File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_result_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_onchip_ram.v
    Info (12023): Found entity 1: solver_onchip_RAM File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_onchip_RAM.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file solver/synthesis/submodules/solver_jtag_uart.v
    Info (12023): Found entity 1: solver_jtag_uart_sim_scfifo_w File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 21
    Info (12023): Found entity 2: solver_jtag_uart_scfifo_w File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 78
    Info (12023): Found entity 3: solver_jtag_uart_sim_scfifo_r File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 164
    Info (12023): Found entity 4: solver_jtag_uart_scfifo_r File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 243
    Info (12023): Found entity 5: solver_jtag_uart File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_done_pio.v
    Info (12023): Found entity 1: solver_done_pio File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_done_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_cpu.v
    Info (12023): Found entity 1: solver_cpu File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file solver/synthesis/submodules/solver_cpu_cpu.v
    Info (12023): Found entity 1: solver_cpu_cpu_ic_data_module File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: solver_cpu_cpu_ic_tag_module File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: solver_cpu_cpu_bht_module File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: solver_cpu_cpu_register_bank_a_module File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: solver_cpu_cpu_register_bank_b_module File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: solver_cpu_cpu_dc_tag_module File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: solver_cpu_cpu_dc_data_module File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: solver_cpu_cpu_dc_victim_module File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: solver_cpu_cpu_nios2_oci_debug File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: solver_cpu_cpu_nios2_oci_break File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 721
    Info (12023): Found entity 11: solver_cpu_cpu_nios2_oci_xbrk File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 1014
    Info (12023): Found entity 12: solver_cpu_cpu_nios2_oci_dbrk File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 1275
    Info (12023): Found entity 13: solver_cpu_cpu_nios2_oci_itrace File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 1464
    Info (12023): Found entity 14: solver_cpu_cpu_nios2_oci_td_mode File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 1655
    Info (12023): Found entity 15: solver_cpu_cpu_nios2_oci_dtrace File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 1723
    Info (12023): Found entity 16: solver_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 1805
    Info (12023): Found entity 17: solver_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 1877
    Info (12023): Found entity 18: solver_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 1920
    Info (12023): Found entity 19: solver_cpu_cpu_nios2_oci_fifo File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 1967
    Info (12023): Found entity 20: solver_cpu_cpu_nios2_oci_pib File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2453
    Info (12023): Found entity 21: solver_cpu_cpu_nios2_oci_im File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2476
    Info (12023): Found entity 22: solver_cpu_cpu_nios2_performance_monitors File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2546
    Info (12023): Found entity 23: solver_cpu_cpu_nios2_avalon_reg File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2563
    Info (12023): Found entity 24: solver_cpu_cpu_ociram_sp_ram_module File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2656
    Info (12023): Found entity 25: solver_cpu_cpu_nios2_ocimem File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2721
    Info (12023): Found entity 26: solver_cpu_cpu_nios2_oci File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2902
    Info (12023): Found entity 27: solver_cpu_cpu File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3447
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: solver_cpu_cpu_debug_slave_sysclk File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: solver_cpu_cpu_debug_slave_tck File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: solver_cpu_cpu_debug_slave_wrapper File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/solver_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: solver_cpu_cpu_test_bench File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file solver/synthesis/submodules/altera_nios2_gen2_rtl_module.sv
    Info (12023): Found entity 1: altera_nios2_gen2_rtl_module File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_nios2_gen2_rtl_module.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file monitor.v
    Info (12023): Found entity 1: monitor File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/monitor.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file hex_displays.v
    Info (12023): Found entity 1: hex_displays File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/hex_displays.v Line: 1
    Info (12023): Found entity 2: hex_display File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/hex_displays.v Line: 15
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "solver" for hierarchy "solver:u0" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 30
Info (12128): Elaborating entity "solver_cpu" for hierarchy "solver:u0|solver_cpu:cpu" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 107
Info (12128): Elaborating entity "solver_cpu_cpu" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu.v Line: 69
Info (12128): Elaborating entity "solver_cpu_cpu_test_bench" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_test_bench:the_solver_cpu_cpu_test_bench" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 5946
Info (12128): Elaborating entity "solver_cpu_cpu_ic_data_module" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 6948
Info (12128): Elaborating entity "altsyncram" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_spj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_data_module:solver_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "solver_cpu_cpu_ic_tag_module" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 7014
Info (12128): Elaborating entity "altsyncram" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ngj1.tdf
    Info (12023): Found entity 1: altsyncram_ngj1 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_ngj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ngj1" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_ic_tag_module:solver_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "solver_cpu_cpu_bht_module" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 7212
Info (12128): Elaborating entity "altsyncram" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_pdj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_bht_module:solver_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "solver_cpu_cpu_register_bank_a_module" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 8152
Info (12128): Elaborating entity "altsyncram" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_voi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_a_module:solver_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "solver_cpu_cpu_register_bank_b_module" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_register_bank_b_module:solver_cpu_cpu_register_bank_b" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 8170
Info (12128): Elaborating entity "solver_cpu_cpu_dc_tag_module" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 9007
Info (12128): Elaborating entity "altsyncram" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hmi1.tdf
    Info (12023): Found entity 1: altsyncram_hmi1 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_hmi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hmi1" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_tag_module:solver_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "solver_cpu_cpu_dc_data_module" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 9073
Info (12128): Elaborating entity "altsyncram" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_4kl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_data_module:solver_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "solver_cpu_cpu_dc_victim_module" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 9185
Info (12128): Elaborating entity "altsyncram" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_baj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_dc_victim_module:solver_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_nios2_gen2_rtl_module" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 9764
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 10021
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_debug" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3119
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 634
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 634
Info (12133): Instantiated megafunction "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_debug:the_solver_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 634
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_break" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_break:the_solver_cpu_cpu_nios2_oci_break" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3149
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_xbrk" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_xbrk:the_solver_cpu_cpu_nios2_oci_xbrk" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3172
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_dbrk" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dbrk:the_solver_cpu_cpu_nios2_oci_dbrk" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3199
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_itrace" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_itrace:the_solver_cpu_cpu_nios2_oci_itrace" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3237
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_dtrace" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dtrace:the_solver_cpu_cpu_nios2_oci_dtrace" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3252
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_td_mode" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_dtrace:the_solver_cpu_cpu_nios2_oci_dtrace|solver_cpu_cpu_nios2_oci_td_mode:solver_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 1773
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_fifo" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_fifo:the_solver_cpu_cpu_nios2_oci_fifo" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3267
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_fifo:the_solver_cpu_cpu_nios2_oci_fifo|solver_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_solver_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2086
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_fifo:the_solver_cpu_cpu_nios2_oci_fifo|solver_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_solver_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2095
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_fifo:the_solver_cpu_cpu_nios2_oci_fifo|solver_cpu_cpu_nios2_oci_fifo_cnt_inc:the_solver_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2104
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_pib" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_pib:the_solver_cpu_cpu_nios2_oci_pib" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3272
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_oci_im" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_oci_im:the_solver_cpu_cpu_nios2_oci_im" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3286
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_avalon_reg" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_avalon_reg:the_solver_cpu_cpu_nios2_avalon_reg" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3305
Info (12128): Elaborating entity "solver_cpu_cpu_nios2_ocimem" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3325
Info (12128): Elaborating entity "solver_cpu_cpu_ociram_sp_ram_module" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2872
Info (12128): Elaborating entity "altsyncram" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2696
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2696
Info (12133): Instantiated megafunction "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 2696
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_nios2_ocimem:the_solver_cpu_cpu_nios2_ocimem|solver_cpu_cpu_ociram_sp_ram_module:solver_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "solver_cpu_cpu_debug_slave_wrapper" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu.v Line: 3427
Info (12128): Elaborating entity "solver_cpu_cpu_debug_slave_tck" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_tck:the_solver_cpu_cpu_debug_slave_tck" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_debug_slave_wrapper.v Line: 162
Info (12128): Elaborating entity "solver_cpu_cpu_debug_slave_sysclk" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|solver_cpu_cpu_debug_slave_sysclk:the_solver_cpu_cpu_debug_slave_sysclk" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_debug_slave_wrapper.v Line: 182
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_debug_slave_wrapper.v Line: 212
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_debug_slave_wrapper.v Line: 212
Info (12133): Instantiated megafunction "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_cpu_cpu_debug_slave_wrapper.v Line: 212
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "solver:u0|solver_cpu:cpu|solver_cpu_cpu:cpu|solver_cpu_cpu_nios2_oci:the_solver_cpu_cpu_nios2_oci|solver_cpu_cpu_debug_slave_wrapper:the_solver_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:solver_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "solver_done_pio" for hierarchy "solver:u0|solver_done_pio:done_pio" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 118
Info (12128): Elaborating entity "solver_jtag_uart" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 131
Info (12128): Elaborating entity "solver_jtag_uart_scfifo_w" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_w:the_solver_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "solver_jtag_uart_scfifo_r" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|solver_jtag_uart_scfifo_r:the_solver_jtag_uart_scfifo_r" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "solver:u0|solver_jtag_uart:jtag_uart|alt_jtag_atlantic:solver_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "solver_onchip_RAM" for hierarchy "solver:u0|solver_onchip_RAM:onchip_ram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 145
Info (12128): Elaborating entity "altsyncram" for hierarchy "solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_onchip_RAM.v Line: 69
Info (12130): Elaborated megafunction instantiation "solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_onchip_RAM.v Line: 69
Info (12133): Instantiated megafunction "solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_onchip_RAM.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "solver_onchip_RAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "6000"
    Info (12134): Parameter "numwords_a" = "6000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_onm1.tdf
    Info (12023): Found entity 1: altsyncram_onm1 File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/altsyncram_onm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_onm1" for hierarchy "solver:u0|solver_onchip_RAM:onchip_ram|altsyncram:the_altsyncram|altsyncram_onm1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "solver_result_pio" for hierarchy "solver:u0|solver_result_pio:result_pio" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 156
Info (12128): Elaborating entity "solver_start_pio" for hierarchy "solver:u0|solver_start_pio:start_pio" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 164
Info (12128): Elaborating entity "solver_sys_clk_timer" for hierarchy "solver:u0|solver_sys_clk_timer:sys_clk_timer" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 175
Info (12128): Elaborating entity "solver_sysid" for hierarchy "solver:u0|solver_sysid:sysid" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 182
Info (12128): Elaborating entity "solver_x_pio" for hierarchy "solver:u0|solver_x_pio:x_pio" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 190
Info (12128): Elaborating entity "solver_mm_interconnect_0" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 252
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 747
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 807
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 871
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 935
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 999
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 1063
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 1127
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:start_pio_s1_translator" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 1191
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 1464
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 1545
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 1629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 1670
Info (12128): Elaborating entity "solver_mm_interconnect_0_router" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router:router" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 2686
Info (12128): Elaborating entity "solver_mm_interconnect_0_router_default_decode" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router:router|solver_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router.sv Line: 192
Info (12128): Elaborating entity "solver_mm_interconnect_0_router_001" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_001:router_001" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 2702
Info (12128): Elaborating entity "solver_mm_interconnect_0_router_001_default_decode" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_001:router_001|solver_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "solver_mm_interconnect_0_router_002" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_002" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 2718
Info (12128): Elaborating entity "solver_mm_interconnect_0_router_002_default_decode" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_002:router_002|solver_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "solver_mm_interconnect_0_router_004" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_004:router_004" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 2750
Info (12128): Elaborating entity "solver_mm_interconnect_0_router_004_default_decode" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_router_004:router_004|solver_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 2896
Info (12128): Elaborating entity "solver_mm_interconnect_0_cmd_demux" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 3011
Info (12128): Elaborating entity "solver_mm_interconnect_0_cmd_demux_001" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 3034
Info (12128): Elaborating entity "solver_mm_interconnect_0_cmd_mux" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 3051
Info (12128): Elaborating entity "solver_mm_interconnect_0_cmd_mux_002" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 3091
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "solver_mm_interconnect_0_rsp_demux" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 3216
Info (12128): Elaborating entity "solver_mm_interconnect_0_rsp_demux_002" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 3256
Info (12128): Elaborating entity "solver_mm_interconnect_0_rsp_mux" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 3429
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "solver_mm_interconnect_0_rsp_mux_001" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 3452
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "solver_mm_interconnect_0_avalon_st_adapter" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0.v Line: 3481
Info (12128): Elaborating entity "solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "solver:u0|solver_mm_interconnect_0:mm_interconnect_0|solver_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|solver_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/solver_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "solver_irq_mapper" for hierarchy "solver:u0|solver_irq_mapper:irq_mapper" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 260
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "solver:u0|altera_reset_controller:rst_controller" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/solver.v Line: 323
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "solver:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/solver/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "monitor" for hierarchy "monitor:u1" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 45
Info (12128): Elaborating entity "hex_displays" for hierarchy "hex_displays:h1" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 51
Info (12128): Elaborating entity "hex_display" for hierarchy "hex_displays:h1|hex_display:h5" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/hex_displays.v Line: 6
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.09.16.10:34:28 Progress: Loading sld968bdeca/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld968bdeca/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/db/ip/sld968bdeca/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Embedded Processor Encrypted output" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): Nios II Processor will be deactivated when the evaluation time expires.
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[8]" is stuck at GND File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 8
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 111 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/output_files/solver.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 5
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 5
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/top.v Line: 5
Info (21057): Implemented 4477 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 4142 logic cells
    Info (21064): Implemented 263 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 5006 megabytes
    Info: Processing ended: Mon Sep 16 10:34:54 2024
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/muhammadfarhan/Desktop/submittable_proje_1/solver_FARHAN_restored/output_files/solver.map.smsg.


