# RISC-V-PIpeline_Core
A pipelined RISC-V core utilizing BRAM for instruction and data memory.
