vendor_name = ModelSim
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/scr/PLL/clk50to31.qip
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/scr/PLL/clk50to31.v
source_file = 1, scr/FSM_game.v
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/scr/VGA_driver.v
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/scr/test_VGA.v
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/scr/buffer_ram_dp.v
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/scr/FSM_data.v
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/scr/PLL/clk50to24.qip
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/scr/PLL/clk50to24.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/db/clk50to31_altpll.v
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/db/clk50to24_altpll.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/db/altsyncram_s9d1.tdf
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/db/decode_msa.tdf
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/db/decode_f8a.tdf
source_file = 1, E:/Users/tisam.SUPER-PC/Documents/GitHub/Proyecto-Digital-I/quartus/db/mux_1nb.tdf
design_name = test_VGA
instance = comp, \pwdn~output , pwdn~output, test_VGA, 1
instance = comp, \xclk~output , xclk~output, test_VGA, 1
instance = comp, \resetcam~output , resetcam~output, test_VGA, 1
instance = comp, \VGA_Hsync_n~output , VGA_Hsync_n~output, test_VGA, 1
instance = comp, \VGA_Vsync_n~output , VGA_Vsync_n~output, test_VGA, 1
instance = comp, \VGA_R~output , VGA_R~output, test_VGA, 1
instance = comp, \VGA_G~output , VGA_G~output, test_VGA, 1
instance = comp, \VGA_B~output , VGA_B~output, test_VGA, 1
instance = comp, \clkout~output , clkout~output, test_VGA, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, test_VGA, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, test_VGA, 1
instance = comp, \clk~input , clk~input, test_VGA, 1
instance = comp, \clk31|altpll_component|auto_generated|pll1 , clk31|altpll_component|auto_generated|pll1, test_VGA, 1
instance = comp, \clk31|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , clk31|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, test_VGA, 1
instance = comp, \rst~input , rst~input, test_VGA, 1
instance = comp, \clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , clk31|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, test_VGA, 1
instance = comp, \VGA640x480|countX[0]~11 , VGA640x480|countX[0]~11, test_VGA, 1
instance = comp, \~GND , ~GND, test_VGA, 1
instance = comp, \VGA640x480|countX[10]~26 , VGA640x480|countX[10]~26, test_VGA, 1
instance = comp, \VGA640x480|countX[9]~32 , VGA640x480|countX[9]~32, test_VGA, 1
instance = comp, \VGA640x480|countX[10]~34 , VGA640x480|countX[10]~34, test_VGA, 1
instance = comp, \VGA640x480|countX[10] , VGA640x480|countX[10], test_VGA, 1
instance = comp, \VGA640x480|countX[10]~25 , VGA640x480|countX[10]~25, test_VGA, 1
instance = comp, \VGA640x480|countX[10]~27 , VGA640x480|countX[10]~27, test_VGA, 1
instance = comp, \VGA640x480|countX[0] , VGA640x480|countX[0], test_VGA, 1
instance = comp, \VGA640x480|countX[1]~13 , VGA640x480|countX[1]~13, test_VGA, 1
instance = comp, \rst~_wirecell , rst~_wirecell, test_VGA, 1
instance = comp, \VGA640x480|countX[1] , VGA640x480|countX[1], test_VGA, 1
instance = comp, \VGA640x480|countX[2]~15 , VGA640x480|countX[2]~15, test_VGA, 1
instance = comp, \VGA640x480|countX[2] , VGA640x480|countX[2], test_VGA, 1
instance = comp, \VGA640x480|countX[3]~17 , VGA640x480|countX[3]~17, test_VGA, 1
instance = comp, \VGA640x480|countX[3] , VGA640x480|countX[3], test_VGA, 1
instance = comp, \VGA640x480|countX[4]~19 , VGA640x480|countX[4]~19, test_VGA, 1
instance = comp, \VGA640x480|countX[4] , VGA640x480|countX[4], test_VGA, 1
instance = comp, \VGA640x480|countX[5]~21 , VGA640x480|countX[5]~21, test_VGA, 1
instance = comp, \VGA640x480|countX[5] , VGA640x480|countX[5], test_VGA, 1
instance = comp, \VGA640x480|countX[6]~23 , VGA640x480|countX[6]~23, test_VGA, 1
instance = comp, \VGA640x480|countX[6] , VGA640x480|countX[6], test_VGA, 1
instance = comp, \VGA640x480|countX[7]~28 , VGA640x480|countX[7]~28, test_VGA, 1
instance = comp, \VGA640x480|countX[7] , VGA640x480|countX[7], test_VGA, 1
instance = comp, \VGA640x480|countX[8]~30 , VGA640x480|countX[8]~30, test_VGA, 1
instance = comp, \VGA640x480|countX[8] , VGA640x480|countX[8], test_VGA, 1
instance = comp, \VGA640x480|countX[9] , VGA640x480|countX[9], test_VGA, 1
instance = comp, \VGA640x480|Hsync_n~0 , VGA640x480|Hsync_n~0, test_VGA, 1
instance = comp, \VGA640x480|Hsync_n~1 , VGA640x480|Hsync_n~1, test_VGA, 1
instance = comp, \VGA640x480|countY[0]~12 , VGA640x480|countY[0]~12, test_VGA, 1
instance = comp, \VGA640x480|LessThan6~1 , VGA640x480|LessThan6~1, test_VGA, 1
instance = comp, \VGA640x480|LessThan6~0 , VGA640x480|LessThan6~0, test_VGA, 1
instance = comp, \VGA640x480|countY[9]~18 , VGA640x480|countY[9]~18, test_VGA, 1
instance = comp, \VGA640x480|countY[0] , VGA640x480|countY[0], test_VGA, 1
instance = comp, \VGA640x480|countY[1]~14 , VGA640x480|countY[1]~14, test_VGA, 1
instance = comp, \VGA640x480|countY[1] , VGA640x480|countY[1], test_VGA, 1
instance = comp, \VGA640x480|countY[2]~16 , VGA640x480|countY[2]~16, test_VGA, 1
instance = comp, \VGA640x480|countY[2] , VGA640x480|countY[2], test_VGA, 1
instance = comp, \VGA640x480|countY[3]~19 , VGA640x480|countY[3]~19, test_VGA, 1
instance = comp, \VGA640x480|countY[3] , VGA640x480|countY[3], test_VGA, 1
instance = comp, \VGA640x480|countY[4]~21 , VGA640x480|countY[4]~21, test_VGA, 1
instance = comp, \VGA640x480|countY[4] , VGA640x480|countY[4], test_VGA, 1
instance = comp, \VGA640x480|countY[5]~23 , VGA640x480|countY[5]~23, test_VGA, 1
instance = comp, \VGA640x480|countY[5] , VGA640x480|countY[5], test_VGA, 1
instance = comp, \VGA640x480|countY[6]~25 , VGA640x480|countY[6]~25, test_VGA, 1
instance = comp, \VGA640x480|countY[6] , VGA640x480|countY[6], test_VGA, 1
instance = comp, \VGA640x480|countY[7]~27 , VGA640x480|countY[7]~27, test_VGA, 1
instance = comp, \VGA640x480|countY[7] , VGA640x480|countY[7], test_VGA, 1
instance = comp, \VGA640x480|countY[8]~29 , VGA640x480|countY[8]~29, test_VGA, 1
instance = comp, \VGA640x480|countY[8] , VGA640x480|countY[8], test_VGA, 1
instance = comp, \VGA640x480|countY[9]~31 , VGA640x480|countY[9]~31, test_VGA, 1
instance = comp, \VGA640x480|countY[9] , VGA640x480|countY[9], test_VGA, 1
instance = comp, \VGA640x480|countY[10]~33 , VGA640x480|countY[10]~33, test_VGA, 1
instance = comp, \VGA640x480|countY[10] , VGA640x480|countY[10], test_VGA, 1
instance = comp, \VGA640x480|countY[9]~11 , VGA640x480|countY[9]~11, test_VGA, 1
instance = comp, \VGA640x480|Vsync_n~0 , VGA640x480|Vsync_n~0, test_VGA, 1
instance = comp, \VGA640x480|Vsync_n~1 , VGA640x480|Vsync_n~1, test_VGA, 1
instance = comp, \Add0~0 , Add0~0, test_VGA, 1
instance = comp, \Add0~2 , Add0~2, test_VGA, 1
instance = comp, \Add0~4 , Add0~4, test_VGA, 1
instance = comp, \Add0~6 , Add0~6, test_VGA, 1
instance = comp, \Add0~8 , Add0~8, test_VGA, 1
instance = comp, \Add0~10 , Add0~10, test_VGA, 1
instance = comp, \Add0~12 , Add0~12, test_VGA, 1
instance = comp, \Add0~14 , Add0~14, test_VGA, 1
instance = comp, \Add1~0 , Add1~0, test_VGA, 1
instance = comp, \Add1~2 , Add1~2, test_VGA, 1
instance = comp, \Add1~4 , Add1~4, test_VGA, 1
instance = comp, \Add1~6 , Add1~6, test_VGA, 1
instance = comp, \Add1~8 , Add1~8, test_VGA, 1
instance = comp, \Add1~10 , Add1~10, test_VGA, 1
instance = comp, \Add1~12 , Add1~12, test_VGA, 1
instance = comp, \Add1~14 , Add1~14, test_VGA, 1
instance = comp, \Add1~16 , Add1~16, test_VGA, 1
instance = comp, \Add1~18 , Add1~18, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|address_reg_b[1]~feeder , DP_RAM|ram_rtl_0|auto_generated|address_reg_b[1]~feeder, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|address_reg_b[1] , DP_RAM|ram_rtl_0|auto_generated|address_reg_b[1], test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|address_reg_b[0]~feeder , DP_RAM|ram_rtl_0|auto_generated|address_reg_b[0]~feeder, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|address_reg_b[0] , DP_RAM|ram_rtl_0|auto_generated|address_reg_b[0], test_VGA, 1
instance = comp, \pclk~input , pclk~input, test_VGA, 1
instance = comp, \pclk~inputclkctrl , pclk~inputclkctrl, test_VGA, 1
instance = comp, \datos|mem_px_addr[0]~15 , datos|mem_px_addr[0]~15, test_VGA, 1
instance = comp, \href~input , href~input, test_VGA, 1
instance = comp, \sync~input , sync~input, test_VGA, 1
instance = comp, \datos|i~0 , datos|i~0, test_VGA, 1
instance = comp, \datos|i , datos|i, test_VGA, 1
instance = comp, \datos|mem_px_data[0]~0 , datos|mem_px_data[0]~0, test_VGA, 1
instance = comp, \datos|mem_px_addr[13]~41 , datos|mem_px_addr[13]~41, test_VGA, 1
instance = comp, \datos|mem_px_addr[14]~43 , datos|mem_px_addr[14]~43, test_VGA, 1
instance = comp, \datos|mem_px_addr[14] , datos|mem_px_addr[14], test_VGA, 1
instance = comp, \datos|Equal0~3 , datos|Equal0~3, test_VGA, 1
instance = comp, \datos|Equal0~2 , datos|Equal0~2, test_VGA, 1
instance = comp, \datos|Equal0~1 , datos|Equal0~1, test_VGA, 1
instance = comp, \datos|Equal0~0 , datos|Equal0~0, test_VGA, 1
instance = comp, \datos|Equal0~4 , datos|Equal0~4, test_VGA, 1
instance = comp, \datos|mem_px_addr[14]~45 , datos|mem_px_addr[14]~45, test_VGA, 1
instance = comp, \datos|mem_px_addr[0] , datos|mem_px_addr[0], test_VGA, 1
instance = comp, \datos|mem_px_addr[1]~17 , datos|mem_px_addr[1]~17, test_VGA, 1
instance = comp, \datos|mem_px_addr[1] , datos|mem_px_addr[1], test_VGA, 1
instance = comp, \datos|mem_px_addr[2]~19 , datos|mem_px_addr[2]~19, test_VGA, 1
instance = comp, \datos|mem_px_addr[2] , datos|mem_px_addr[2], test_VGA, 1
instance = comp, \datos|mem_px_addr[3]~21 , datos|mem_px_addr[3]~21, test_VGA, 1
instance = comp, \datos|mem_px_addr[3] , datos|mem_px_addr[3], test_VGA, 1
instance = comp, \datos|mem_px_addr[4]~23 , datos|mem_px_addr[4]~23, test_VGA, 1
instance = comp, \datos|mem_px_addr[4] , datos|mem_px_addr[4], test_VGA, 1
instance = comp, \datos|mem_px_addr[5]~25 , datos|mem_px_addr[5]~25, test_VGA, 1
instance = comp, \datos|mem_px_addr[5] , datos|mem_px_addr[5], test_VGA, 1
instance = comp, \datos|mem_px_addr[6]~27 , datos|mem_px_addr[6]~27, test_VGA, 1
instance = comp, \datos|mem_px_addr[6] , datos|mem_px_addr[6], test_VGA, 1
instance = comp, \datos|mem_px_addr[7]~29 , datos|mem_px_addr[7]~29, test_VGA, 1
instance = comp, \datos|mem_px_addr[7] , datos|mem_px_addr[7], test_VGA, 1
instance = comp, \datos|mem_px_addr[8]~31 , datos|mem_px_addr[8]~31, test_VGA, 1
instance = comp, \datos|mem_px_addr[8] , datos|mem_px_addr[8], test_VGA, 1
instance = comp, \datos|mem_px_addr[9]~33 , datos|mem_px_addr[9]~33, test_VGA, 1
instance = comp, \datos|mem_px_addr[9] , datos|mem_px_addr[9], test_VGA, 1
instance = comp, \datos|mem_px_addr[10]~35 , datos|mem_px_addr[10]~35, test_VGA, 1
instance = comp, \datos|mem_px_addr[10] , datos|mem_px_addr[10], test_VGA, 1
instance = comp, \datos|mem_px_addr[11]~37 , datos|mem_px_addr[11]~37, test_VGA, 1
instance = comp, \datos|mem_px_addr[11] , datos|mem_px_addr[11], test_VGA, 1
instance = comp, \datos|mem_px_addr[12]~39 , datos|mem_px_addr[12]~39, test_VGA, 1
instance = comp, \datos|mem_px_addr[12] , datos|mem_px_addr[12], test_VGA, 1
instance = comp, \datos|mem_px_addr[13] , datos|mem_px_addr[13], test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|decode2|w_anode135w[2]~0 , DP_RAM|ram_rtl_0|auto_generated|decode2|w_anode135w[2]~0, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|rden_decode_b|w_anode85w[2] , DP_RAM|ram_rtl_0|auto_generated|rden_decode_b|w_anode85w[2], test_VGA, 1
instance = comp, \dat[3]~input , dat[3]~input, test_VGA, 1
instance = comp, \datos|mem_px_data[2]~1 , datos|mem_px_data[2]~1, test_VGA, 1
instance = comp, \datos|mem_px_data[2]~2 , datos|mem_px_data[2]~2, test_VGA, 1
instance = comp, \datos|mem_px_data[2] , datos|mem_px_data[2], test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a8 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a8, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|decode2|w_anode114w[2] , DP_RAM|ram_rtl_0|auto_generated|decode2|w_anode114w[2], test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|rden_decode_b|w_anode62w[2] , DP_RAM|ram_rtl_0|auto_generated|rden_decode_b|w_anode62w[2], test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a2 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a2, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[2]~1 , VGA640x480|pixelOut[2]~1, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|decode2|w_anode127w[2]~0 , DP_RAM|ram_rtl_0|auto_generated|decode2|w_anode127w[2]~0, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|rden_decode_b|w_anode76w[2] , DP_RAM|ram_rtl_0|auto_generated|rden_decode_b|w_anode76w[2], test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a5 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a5, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|decode2|w_anode143w[2]~0 , DP_RAM|ram_rtl_0|auto_generated|decode2|w_anode143w[2]~0, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|rden_decode_b|w_anode94w[2] , DP_RAM|ram_rtl_0|auto_generated|rden_decode_b|w_anode94w[2], test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a11 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a11, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[2]~0 , VGA640x480|pixelOut[2]~0, test_VGA, 1
instance = comp, \VGA640x480|LessThan0~0 , VGA640x480|LessThan0~0, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[2]~2 , VGA640x480|pixelOut[2]~2, test_VGA, 1
instance = comp, \dat[7]~input , dat[7]~input, test_VGA, 1
instance = comp, \datos|mem_px_data[1] , datos|mem_px_data[1], test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a10 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a10, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a4 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a4, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[1]~3 , VGA640x480|pixelOut[1]~3, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a7 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a7, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a1 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a1, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[1]~4 , VGA640x480|pixelOut[1]~4, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[1]~5 , VGA640x480|pixelOut[1]~5, test_VGA, 1
instance = comp, \datos|mem_px_data[0]~feeder , datos|mem_px_data[0]~feeder, test_VGA, 1
instance = comp, \datos|mem_px_data[0] , datos|mem_px_data[0], test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a3 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a3, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a9 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a9, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[0]~6 , VGA640x480|pixelOut[0]~6, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a0 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a0, test_VGA, 1
instance = comp, \DP_RAM|ram_rtl_0|auto_generated|ram_block1a6 , DP_RAM|ram_rtl_0|auto_generated|ram_block1a6, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[0]~7 , VGA640x480|pixelOut[0]~7, test_VGA, 1
instance = comp, \VGA640x480|pixelOut[0]~8 , VGA640x480|pixelOut[0]~8, test_VGA, 1
instance = comp, \FILTER[0]~input , FILTER[0]~input, test_VGA, 1
instance = comp, \FILTER[1]~input , FILTER[1]~input, test_VGA, 1
instance = comp, \FILTER[2]~input , FILTER[2]~input, test_VGA, 1
instance = comp, \FILTER[3]~input , FILTER[3]~input, test_VGA, 1
instance = comp, \FILTER[4]~input , FILTER[4]~input, test_VGA, 1
instance = comp, \FILTER[5]~input , FILTER[5]~input, test_VGA, 1
instance = comp, \FILTER[6]~input , FILTER[6]~input, test_VGA, 1
instance = comp, \FILTER[7]~input , FILTER[7]~input, test_VGA, 1
instance = comp, \dat[2]~input , dat[2]~input, test_VGA, 1
instance = comp, \dat[1]~input , dat[1]~input, test_VGA, 1
instance = comp, \dat[0]~input , dat[0]~input, test_VGA, 1
instance = comp, \dat[6]~input , dat[6]~input, test_VGA, 1
instance = comp, \dat[5]~input , dat[5]~input, test_VGA, 1
instance = comp, \dat[4]~input , dat[4]~input, test_VGA, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, test_VGA, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, test_VGA, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, test_VGA, 1
