Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Sun Apr  7 11:30:07 2019
| Host              : ubeluga running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -file ps_emio_eth_1g_wrapper_timing_summary_routed.rpt -pb ps_emio_eth_1g_wrapper_timing_summary_routed.pb -rpx ps_emio_eth_1g_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : ps_emio_eth_1g_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.314        0.000                      0                48729        0.010        0.000                      0                48669        0.544        0.000                       0                 18065  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                      ------------         ----------      --------------
clk_125                                                                                                                                                                                                                                                                                                                                                                                                    {0.000 4.000}        8.000           125.000         
clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                   {0.000 10.000}       20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                        {0.000 25.000}       50.000          20.000          
gt_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
  rxoutclkpcs_out[0]                                                                                                                                                                                                                                                                                                                                                                                       {0.000 8.000}        16.000          62.500          
  txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                          {0.000 4.000}        8.000           125.000         
    userclk_out                                                                                                                                                                                                                                                                                                                                                                                            {0.000 8.000}        16.000          62.500          
ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
ps_emio_eth_1g_i/util_ds_buf_0/U0/IBUF_OUT[0]                                                                                                                                                                                                                                                                                                                                                              {0.000 5.000}        10.000          100.000         
ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                                                {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                        15.482        0.000                      0                37213        0.010        0.000                      0                37213        8.200        0.000                       0                 12536  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                             15.294        0.000                      0                 1050        0.014        0.000                      0                 1050       24.468        0.000                       0                   491  
  rxoutclkpcs_out[0]                                                                                                                                                                                                                                                                                                                                                                                            14.719        0.000                      0                    8        0.363        0.000                      0                    8        7.725        0.000                       0                    10  
  txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                4.097        0.000                      0                 6406        0.011        0.000                      0                 6406        3.458        0.000                       0                  2643  
    userclk_out                                                                                                                                                                                                                                                                                                                                                                                                 13.040        0.000                      0                   65        0.040        0.000                      0                   65        0.544        0.000                       0                    70  
ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.917        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
ps_emio_eth_1g_i/util_ds_buf_0/U0/IBUF_OUT[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                8.710        0.000                       0                     1  
ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                                                      7.527        0.000                      0                 3475        0.015        0.000                      0                 3475        4.458        0.000                       0                  2283  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
txoutclk_out[0]                                                                                      clk_pl_0                                                                                                   1.533        0.000                      0                  235        0.369        0.000                      0                  213  
ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.590        0.000                      0                    8                                                                        
clk_pl_0                                                                                             txoutclk_out[0]                                                                                            1.940        0.000                      0                   25        0.198        0.000                      0                    3  
userclk_out                                                                                          txoutclk_out[0]                                                                                            6.176        0.000                      0                   28        0.030        0.000                      0                   28  
txoutclk_out[0]                                                                                      userclk_out                                                                                                5.976        0.000                      0                   22        0.230        0.000                      0                   22  
clk_pl_0                                                                                             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]                                                                8.180        0.000                      0                   78        0.065        0.000                      0                   78  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]                                                               49.639        0.000                      0                    8                                                                        
txoutclk_out[0]                                                                                      ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]                                                                0.314        0.000                      0                   38        0.340        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                 From Clock                                                                                                                                                                                                                                                                                                                                                                                                 To Clock                                                                                                                                                                                                                                                                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                 ----------                                                                                                                                                                                                                                                                                                                                                                                                 --------                                                                                                                                                                                                                                                                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                          clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                   clk_pl_0                                                                                                                                                                                                                                                                                                                                                                                                        18.831        0.000                      0                   31        0.156        0.000                      0                   31  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                             47.906        0.000                      0                  100        0.111        0.000                      0                  100  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                          ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.366        0.000                      0                   18        0.145        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                          ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                                                ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                                                      8.984        0.000                      0                   91        0.117        0.000                      0                   91  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                          txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                            txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                  7.262        0.000                      0                    2        0.230        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       15.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.482ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.200ns (4.818%)  route 3.951ns (95.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 21.933 - 20.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.579ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.524ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.030     2.193    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X46Y76         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.269 f  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=136, routed)         1.415     3.684    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0
    SLICE_X39Y68         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.808 r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=677, routed)         2.536     6.344    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/SR[0]
    SLICE_X50Y39         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.803    21.933    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X50Y39         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[16]/C
                         clock pessimism              0.128    22.061    
                         clock uncertainty           -0.161    21.900    
    SLICE_X50Y39         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    21.826    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[16]
  -------------------------------------------------------------------
                         required time                         21.826    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                 15.482    

Slack (MET) :             15.482ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.200ns (4.818%)  route 3.951ns (95.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.933ns = ( 21.933 - 20.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.579ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.524ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.030     2.193    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X46Y76         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.269 f  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=136, routed)         1.415     3.684    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0
    SLICE_X39Y68         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.808 r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=677, routed)         2.536     6.344    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/SR[0]
    SLICE_X50Y39         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.803    21.933    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X50Y39         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[22]/C
                         clock pessimism              0.128    22.061    
                         clock uncertainty           -0.161    21.900    
    SLICE_X50Y39         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074    21.826    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[22]
  -------------------------------------------------------------------
                         required time                         21.826    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                 15.482    

Slack (MET) :             15.514ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.200ns (4.837%)  route 3.935ns (95.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 21.949 - 20.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.579ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.524ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.030     2.193    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X46Y76         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.269 f  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=136, routed)         1.415     3.684    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0
    SLICE_X39Y68         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.808 r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=677, routed)         2.520     6.328    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/SR[0]
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.819    21.949    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[17]/C
                         clock pessimism              0.128    22.077    
                         clock uncertainty           -0.161    21.916    
    SLICE_X50Y40         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    21.842    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[17]
  -------------------------------------------------------------------
                         required time                         21.842    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 15.514    

Slack (MET) :             15.514ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.200ns (4.837%)  route 3.935ns (95.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 21.949 - 20.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.579ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.524ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.030     2.193    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X46Y76         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.269 f  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=136, routed)         1.415     3.684    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0
    SLICE_X39Y68         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.808 r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=677, routed)         2.520     6.328    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/SR[0]
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.819    21.949    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[18]/C
                         clock pessimism              0.128    22.077    
                         clock uncertainty           -0.161    21.916    
    SLICE_X50Y40         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074    21.842    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[18]
  -------------------------------------------------------------------
                         required time                         21.842    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 15.514    

Slack (MET) :             15.514ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.200ns (4.837%)  route 3.935ns (95.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 21.949 - 20.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.579ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.524ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.030     2.193    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X46Y76         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.269 f  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=136, routed)         1.415     3.684    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0
    SLICE_X39Y68         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.808 r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=677, routed)         2.520     6.328    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/SR[0]
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.819    21.949    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[25]/C
                         clock pessimism              0.128    22.077    
                         clock uncertainty           -0.161    21.916    
    SLICE_X50Y40         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    21.842    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[25]
  -------------------------------------------------------------------
                         required time                         21.842    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 15.514    

Slack (MET) :             15.514ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.200ns (4.837%)  route 3.935ns (95.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 21.949 - 20.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.579ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.524ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.030     2.193    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X46Y76         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.269 f  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=136, routed)         1.415     3.684    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0
    SLICE_X39Y68         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.808 r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=677, routed)         2.520     6.328    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/SR[0]
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.819    21.949    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[26]/C
                         clock pessimism              0.128    22.077    
                         clock uncertainty           -0.161    21.916    
    SLICE_X50Y40         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    21.842    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[26]
  -------------------------------------------------------------------
                         required time                         21.842    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 15.514    

Slack (MET) :             15.514ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.200ns (4.837%)  route 3.935ns (95.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 21.949 - 20.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.579ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.524ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.030     2.193    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X46Y76         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.269 f  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=136, routed)         1.415     3.684    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0
    SLICE_X39Y68         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.808 r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=677, routed)         2.520     6.328    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/SR[0]
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.819    21.949    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[27]/C
                         clock pessimism              0.128    22.077    
                         clock uncertainty           -0.161    21.916    
    SLICE_X50Y40         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    21.842    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[27]
  -------------------------------------------------------------------
                         required time                         21.842    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 15.514    

Slack (MET) :             15.514ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.200ns (4.837%)  route 3.935ns (95.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 21.949 - 20.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.579ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.524ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.030     2.193    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X46Y76         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.269 f  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=136, routed)         1.415     3.684    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0
    SLICE_X39Y68         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.808 r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=677, routed)         2.520     6.328    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/SR[0]
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.819    21.949    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[28]/C
                         clock pessimism              0.128    22.077    
                         clock uncertainty           -0.161    21.916    
    SLICE_X50Y40         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    21.842    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[28]
  -------------------------------------------------------------------
                         required time                         21.842    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 15.514    

Slack (MET) :             15.514ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.200ns (4.837%)  route 3.935ns (95.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 21.949 - 20.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.579ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.524ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.030     2.193    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X46Y76         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.269 f  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=136, routed)         1.415     3.684    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0
    SLICE_X39Y68         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.808 r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=677, routed)         2.520     6.328    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/SR[0]
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.819    21.949    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[29]/C
                         clock pessimism              0.128    22.077    
                         clock uncertainty           -0.161    21.916    
    SLICE_X50Y40         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    21.842    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[29]
  -------------------------------------------------------------------
                         required time                         21.842    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 15.514    

Slack (MET) :             15.514ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.200ns (4.837%)  route 3.935ns (95.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 21.949 - 20.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.579ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.524ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.030     2.193    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X46Y76         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.269 f  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=136, routed)         1.415     3.684    ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0
    SLICE_X39Y68         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.808 r  ps_emio_eth_1g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O
                         net (fo=677, routed)         2.520     6.328    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/SR[0]
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.819    21.949    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aclk
    SLICE_X50Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[30]/C
                         clock pessimism              0.128    22.077    
                         clock uncertainty           -0.161    21.916    
    SLICE_X50Y40         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    21.842    ps_emio_eth_1g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[30]
  -------------------------------------------------------------------
                         required time                         21.842    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 15.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer_reg[1032]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.319%)  route 0.111ns (65.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.834ns (routing 0.524ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.579ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.834     1.964    ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y41         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.022 r  ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[7]/Q
                         net (fo=2, routed)           0.111     2.133    ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/S02_AXI_wstrb[3][8]
    SLICE_X45Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer_reg[1032]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.080     2.243    ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/aclk
    SLICE_X45Y40         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer_reg[1032]/C
                         clock pessimism             -0.182     2.061    
    SLICE_X45Y40         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.123    ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer_reg[1032]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1059]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.061ns (26.068%)  route 0.173ns (73.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.844ns (routing 0.524ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.139ns (routing 0.579ns, distribution 1.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.844     1.974    ps_emio_eth_1g_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X40Y15         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1059]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.035 r  ps_emio_eth_1g_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1059]/Q
                         net (fo=1, routed)           0.173     2.208    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIE0
    SLICE_X44Y13         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.139     2.302    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X44Y13         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAME/CLK
                         clock pessimism             -0.182     2.120    
    SLICE_X44Y13         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     2.197    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAME
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_SYNC.s_sof_generated_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.082ns (47.126%)  route 0.092ns (52.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.815ns (routing 0.524ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.579ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.815     1.945    ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/m_axi_sg_aclk
    SLICE_X46Y73         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.005 f  ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_d1_reg/Q
                         net (fo=2, routed)           0.068     2.073    ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/s_valid_d1
    SLICE_X45Y73         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     2.095 r  ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_SYNC.s_sof_generated_i_1/O
                         net (fo=1, routed)           0.024     2.119    ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_SYNC.s_sof_generated_i_1_n_0
    SLICE_X45Y73         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_SYNC.s_sof_generated_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.063     2.226    ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/m_axi_sg_aclk
    SLICE_X45Y73         FDRE                                         r  ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_SYNC.s_sof_generated_reg/C
                         clock pessimism             -0.178     2.048    
    SLICE_X45Y73         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.108    ps_emio_eth_1g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN/GEN_FOR_SYNC.s_sof_generated_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1088]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.059ns (32.961%)  route 0.120ns (67.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.829ns (routing 0.524ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.084ns (routing 0.579ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.829     1.959    ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/aclk
    SLICE_X47Y45         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1088]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.018 r  ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1088]/Q
                         net (fo=3, routed)           0.120     2.138    ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[27]
    SLICE_X45Y45         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.084     2.247    ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/aclk
    SLICE_X45Y45         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1088]/C
                         clock pessimism             -0.182     2.065    
    SLICE_X45Y45         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.127    ps_emio_eth_1g_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer_reg[1088]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.848ns (routing 0.524ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.579ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.848     1.978    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y44         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.036 r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.090     2.126    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH0
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.098     2.261    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.232     2.029    
    SLICE_X37Y45         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.114    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.848ns (routing 0.524ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.579ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.848     1.978    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y44         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.036 r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.090     2.126    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH0
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.098     2.261    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.232     2.029    
    SLICE_X37Y45         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.114    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.848ns (routing 0.524ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.579ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.848     1.978    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y44         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.036 r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.090     2.126    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH0
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.098     2.261    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.232     2.029    
    SLICE_X37Y45         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.114    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.848ns (routing 0.524ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.579ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.848     1.978    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y44         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.036 r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.090     2.126    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH0
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.098     2.261    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.232     2.029    
    SLICE_X37Y45         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.114    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.848ns (routing 0.524ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.579ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.848     1.978    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y44         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.036 r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.090     2.126    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH0
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.098     2.261    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.232     2.029    
    SLICE_X37Y45         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.114    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.848ns (routing 0.524ns, distribution 1.324ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.579ns, distribution 1.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.848     1.978    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y44         FDRE                                         r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.036 r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.090     2.126    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRH0
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.098     2.261    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X37Y45         RAMD32                                       r  ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.232     2.029    
    SLICE_X37Y45         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.114    ps_emio_eth_1g_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     PS8/MAXIGP2ACLK       n/a            3.003         20.000      16.997     PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK       n/a            3.003         20.000      16.997     PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK       n/a            3.003         20.000      16.997     PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK    n/a            1.355         20.000      18.645     RAMB18_X6Y24         ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK    n/a            1.355         20.000      18.645     RAMB18_X6Y24         ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.355         20.000      18.645     RAMB36_X6Y15         ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK    n/a            1.355         20.000      18.645     RAMB18_X6Y28         ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.355         20.000      18.645     RAMB36_X6Y4          ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.355         20.000      18.645     RAMB36_X6Y4          ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK    n/a            0.542         10.000      9.458      RAMB18_X6Y24         ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.542         10.000      9.458      RAMB36_X6Y4          ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK       n/a            1.502         10.000      8.498      PS8_X0Y0             ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK    n/a            0.542         10.000      9.458      RAMB18_X6Y24         ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK    n/a            0.542         10.000      9.458      RAMB18_X6Y24         ps_emio_eth_1g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.294ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.256ns (9.778%)  route 2.362ns (90.222%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -6.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.548ns (routing 0.658ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.548     6.853    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     6.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          0.583     7.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y93         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     7.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.464     8.031    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X83Y93         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     8.066 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.213     8.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X83Y92         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     8.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.102     9.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 15.294    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.925ns  (logic 5.322ns (67.155%)  route 2.603ns (32.845%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 52.474 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.599ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.983    31.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    31.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.073    32.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X59Y140        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    32.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.093    32.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X59Y140        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    32.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.454    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.296    52.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.474    
                         clock uncertainty           -0.235    52.239    
    SLICE_X58Y116        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    52.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.165    
                         arrival time                         -32.925    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.925ns  (logic 5.322ns (67.155%)  route 2.603ns (32.845%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 52.474 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.599ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.983    31.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    31.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.073    32.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X59Y140        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    32.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.093    32.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X59Y140        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    32.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.454    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.296    52.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.474    
                         clock uncertainty           -0.235    52.239    
    SLICE_X58Y116        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    52.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.165    
                         arrival time                         -32.925    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.925ns  (logic 5.322ns (67.155%)  route 2.603ns (32.845%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 52.474 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.599ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.983    31.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    31.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.073    32.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X59Y140        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    32.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.093    32.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X59Y140        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    32.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.454    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.296    52.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.474    
                         clock uncertainty           -0.235    52.239    
    SLICE_X58Y116        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    52.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.165    
                         arrival time                         -32.925    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.925ns  (logic 5.322ns (67.155%)  route 2.603ns (32.845%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 52.474 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.599ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.983    31.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    31.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.073    32.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X59Y140        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    32.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.093    32.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X59Y140        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    32.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.454    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.296    52.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.474    
                         clock uncertainty           -0.235    52.239    
    SLICE_X58Y116        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    52.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.165    
                         arrival time                         -32.925    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.925ns  (logic 5.322ns (67.155%)  route 2.603ns (32.845%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 52.474 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.599ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.983    31.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    31.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.073    32.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X59Y140        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    32.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.093    32.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X59Y140        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    32.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.454    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.296    52.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.474    
                         clock uncertainty           -0.235    52.239    
    SLICE_X58Y116        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    52.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.165    
                         arrival time                         -32.925    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.925ns  (logic 5.322ns (67.155%)  route 2.603ns (32.845%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 52.474 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.296ns (routing 0.599ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.983    31.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    31.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.073    32.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X59Y140        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    32.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.093    32.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X59Y140        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    32.471 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.454    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.296    52.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X58Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.474    
                         clock uncertainty           -0.235    52.239    
    SLICE_X58Y116        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    52.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.165    
                         arrival time                         -32.925    
  -------------------------------------------------------------------
                         slack                                 19.240    

Slack (MET) :             19.536ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.666ns  (logic 5.247ns (68.445%)  route 2.419ns (31.555%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 52.511 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.333ns (routing 0.599ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.983    31.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    31.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.073    32.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X59Y140        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110    32.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.363    32.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/SYNC_reg
    SLICE_X58Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.333    52.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X58Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.511    
                         clock uncertainty           -0.235    52.276    
    SLICE_X58Y141        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    52.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.202    
                         arrival time                         -32.666    
  -------------------------------------------------------------------
                         slack                                 19.536    

Slack (MET) :             19.536ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.666ns  (logic 5.247ns (68.445%)  route 2.419ns (31.555%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 52.511 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.333ns (routing 0.599ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.983    31.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    31.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.073    32.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X59Y140        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110    32.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.363    32.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/SYNC_reg
    SLICE_X58Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.333    52.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X58Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.511    
                         clock uncertainty           -0.235    52.276    
    SLICE_X58Y141        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074    52.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.202    
                         arrival time                         -32.666    
  -------------------------------------------------------------------
                         slack                                 19.536    

Slack (MET) :             19.536ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.666ns  (logic 5.247ns (68.445%)  route 2.419ns (31.555%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 52.511 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.333ns (routing 0.599ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.983    31.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y94         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037    31.120 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.073    32.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X59Y140        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110    32.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.363    32.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/SYNC_reg
    SLICE_X58Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.333    52.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X58Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.511    
                         clock uncertainty           -0.235    52.276    
    SLICE_X58Y141        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    52.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.202    
                         arrival time                         -32.666    
  -------------------------------------------------------------------
                         slack                                 19.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.880ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    4.277ns
  Clock Net Delay (Source):      1.371ns (routing 0.599ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.658ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.371     2.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/Q
                         net (fo=2, routed)           0.071     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[20]
    SLICE_X83Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.575     6.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/C
                         clock pessimism             -4.277     2.603    
    SLICE_X83Y90         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.958ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    4.109ns
  Clock Net Delay (Source):      0.838ns (routing 0.358ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.396ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.838     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X59Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.033     1.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp
    SLICE_X59Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.946     5.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X59Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                         clock pessimism             -4.109     1.849    
    SLICE_X59Y143        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.955ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    4.108ns
  Clock Net Delay (Source):      0.836ns (routing 0.358ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.396ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.836     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X59Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y140        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     1.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X59Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.943     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X59Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.108     1.847    
    SLICE_X59Y140        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.981ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    4.111ns
  Clock Net Delay (Source):      0.859ns (routing 0.358ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.969ns (routing 0.396ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.859     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/Q
                         net (fo=2, routed)           0.037     1.940    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[22]
    SLICE_X83Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.969     5.981    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
                         clock pessimism             -4.111     1.870    
    SLICE_X83Y91         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.989ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    4.113ns
  Clock Net Delay (Source):      0.865ns (routing 0.358ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.396ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.865     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/Q
                         net (fo=2, routed)           0.037     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[16]
    SLICE_X83Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.977     5.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                         clock pessimism             -4.113     1.876    
    SLICE_X83Y90         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.954ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    4.108ns
  Clock Net Delay (Source):      0.835ns (routing 0.358ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.396ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.835     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.038     1.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X56Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.942     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X56Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.108     1.846    
    SLICE_X56Y140        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    4.108ns
  Clock Net Delay (Source):      0.832ns (routing 0.358ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.396ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.832     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y139        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.038     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X56Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.939     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X56Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.108     1.843    
    SLICE_X56Y139        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    4.107ns
  Clock Net Delay (Source):      0.833ns (routing 0.358ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.396ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.833     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y138        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.038     1.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[15]
    SLICE_X56Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.939     5.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X56Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism             -4.107     1.844    
    SLICE_X56Y138        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    4.107ns
  Clock Net Delay (Source):      0.834ns (routing 0.358ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.396ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.834     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X56Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y136        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.038     1.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X56Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.940     5.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X56Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -4.107     1.845    
    SLICE_X56Y136        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.060ns (28.302%)  route 0.152ns (71.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.904ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    4.233ns
  Clock Net Delay (Source):      1.384ns (routing 0.599ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.658ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689     1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.384     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X50Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y145        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.152     2.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIF0
    SLICE_X49Y146        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.599     6.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X49Y146        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF/CLK
                         clock pessimism             -4.233     2.671    
    SLICE_X49Y146        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     2.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMF
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y32   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y148  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X49Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclkpcs_out[0]
  To Clock:  rxoutclkpcs_out[0]

Setup :            0  Failing Endpoints,  Worst Slack       14.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.719ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclkpcs_out[0] rise@16.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.203ns (16.227%)  route 1.048ns (83.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 17.913 - 16.000 ) 
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.008ns, distribution 1.758ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.005ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.171     0.171 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.013     0.184    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.953 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.766     2.719    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.798 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.997     3.795    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X95Y179        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     3.919 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.051     3.970    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_COMMON_X1Y3                                 0.000    16.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000    16.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.105    16.105 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010    16.115    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667    16.782 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.131    17.913    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.797    18.710    
                         clock uncertainty           -0.046    18.663    
    SLICE_X95Y179        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    18.688    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.688    
                         arrival time                          -3.970    
  -------------------------------------------------------------------
                         slack                                 14.719    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclkpcs_out[0] rise@16.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.212ns (17.320%)  route 1.012ns (82.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 17.913 - 16.000 ) 
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.008ns, distribution 1.758ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.005ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.171     0.171 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.013     0.184    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.953 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.766     2.719    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.798 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=3, routed)           0.997     3.795    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[1]
    SLICE_X95Y179        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     3.928 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.015     3.943    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_COMMON_X1Y3                                 0.000    16.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000    16.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.105    16.105 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010    16.115    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667    16.782 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.131    17.913    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.797    18.710    
                         clock uncertainty           -0.046    18.663    
    SLICE_X95Y179        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    18.688    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.688    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.868ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclkpcs_out[0] rise@16.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.080ns (7.260%)  route 1.022ns (92.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 17.916 - 16.000 ) 
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.008ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.005ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.171     0.171 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.013     0.184    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.953 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.771     2.724    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.804 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           1.022     3.826    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_COMMON_X1Y3                                 0.000    16.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000    16.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.105    16.105 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010    16.115    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667    16.782 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.134    17.916    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.799    18.715    
                         clock uncertainty           -0.046    18.668    
    SLICE_X96Y179        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    18.693    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                 14.868    

Slack (MET) :             14.873ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclkpcs_out[0] rise@16.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.077ns (7.019%)  route 1.020ns (92.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 17.916 - 16.000 ) 
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.008ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.005ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.171     0.171 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.013     0.184    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.953 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.771     2.724    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.801 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           1.020     3.821    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_COMMON_X1Y3                                 0.000    16.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000    16.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.105    16.105 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010    16.115    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667    16.782 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.134    17.916    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.799    18.715    
                         clock uncertainty           -0.046    18.668    
    SLICE_X96Y179        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    18.693    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 14.873    

Slack (MET) :             14.927ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclkpcs_out[0] rise@16.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.080ns (10.256%)  route 0.700ns (89.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 17.911 - 16.000 ) 
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.008ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.005ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.171     0.171 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.013     0.184    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.953 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.771     2.724    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.804 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.700     3.504    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_COMMON_X1Y3                                 0.000    16.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000    16.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.105    16.105 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010    16.115    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667    16.782 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.129    17.911    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.640    18.551    
                         clock uncertainty           -0.046    18.504    
    SLICE_X95Y179        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    18.430    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                 14.927    

Slack (MET) :             14.927ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclkpcs_out[0] rise@16.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.080ns (10.256%)  route 0.700ns (89.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 17.911 - 16.000 ) 
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.008ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.005ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.171     0.171 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.013     0.184    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.953 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.771     2.724    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.804 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.700     3.504    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_COMMON_X1Y3                                 0.000    16.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000    16.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.105    16.105 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010    16.115    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667    16.782 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.129    17.911    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.640    18.551    
                         clock uncertainty           -0.046    18.504    
    SLICE_X95Y179        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    18.430    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.430    
                         arrival time                          -3.504    
  -------------------------------------------------------------------
                         slack                                 14.927    

Slack (MET) :             14.959ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclkpcs_out[0] rise@16.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.078ns (7.943%)  route 0.904ns (92.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 17.916 - 16.000 ) 
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.008ns, distribution 1.762ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.005ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.171     0.171 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.013     0.184    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.953 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.770     2.723    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.801 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.904     3.705    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_COMMON_X1Y3                                 0.000    16.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000    16.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.105    16.105 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010    16.115    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667    16.782 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.134    17.916    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.769    18.685    
                         clock uncertainty           -0.046    18.639    
    SLICE_X96Y179        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    18.664    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.664    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 14.959    

Slack (MET) :             15.019ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (rxoutclkpcs_out[0] rise@16.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.080ns (8.412%)  route 0.871ns (91.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 17.916 - 16.000 ) 
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.799ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.008ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.005ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.171     0.171 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.013     0.184    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.769     0.953 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.771     2.724    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.804 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.871     3.675    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_COMMON_X1Y3                                 0.000    16.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000    16.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.105    16.105 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010    16.115    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.667    16.782 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.134    17.916    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.799    18.715    
                         clock uncertainty           -0.046    18.668    
    SLICE_X96Y179        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    18.693    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 15.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.041ns (10.622%)  route 0.345ns (89.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.894ns (routing 0.005ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.006ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.102     0.102 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.008     0.110    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.542 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          0.894     1.436    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.477 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.345     1.822    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.146     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010     0.156    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.652 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.150     1.802    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.333     1.469    
    SLICE_X95Y179        FDRE (Hold_DFF2_SLICEL_C_R)
                                                     -0.010     1.459    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.041ns (10.622%)  route 0.345ns (89.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.894ns (routing 0.005ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.006ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.102     0.102 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.008     0.110    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.542 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          0.894     1.436    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.477 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=3, routed)           0.345     1.822    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.146     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010     0.156    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.652 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.150     1.802    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.333     1.469    
    SLICE_X95Y179        FDRE (Hold_CFF2_SLICEL_C_R)
                                                     -0.010     1.459    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.039ns (8.534%)  route 0.418ns (91.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Net Delay (Source):      0.893ns (routing 0.005ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.006ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.102     0.102 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.008     0.110    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.542 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          0.893     1.435    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.474 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.418     1.892    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.146     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010     0.156    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.652 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.160     1.812    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.363     1.449    
    SLICE_X96Y179        FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.496    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.040ns (8.658%)  route 0.422ns (91.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      0.894ns (routing 0.005ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.006ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.102     0.102 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.008     0.110    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.542 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          0.894     1.436    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.476 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.422     1.898    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.146     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010     0.156    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.652 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.160     1.812    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.370     1.442    
    SLICE_X96Y179        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.489    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.061ns (12.500%)  route 0.427ns (87.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      0.885ns (routing 0.005ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.006ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.102     0.102 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.008     0.110    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.542 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          0.885     1.427    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.468 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.421     1.889    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X95Y179        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.909 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_2/O
                         net (fo=1, routed)           0.006     1.915    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[2]
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.146     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010     0.156    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.652 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.154     1.806    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.364     1.442    
    SLICE_X95Y179        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.489    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.064ns (12.749%)  route 0.438ns (87.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      0.885ns (routing 0.005ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.006ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.102     0.102 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.008     0.110    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.542 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          0.885     1.427    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.468 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=4, routed)           0.421     1.889    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg_n_0_[0]
    SLICE_X95Y179        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.912 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.017     1.929    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/p_2_in[1]
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.146     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010     0.156    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.652 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.154     1.806    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X95Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.364     1.442    
    SLICE_X95Y179        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.488    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.039ns (7.708%)  route 0.467ns (92.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      0.894ns (routing 0.005ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.006ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.102     0.102 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.008     0.110    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.542 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          0.894     1.436    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.475 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.467     1.942    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.146     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010     0.156    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.652 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.160     1.812    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.370     1.442    
    SLICE_X96Y179        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.489    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclkpcs_out[0]  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             rxoutclkpcs_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclkpcs_out[0] rise@0.000ns - rxoutclkpcs_out[0] rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.039ns (7.209%)  route 0.502ns (92.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      0.894ns (routing 0.005ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.006ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.102     0.102 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.008     0.110    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.432     0.542 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          0.894     1.436    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.475 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.502     1.977    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclkpcs_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X1Y3                                 0.000     0.000 r  gtrefclk_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/gtrefclk_p
    GTHE4_COMMON_X1Y3    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_O)
                                                      0.146     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=1, routed)           0.010     0.156    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.496     0.652 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
    X3Y6 (CLOCK_ROOT)    net (fo=10, routed)          1.160     1.812    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/CLK
    SLICE_X96Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.370     1.442    
    SLICE_X96Y179        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.489    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclkpcs_out[0]
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         16.000      15.450     SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         16.000      15.450     SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         16.000      15.450     SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         16.000      15.450     SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X96Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X95Y179  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.107ns (2.891%)  route 3.594ns (97.109%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 10.754 - 8.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.541ns (routing 1.420ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840     3.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          2.161     5.323    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.351 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6_bufg_place/O
                         net (fo=1198, routed)        1.433     6.784    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/rst_
    SLICE_X46Y118        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[19]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.541    10.754    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/lclk
    SLICE_X46Y118        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[19]/C
                         clock pessimism              0.247    11.001    
                         clock uncertainty           -0.046    10.955    
    SLICE_X46Y118        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    10.881    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.107ns (2.891%)  route 3.594ns (97.109%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 10.754 - 8.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.541ns (routing 1.420ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840     3.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          2.161     5.323    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.351 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6_bufg_place/O
                         net (fo=1198, routed)        1.433     6.784    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/rst_
    SLICE_X46Y118        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.541    10.754    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/lclk
    SLICE_X46Y118        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[3]/C
                         clock pessimism              0.247    11.001    
                         clock uncertainty           -0.046    10.955    
    SLICE_X46Y118        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    10.881    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.107ns (2.892%)  route 3.593ns (97.108%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 10.754 - 8.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.541ns (routing 1.420ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840     3.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          2.161     5.323    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.351 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6_bufg_place/O
                         net (fo=1198, routed)        1.432     6.783    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/rst_
    SLICE_X46Y114        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[10]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.541    10.754    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/lclk
    SLICE_X46Y114        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[10]/C
                         clock pessimism              0.247    11.001    
                         clock uncertainty           -0.046    10.955    
    SLICE_X46Y114        FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.074    10.881    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.107ns (2.892%)  route 3.593ns (97.108%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 10.754 - 8.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.541ns (routing 1.420ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840     3.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          2.161     5.323    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.351 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6_bufg_place/O
                         net (fo=1198, routed)        1.432     6.783    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/rst_
    SLICE_X46Y114        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[18]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.541    10.754    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/lclk
    SLICE_X46Y114        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[18]/C
                         clock pessimism              0.247    11.001    
                         clock uncertainty           -0.046    10.955    
    SLICE_X46Y114        FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.074    10.881    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.107ns (2.892%)  route 3.593ns (97.108%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 10.754 - 8.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.541ns (routing 1.420ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840     3.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          2.161     5.323    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.351 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6_bufg_place/O
                         net (fo=1198, routed)        1.432     6.783    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/rst_
    SLICE_X46Y114        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[2]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.541    10.754    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/lclk
    SLICE_X46Y114        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[2]/C
                         clock pessimism              0.247    11.001    
                         clock uncertainty           -0.046    10.955    
    SLICE_X46Y114        FDSE (Setup_BFF_SLICEM_C_S)
                                                     -0.074    10.881    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.107ns (2.893%)  route 3.592ns (97.107%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 10.753 - 8.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.420ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840     3.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          2.161     5.323    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.351 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6_bufg_place/O
                         net (fo=1198, routed)        1.431     6.782    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/rst_
    SLICE_X46Y112        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[14]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.540    10.753    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/lclk
    SLICE_X46Y112        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[14]/C
                         clock pessimism              0.247    11.000    
                         clock uncertainty           -0.046    10.954    
    SLICE_X46Y112        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    10.880    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.107ns (2.893%)  route 3.592ns (97.107%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 10.753 - 8.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.420ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840     3.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          2.161     5.323    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.351 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6_bufg_place/O
                         net (fo=1198, routed)        1.431     6.782    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/rst_
    SLICE_X46Y112        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[16]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.540    10.753    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/lclk
    SLICE_X46Y112        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[16]/C
                         clock pessimism              0.247    11.000    
                         clock uncertainty           -0.046    10.954    
    SLICE_X46Y112        FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.074    10.880    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.107ns (2.893%)  route 3.592ns (97.107%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 10.753 - 8.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.420ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840     3.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          2.161     5.323    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.351 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6_bufg_place/O
                         net (fo=1198, routed)        1.431     6.782    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/rst_
    SLICE_X46Y112        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[17]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.540    10.753    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/lclk
    SLICE_X46Y112        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[17]/C
                         clock pessimism              0.247    11.000    
                         clock uncertainty           -0.046    10.954    
    SLICE_X46Y112        FDSE (Setup_CFF2_SLICEM_C_S)
                                                     -0.074    10.880    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.107ns (2.893%)  route 3.592ns (97.107%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 10.753 - 8.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.420ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840     3.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          2.161     5.323    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.351 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6_bufg_place/O
                         net (fo=1198, routed)        1.431     6.782    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/rst_
    SLICE_X46Y112        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[18]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.540    10.753    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/lclk
    SLICE_X46Y112        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[18]/C
                         clock pessimism              0.247    11.000    
                         clock uncertainty           -0.046    10.954    
    SLICE_X46Y112        FDSE (Setup_BFF_SLICEM_C_S)
                                                     -0.074    10.880    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.107ns (2.893%)  route 3.592ns (97.107%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 10.753 - 8.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 2.540ns (routing 1.420ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840     3.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          2.161     5.323    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.351 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6_bufg_place/O
                         net (fo=1198, routed)        1.431     6.782    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/rst_
    SLICE_X46Y112        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[24]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.540    10.753    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/lclk
    SLICE_X46Y112        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[24]/C
                         clock pessimism              0.247    11.000    
                         clock uncertainty           -0.046    10.954    
    SLICE_X46Y112        FDSE (Setup_BFF2_SLICEM_C_S)
                                                     -0.074    10.880    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                  4.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.060ns (24.590%)  route 0.184ns (75.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      2.532ns (routing 1.420ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.566ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.532     2.745    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y120        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.805 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.184     2.989    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]_0[1]
    SLICE_X46Y119        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.855     3.098    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X46Y119        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.180     2.918    
    SLICE_X46Y119        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.978    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/data_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/qchk_daddr_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.537ns (routing 1.420ns, distribution 1.117ns)
  Clock Net Delay (Destination): 2.861ns (routing 1.566ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.537     2.750    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/lclk
    SLICE_X47Y109        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/data_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.808 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/data_out_reg[37]/Q
                         net (fo=5, routed)           0.122     2.930    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/D[37]
    SLICE_X44Y109        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/qchk_daddr_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.861     3.104    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/lclk
    SLICE_X44Y109        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/qchk_daddr_reg[37]/C
                         clock pessimism             -0.247     2.857    
    SLICE_X44Y109        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.919    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/qchk_daddr_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/wdata_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/pdin_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.059ns (38.562%)  route 0.094ns (61.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.523ns (routing 1.420ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.566ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.523     2.736    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/lclk
    SLICE_X47Y88         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/wdata_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.795 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/wdata_reg[35]/Q
                         net (fo=6, routed)           0.094     2.889    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/wdata_reg[63][35]
    SLICE_X47Y90         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/pdin_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.820     3.063    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/lclk
    SLICE_X47Y90         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/pdin_reg[35]/C
                         clock pessimism             -0.247     2.816    
    SLICE_X47Y90         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.878    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/pdin_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/data_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/qchk_daddr_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.094ns
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.539ns (routing 1.420ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.851ns (routing 1.566ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.539     2.752    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/lclk
    SLICE_X46Y109        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/data_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.810 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/data_out_reg[35]/Q
                         net (fo=5, routed)           0.112     2.922    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/D[35]
    SLICE_X45Y109        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/qchk_daddr_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.851     3.094    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/lclk
    SLICE_X45Y109        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/qchk_daddr_reg[35]/C
                         clock pessimism             -0.247     2.847    
    SLICE_X45Y109        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.909    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/qchk_daddr_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[48]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/data_out_reg[48]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.058ns (42.029%)  route 0.080ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      2.520ns (routing 1.420ns, distribution 1.100ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.566ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.520     2.733    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/lclk
    SLICE_X48Y112        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.791 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/data_out_reg[48]/Q
                         net (fo=1, routed)           0.080     2.871    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/data_out_reg[63]_1[48]
    SLICE_X48Y111        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/data_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.846     3.089    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/lclk
    SLICE_X48Y111        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/data_out_reg[48]/C
                         clock pessimism             -0.295     2.794    
    SLICE_X48Y111        FDSE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.856    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/data_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.059ns (40.411%)  route 0.087ns (59.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      2.538ns (routing 1.420ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.566ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.538     2.751    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X79Y142        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y142        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.810 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[4]/Q
                         net (fo=5, routed)           0.087     2.897    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_reg[15][4]
    SLICE_X78Y142        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.820     3.063    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X78Y142        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[4]/C
                         clock pessimism             -0.245     2.818    
    SLICE_X78Y142        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.880    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_in_dly1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/dff0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.061ns (34.659%)  route 0.115ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      2.517ns (routing 1.420ns, distribution 1.097ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.566ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.517     2.730    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/lclk
    SLICE_X52Y116        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_in_dly1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.791 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_in_dly1_reg[5]/Q
                         net (fo=4, routed)           0.115     2.906    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/data_in_dly1[5]
    SLICE_X51Y117        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/dff0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.829     3.072    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/lclk
    SLICE_X51Y117        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/dff0_reg[5]/C
                         clock pessimism             -0.247     2.825    
    SLICE_X51Y117        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.887    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/dff0_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.887    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.058ns (42.029%)  route 0.080ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      2.540ns (routing 1.420ns, distribution 1.120ns)
  Clock Net Delay (Destination): 2.812ns (routing 1.566ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.540     2.753    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X79Y139        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.811 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[5]/Q
                         net (fo=6, routed)           0.080     2.891    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_reg[15][5]
    SLICE_X78Y139        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.812     3.055    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X78Y139        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[5]/C
                         clock pessimism             -0.246     2.809    
    SLICE_X78Y139        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.871    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.060ns (40.541%)  route 0.088ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      2.520ns (routing 1.420ns, distribution 1.100ns)
  Clock Net Delay (Destination): 2.852ns (routing 1.566ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.520     2.733    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/userclk2
    SLICE_X79Y144        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y144        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.793 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[7]/Q
                         net (fo=11, routed)          0.088     2.881    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/Q[7]
    SLICE_X79Y142        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.852     3.095    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X79Y142        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[7]/C
                         clock pessimism             -0.296     2.799    
    SLICE_X79Y142        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.861    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/nbytes_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[19]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.040ns (31.008%)  route 0.089ns (68.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.563ns (routing 0.854ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.953ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.563     1.709    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/lclk
    SLICE_X41Y102        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/nbytes_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.749 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/nbytes_out_reg[3]/Q
                         net (fo=1, routed)           0.089     1.838    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[51]
    RAMB36_X5Y20         RAMB36E2                                     r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.823     1.990    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y20         RAMB36E2                                     r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.167     1.823    
    RAMB36_X5Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[19])
                                                     -0.005     1.818    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB36_X7Y20  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB36_X7Y20  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB36_X6Y22  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB36_X6Y22  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB36_X7Y21  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB36_X7Y21  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB36_X6Y15  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB36_X5Y20  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB36_X5Y20  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         8.000       6.645      RAMB36_X6Y17  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y19  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y20  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y21  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y21  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y15  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y20  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y20  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y20  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y22  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y22  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y21  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y21  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y15  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y20  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y16  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk_out
  To Clock:  userclk_out

Setup :            0  Failing Endpoints,  Worst Slack       13.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.040ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.680ns (24.460%)  route 2.100ns (75.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 18.211 - 16.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.952ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.862ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.247     2.490    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL0[1])
                                                      0.680     3.170 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCTRL0[1]
                         net (fo=1, routed)           2.100     5.270    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxctrl0_out[1]
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.998    18.211    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                         clock pessimism              0.120    18.331    
                         clock uncertainty           -0.046    18.285    
    SLICE_X91Y168        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    18.310    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.310    
                         arrival time                          -5.270    
  -------------------------------------------------------------------
                         slack                                 13.040    

Slack (MET) :             13.063ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.665ns (24.120%)  route 2.092ns (75.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 18.211 - 16.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.952ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.862ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.247     2.490    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[15])
                                                      0.665     3.155 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXDATA[15]
                         net (fo=1, routed)           2.092     5.247    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_int[15]
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.998    18.211    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                         clock pessimism              0.120    18.331    
                         clock uncertainty           -0.046    18.285    
    SLICE_X91Y168        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    18.310    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         18.310    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                 13.063    

Slack (MET) :             13.153ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.701ns (26.503%)  route 1.944ns (73.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 18.189 - 16.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.952ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.862ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.247     2.490    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[4])
                                                      0.701     3.191 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXDATA[4]
                         net (fo=1, routed)           1.944     5.135    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_int[4]
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.976    18.189    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                         clock pessimism              0.120    18.309    
                         clock uncertainty           -0.046    18.263    
    SLICE_X86Y177        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    18.288    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 13.153    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.701ns (26.294%)  route 1.965ns (73.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 18.211 - 16.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.952ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.998ns (routing 0.862ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.247     2.490    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL1[0])
                                                      0.701     3.191 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCTRL1[0]
                         net (fo=1, routed)           1.965     5.156    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxctrl1_out[0]
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.998    18.211    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                         clock pessimism              0.120    18.331    
                         clock uncertainty           -0.046    18.285    
    SLICE_X91Y168        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    18.310    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.310    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.169ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.713ns (26.987%)  route 1.929ns (73.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 18.202 - 16.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.952ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.862ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.247     2.490    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      0.713     3.203 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXDATA[0]
                         net (fo=1, routed)           1.929     5.132    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_int[0]
    SLICE_X90Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.989    18.202    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X90Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                         clock pessimism              0.120    18.322    
                         clock uncertainty           -0.046    18.276    
    SLICE_X90Y179        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    18.301    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.301    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                 13.169    

Slack (MET) :             13.181ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.665ns (25.411%)  route 1.952ns (74.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 18.189 - 16.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.952ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.862ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.247     2.490    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[13])
                                                      0.665     3.155 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXDATA[13]
                         net (fo=1, routed)           1.952     5.107    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_int[13]
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.976    18.189    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                         clock pessimism              0.120    18.309    
                         clock uncertainty           -0.046    18.263    
    SLICE_X86Y177        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    18.288    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 13.181    

Slack (MET) :             13.191ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.696ns (26.545%)  route 1.926ns (73.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 18.204 - 16.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.952ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.862ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.247     2.490    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL2[1])
                                                      0.696     3.186 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCTRL2[1]
                         net (fo=1, routed)           1.926     5.112    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxctrl2_out[1]
    SLICE_X91Y173        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.991    18.204    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X91Y173        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                         clock pessimism              0.120    18.324    
                         clock uncertainty           -0.046    18.278    
    SLICE_X91Y173        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    18.303    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.303    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 13.191    

Slack (MET) :             13.194ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.708ns (27.054%)  route 1.909ns (72.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.202ns = ( 18.202 - 16.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.952ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.862ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.247     2.490    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[1])
                                                      0.708     3.198 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXDATA[1]
                         net (fo=1, routed)           1.909     5.107    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_int[1]
    SLICE_X90Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.989    18.202    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X90Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                         clock pessimism              0.120    18.322    
                         clock uncertainty           -0.046    18.276    
    SLICE_X90Y179        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    18.301    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.301    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 13.194    

Slack (MET) :             13.195ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.669ns (25.701%)  route 1.934ns (74.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 18.189 - 16.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.952ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.862ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.247     2.490    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[12])
                                                      0.669     3.159 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXDATA[12]
                         net (fo=1, routed)           1.934     5.093    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_int[12]
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.976    18.189    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                         clock pessimism              0.120    18.309    
                         clock uncertainty           -0.046    18.263    
    SLICE_X86Y177        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    18.288    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         18.288    
                         arrival time                          -5.093    
  -------------------------------------------------------------------
                         slack                                 13.195    

Slack (MET) :             13.200ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.704ns (26.932%)  route 1.910ns (73.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 18.205 - 16.000 ) 
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.952ns, distribution 1.295ns)
  Clock Net Delay (Destination): 1.992ns (routing 0.862ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.247     2.490    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL0[0])
                                                      0.704     3.194 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXCTRL0[0]
                         net (fo=1, routed)           1.910     5.104    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxctrl0_out[0]
    SLICE_X94Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.992    18.205    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                         clock pessimism              0.120    18.325    
                         clock uncertainty           -0.046    18.279    
    SLICE_X94Y169        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    18.304    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                 13.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.193ns (routing 0.519ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.582ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.193     1.339    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X83Y156        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y156        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.379 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.058     1.437    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage5
    SLICE_X83Y157        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.345     1.512    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X83Y157        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.162     1.350    
    SLICE_X83Y157        FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.397    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[3]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.039ns (11.080%)  route 0.313ns (88.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.216ns (routing 0.519ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.582ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.216     1.362    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y312        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y312        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.401 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/Q
                         net (fo=1, routed)           0.313     1.714    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[3]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.389     1.556    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.090     1.466    
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[3])
                                                      0.205     1.671    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.041ns (33.607%)  route 0.081ns (66.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.232ns (routing 0.519ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.582ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.232     1.378    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X92Y167        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.419 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.081     1.500    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta
    SLICE_X92Y167        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.391     1.558    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X92Y167        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.174     1.384    
    SLICE_X92Y167        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.431    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.041ns (33.607%)  route 0.081ns (66.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.235ns (routing 0.519ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.582ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.235     1.381    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y168        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y168        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.422 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.081     1.503    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta
    SLICE_X92Y168        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.395     1.562    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y168        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.175     1.387    
    SLICE_X92Y168        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.434    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.190ns (routing 0.519ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.582ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.190     1.336    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X83Y156        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y156        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.376 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/Q
                         net (fo=1, routed)           0.082     1.458    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage3
    SLICE_X83Y156        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.348     1.515    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X83Y156        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/C
                         clock pessimism             -0.173     1.342    
    SLICE_X83Y156        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.389    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.235ns (routing 0.519ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.582ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.235     1.381    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y168        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y168        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.421 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.093     1.514    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3
    SLICE_X92Y168        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.399     1.566    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y168        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                         clock pessimism             -0.169     1.397    
    SLICE_X92Y168        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.443    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.232ns (routing 0.519ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.582ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.232     1.378    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X92Y167        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y167        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.418 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.093     1.511    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3
    SLICE_X92Y167        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.395     1.562    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X92Y167        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                         clock pessimism             -0.169     1.393    
    SLICE_X92Y167        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.439    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.041ns (28.276%)  route 0.104ns (71.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.190ns (routing 0.519ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.582ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.190     1.336    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X83Y156        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y156        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.377 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/Q
                         net (fo=1, routed)           0.104     1.481    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage4
    SLICE_X83Y156        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.352     1.519    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X83Y156        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                         clock pessimism             -0.168     1.351    
    SLICE_X83Y156        FDPE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.398    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[6]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.039ns (10.598%)  route 0.329ns (89.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.212ns (routing 0.519ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.582ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.212     1.358    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y314        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y314        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.397 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/Q
                         net (fo=1, routed)           0.329     1.726    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[6]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.389     1.556    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                                r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.090     1.466    
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[6])
                                                      0.176     1.642    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/D
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.235ns (routing 0.519ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.582ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.235     1.381    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y168        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y168        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.421 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/Q
                         net (fo=1, routed)           0.099     1.520    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1
    SLICE_X92Y168        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.395     1.562    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X92Y168        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.175     1.387    
    SLICE_X92Y168        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.434    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk_out
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         16.000      14.046     GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         16.000      14.046     GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         16.000      14.046     GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         16.000      14.046     GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     FDPE/C                   n/a                      0.550         16.000      15.450     SLICE_X83Y156        ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
Min Period        n/a     FDPE/C                   n/a                      0.550         16.000      15.450     SLICE_X83Y156        ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
Min Period        n/a     FDPE/C                   n/a                      0.550         16.000      15.450     SLICE_X83Y156        ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C
Min Period        n/a     FDPE/C                   n/a                      0.550         16.000      15.450     SLICE_X83Y156        ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/C
Min Period        n/a     FDPE/C                   n/a                      0.550         16.000      15.450     SLICE_X83Y156        ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
Min Period        n/a     FDPE/C                   n/a                      0.550         16.000      15.450     SLICE_X83Y157        ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    FDPE/C                   n/a                      0.275         8.000       7.725      SLICE_X83Y156        ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
Low Pulse Width   Slow    FDPE/C                   n/a                      0.275         8.000       7.725      SLICE_X83Y156        ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         8.000       7.120      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    FDPE/C                   n/a                      0.275         8.000       7.725      SLICE_X83Y157        ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X95Y169        ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.008       0.564      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.009       0.594      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.020       0.717      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.020       0.731      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.759         0.009       0.750      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.783         0.009       0.774      GTHE4_CHANNEL_X1Y12  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.231ns (24.522%)  route 0.711ns (75.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 9.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.242ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.835ns (routing 1.124ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.071     2.071    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.150 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     2.367    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X87Y172        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.519 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.494     3.013    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.835     9.835    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.203    10.038    
                         clock uncertainty           -0.046     9.991    
    SLICE_X87Y174        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     9.930    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.231ns (24.522%)  route 0.711ns (75.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 9.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.242ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.835ns (routing 1.124ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.071     2.071    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.150 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     2.367    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X87Y172        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.519 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.494     3.013    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.835     9.835    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.203    10.038    
                         clock uncertainty           -0.046     9.991    
    SLICE_X87Y174        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     9.930    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.231ns (24.522%)  route 0.711ns (75.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 9.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.242ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.835ns (routing 1.124ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.071     2.071    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.150 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     2.367    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X87Y172        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.519 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.494     3.013    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.835     9.835    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.203    10.038    
                         clock uncertainty           -0.046     9.991    
    SLICE_X87Y174        FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     9.930    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.231ns (24.522%)  route 0.711ns (75.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 9.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.242ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.835ns (routing 1.124ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.071     2.071    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.150 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     2.367    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X87Y172        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.519 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.494     3.013    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.835     9.835    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.203    10.038    
                         clock uncertainty           -0.046     9.991    
    SLICE_X87Y174        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     9.930    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  6.917    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.231ns (25.897%)  route 0.661ns (74.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.242ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.124ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.071     2.071    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.150 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     2.367    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X87Y172        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.519 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.444     2.963    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.836     9.836    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.203    10.039    
                         clock uncertainty           -0.046     9.992    
    SLICE_X87Y175        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     9.931    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.231ns (25.897%)  route 0.661ns (74.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.242ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.124ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.071     2.071    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.150 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     2.367    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X87Y172        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.519 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.444     2.963    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.836     9.836    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.203    10.039    
                         clock uncertainty           -0.046     9.992    
    SLICE_X87Y175        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.931    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.231ns (25.897%)  route 0.661ns (74.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.242ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.124ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.071     2.071    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.150 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     2.367    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X87Y172        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.519 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.444     2.963    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.836     9.836    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.203    10.039    
                         clock uncertainty           -0.046     9.992    
    SLICE_X87Y175        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     9.931    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.231ns (25.897%)  route 0.661ns (74.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.242ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.124ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.071     2.071    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.150 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     2.367    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X87Y172        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.519 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.444     2.963    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.836     9.836    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.203    10.039    
                         clock uncertainty           -0.046     9.992    
    SLICE_X87Y175        FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     9.931    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.231ns (26.767%)  route 0.632ns (73.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 9.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.242ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.835ns (routing 1.124ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.071     2.071    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.150 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     2.367    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X87Y172        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.519 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.415     2.934    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.835     9.835    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.203    10.038    
                         clock uncertainty           -0.046     9.991    
    SLICE_X87Y175        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     9.930    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -2.934    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.231ns (26.767%)  route 0.632ns (73.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 9.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 1.242ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.835ns (routing 1.124ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.071     2.071    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.150 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     2.367    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X87Y172        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.519 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.415     2.934    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.835     9.835    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.203    10.038    
                         clock uncertainty           -0.046     9.991    
    SLICE_X87Y175        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     9.930    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -2.934    
  -------------------------------------------------------------------
                         slack                                  6.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.766ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDSE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.067     1.245    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.296     1.296    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.150     1.146    
    SLICE_X87Y172        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.193    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.138ns (routing 0.680ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.766ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.138     1.138    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y176        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.176 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.055     1.231    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X87Y176        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.249 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.256    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X87Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.295     1.295    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.151     1.144    
    SLICE_X87Y176        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.190    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.142ns (routing 0.680ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.766ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.142     1.142    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y174        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.180 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.055     1.235    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X87Y174        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.253 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.260    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_14
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.299     1.299    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.151     1.148    
    SLICE_X87Y174        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.194    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.142ns (routing 0.680ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.766ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.142     1.142    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y175        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.180 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.055     1.235    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X87Y175        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.253 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.260    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_14
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.299     1.299    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.151     1.148    
    SLICE_X87Y175        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.194    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.142ns (routing 0.680ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.766ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.142     1.142    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y175        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.180 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.058     1.238    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X87Y175        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.257 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.264    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_13
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.299     1.299    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.151     1.148    
    SLICE_X87Y175        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.194    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.142ns (routing 0.680ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.766ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.142     1.142    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y174        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.180 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.058     1.238    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X87Y174        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.257 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.264    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_13
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.299     1.299    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.151     1.148    
    SLICE_X87Y174        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.194    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.141ns (routing 0.680ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.766ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.141     1.141    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y175        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.180 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.059     1.239    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X87Y175        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.257 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.264    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_8
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.297     1.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.150     1.147    
    SLICE_X87Y175        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.193    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.141ns (routing 0.680ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.766ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.141     1.141    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y174        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.180 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.059     1.239    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X87Y174        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.257 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.264    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_8
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.297     1.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.150     1.147    
    SLICE_X87Y174        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.193    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.041ns (32.540%)  route 0.085ns (67.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.141ns (routing 0.680ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.766ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.141     1.141    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.182 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.085     1.267    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.299     1.299    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.152     1.147    
    SLICE_X87Y173        FDPE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.194    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.037ns (28.906%)  route 0.091ns (71.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.766ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y172        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.177 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.091     1.268    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.296     1.296    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                         clock pessimism             -0.150     1.146    
    SLICE_X87Y172        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.193    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X87Y174  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X87Y175  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X87Y175  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X87Y175  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X87Y175  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X87Y174  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X87Y175  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X87Y175  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X87Y175  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         4.000       3.725      SLICE_X87Y172  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X87Y172  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X87Y172  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X87Y172  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X87Y173  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ps_emio_eth_1g_i/util_ds_buf_0/U0/IBUF_OUT[0]
  To Clock:  ps_emio_eth_1g_i/util_ds_buf_0/U0/IBUF_OUT[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ps_emio_eth_1g_i/util_ds_buf_0/U0/IBUF_OUT[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ps_emio_eth_1g_i/util_ds_buf_0/U0/IBUF_OUT[0] }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_HDIO_X1Y3  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/I



---------------------------------------------------------------------------------------------------
From Clock:  ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  To Clock:  ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]

Setup :            0  Failing Endpoints,  Worst Slack        7.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.275ns (11.884%)  route 2.039ns (88.116%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.996ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.292 f  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=199, routed)         1.162     3.454    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X50Y125        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.099     3.553 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[15]_i_3/O
                         net (fo=16, routed)          0.805     4.358    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X56Y127        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     4.457 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[2]_i_1/O
                         net (fo=1, routed)           0.072     4.529    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg_n_16
    SLICE_X56Y127        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.910    11.910    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X56Y127        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[2]/C
                         clock pessimism              0.156    12.066    
                         clock uncertainty           -0.035    12.031    
    SLICE_X56Y127        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.056    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[2]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.321ns (14.362%)  route 1.914ns (85.638%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.996ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.292 f  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=199, routed)         1.162     3.454    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X50Y125        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.099     3.553 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[15]_i_3/O
                         net (fo=16, routed)          0.686     4.239    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X56Y127        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     4.384 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[3]_i_1/O
                         net (fo=1, routed)           0.066     4.450    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg_n_15
    SLICE_X56Y127        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.910    11.910    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X56Y127        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/C
                         clock pessimism              0.156    12.066    
                         clock uncertainty           -0.035    12.031    
    SLICE_X56Y127        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.056    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.321ns (14.401%)  route 1.908ns (85.599%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.996ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.292 f  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=199, routed)         1.162     3.454    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X50Y125        LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.099     3.553 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[15]_i_3/O
                         net (fo=16, routed)          0.680     4.233    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/G_1PIPE_IFACE.s_daddr_r_reg[0]
    SLICE_X56Y126        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     4.378 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[1]_i_1/O
                         net (fo=1, routed)           0.066     4.444    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg_n_17
    SLICE_X56Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.910    11.910    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X56Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/C
                         clock pessimism              0.156    12.066    
                         clock uncertainty           -0.035    12.031    
    SLICE_X56Y126        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.056    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -4.444    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.633ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.227ns (10.342%)  route 1.968ns (89.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 11.980 - 10.000 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.996ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.292 f  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=199, routed)         1.335     3.627    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X48Y125        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     3.777 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12/O
                         net (fo=16, routed)          0.633     4.410    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0
    SLICE_X44Y133        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.980    11.980    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X44Y133        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism              0.159    12.139    
                         clock uncertainty           -0.035    12.104    
    SLICE_X44Y133        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    12.043    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                  7.633    

Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.227ns (10.543%)  route 1.926ns (89.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 11.978 - 10.000 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.996ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.292 f  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=199, routed)         1.335     3.627    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X48Y125        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     3.777 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12/O
                         net (fo=16, routed)          0.591     4.368    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0
    SLICE_X45Y130        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.978    11.978    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X45Y130        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.159    12.137    
                         clock uncertainty           -0.035    12.102    
    SLICE_X45Y130        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    12.043    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  7.675    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.518ns (24.262%)  route 1.617ns (75.738%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 11.977 - 10.000 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.996ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.295 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=177, routed)         0.850     3.145    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X48Y130        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     3.294 f  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__0/O
                         net (fo=9, routed)           0.174     3.468    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16_n_2
    SLICE_X49Y132        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     3.616 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5/O
                         net (fo=12, routed)          0.174     3.790    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5_n_0
    SLICE_X48Y130        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     3.931 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=11, routed)          0.419     4.350    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X45Y132        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.977    11.977    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X45Y132        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/C
                         clock pessimism              0.159    12.136    
                         clock uncertainty           -0.035    12.101    
    SLICE_X45Y132        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    12.027    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.027    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.518ns (24.342%)  route 1.610ns (75.658%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 11.974 - 10.000 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.996ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.295 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=177, routed)         0.850     3.145    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X48Y130        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     3.294 f  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__0/O
                         net (fo=9, routed)           0.174     3.468    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16_n_2
    SLICE_X49Y132        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     3.616 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5/O
                         net (fo=12, routed)          0.174     3.790    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5_n_0
    SLICE_X48Y130        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     3.931 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=11, routed)          0.412     4.343    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X46Y131        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.974    11.974    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X46Y131        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
                         clock pessimism              0.159    12.133    
                         clock uncertainty           -0.035    12.098    
    SLICE_X46Y131        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    12.024    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.376%)  route 1.607ns (75.624%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 11.973 - 10.000 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.996ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.295 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=177, routed)         0.850     3.145    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X48Y130        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     3.294 f  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__0/O
                         net (fo=9, routed)           0.174     3.468    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16_n_2
    SLICE_X49Y132        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     3.616 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5/O
                         net (fo=12, routed)          0.174     3.790    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5_n_0
    SLICE_X48Y130        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     3.931 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=11, routed)          0.409     4.340    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X47Y134        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.973    11.973    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y134        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                         clock pessimism              0.159    12.132    
                         clock uncertainty           -0.035    12.097    
    SLICE_X47Y134        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    12.023    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                          -4.340    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.376%)  route 1.607ns (75.624%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 11.973 - 10.000 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.996ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.295 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=177, routed)         0.850     3.145    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X48Y130        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     3.294 f  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__0/O
                         net (fo=9, routed)           0.174     3.468    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16_n_2
    SLICE_X49Y132        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     3.616 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5/O
                         net (fo=12, routed)          0.174     3.790    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5_n_0
    SLICE_X48Y130        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     3.931 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=11, routed)          0.409     4.340    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X47Y134        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.973    11.973    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y134        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/C
                         clock pessimism              0.159    12.132    
                         clock uncertainty           -0.035    12.097    
    SLICE_X47Y134        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    12.023    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                          -4.340    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.376%)  route 1.607ns (75.624%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 11.973 - 10.000 ) 
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.996ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.295 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=177, routed)         0.850     3.145    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X48Y130        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     3.294 f  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__0/O
                         net (fo=9, routed)           0.174     3.468    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16_n_2
    SLICE_X49Y132        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     3.616 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5/O
                         net (fo=12, routed)          0.174     3.790    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5_n_0
    SLICE_X48Y130        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     3.931 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=11, routed)          0.409     4.340    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X47Y134        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.973    11.973    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y134        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
                         clock pessimism              0.159    12.132    
                         clock uncertainty           -0.035    12.097    
    SLICE_X47Y134        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    12.023    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                          -4.340    
  -------------------------------------------------------------------
                         slack                                  7.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.057ns (33.728%)  route 0.112ns (66.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.899ns (routing 0.996ns, distribution 0.903ns)
  Clock Net Delay (Destination): 2.146ns (routing 1.096ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.899     1.899    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLICE_X58Y127        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y127        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.956 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]/Q
                         net (fo=2, routed)           0.112     2.068    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/Q[7]
    SLICE_X57Y128        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.146     2.146    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLICE_X57Y128        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[6]/C
                         clock pessimism             -0.153     1.993    
    SLICE_X57Y128        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.053    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      1.962ns (routing 0.996ns, distribution 0.966ns)
  Clock Net Delay (Destination): 2.218ns (routing 1.096ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.962     1.962    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X51Y128        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.020 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[14]/Q
                         net (fo=2, routed)           0.071     2.091    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/Q[14]
    SLICE_X51Y129        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.218     2.218    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X51Y129        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]/C
                         clock pessimism             -0.208     2.010    
    SLICE_X51Y129        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.072    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.181ns (routing 0.603ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.673ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.181     1.181    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X57Y127        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.220 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]/Q
                         net (fo=2, routed)           0.033     1.253    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/Q[7]
    SLICE_X57Y127        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.332     1.332    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X57Y127        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]/C
                         clock pessimism             -0.145     1.187    
    SLICE_X57Y127        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.234    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.222ns (routing 0.603ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.673ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.222     1.222    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X48Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.261 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_reg/Q
                         net (fo=1, routed)           0.033     1.294    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/D[4]
    SLICE_X48Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.377     1.377    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X48Y136        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
                         clock pessimism             -0.149     1.228    
    SLICE_X48Y136        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.275    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      1.962ns (routing 0.996ns, distribution 0.966ns)
  Clock Net Delay (Destination): 2.217ns (routing 1.096ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.962     1.962    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X51Y130        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.020 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.071     2.091    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg_n_7
    SLICE_X51Y131        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.217     2.217    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X51Y131        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[10]/C
                         clock pessimism             -0.208     2.009    
    SLICE_X51Y131        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.071    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.080ns (44.444%)  route 0.100ns (55.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.946ns (routing 0.996ns, distribution 0.950ns)
  Clock Net Delay (Destination): 2.205ns (routing 1.096ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.946     1.946    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X55Y129        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y129        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.004 f  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.076     2.080    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[3]
    SLICE_X54Y129        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     2.102 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[15]_i_1__8/O
                         net (fo=1, routed)           0.024     2.126    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[15]_i_1__8_n_0
    SLICE_X54Y129        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.205     2.205    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X54Y129        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]/C
                         clock pessimism             -0.159     2.046    
    SLICE_X54Y129        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.106    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.229ns (routing 0.603ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.673ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.229     1.229    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X46Y124        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.267 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]/Q
                         net (fo=1, routed)           0.039     1.306    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[7]
    SLICE_X46Y124        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.386     1.386    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X46Y124        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                         clock pessimism             -0.151     1.235    
    SLICE_X46Y124        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.282    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.180ns (routing 0.603ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.673ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.180     1.180    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X59Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.219 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[2]/Q
                         net (fo=2, routed)           0.039     1.258    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/Q[2]
    SLICE_X59Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.330     1.330    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X59Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[1]/C
                         clock pessimism             -0.144     1.186    
    SLICE_X59Y126        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.233    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.225ns (routing 0.603ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.673ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.225     1.225    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X48Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.264 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.039     1.303    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout[3]
    SLICE_X48Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.380     1.380    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X48Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[2]/C
                         clock pessimism             -0.149     1.231    
    SLICE_X48Y126        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.278    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.041ns (28.082%)  route 0.105ns (71.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      1.216ns (routing 0.603ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.673ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.216     1.216    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y121        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.257 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/Q
                         net (fo=1, routed)           0.105     1.362    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][43][15]
    RAMB36_X6Y24         RAMB36E2                                     r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.448     1.448    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y24         RAMB36E2                                     r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.107     1.341    
    RAMB36_X6Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[15])
                                                     -0.005     1.336    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X6Y54   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X6Y54   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y25   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y25   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y24   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y24   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y26   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X6Y26   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X52Y135  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy3_reg_srl4/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X56Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X6Y54   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y25   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y25   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y24   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y26   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y26   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y26   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X6Y54   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X6Y54   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X6Y54   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X6Y54   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X6Y54   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y24   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X6Y54   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X6Y54   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y25   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y25   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y25   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y25   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y24   ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@20.000ns - txoutclk_out[0] rise@16.000ns)
  Data Path Delay:        1.085ns  (logic 0.131ns (12.074%)  route 0.954ns (87.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 21.936 - 20.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 19.083 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.524ns, distribution 1.282ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113    16.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840    19.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    19.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.545    19.707    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y73         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    19.759 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]_i_1__0/O
                         net (fo=67, routed)          0.409    20.168    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.806    21.936    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[0]/C
                         clock pessimism              0.000    21.936    
                         clock uncertainty           -0.161    21.775    
    SLICE_X48Y75         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    21.701    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                         -20.168    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@20.000ns - txoutclk_out[0] rise@16.000ns)
  Data Path Delay:        1.085ns  (logic 0.131ns (12.074%)  route 0.954ns (87.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 21.936 - 20.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 19.083 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.524ns, distribution 1.282ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113    16.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840    19.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    19.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.545    19.707    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y73         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    19.759 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]_i_1__0/O
                         net (fo=67, routed)          0.409    20.168    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.806    21.936    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[10]/C
                         clock pessimism              0.000    21.936    
                         clock uncertainty           -0.161    21.775    
    SLICE_X48Y75         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074    21.701    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                         -20.168    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@20.000ns - txoutclk_out[0] rise@16.000ns)
  Data Path Delay:        1.085ns  (logic 0.131ns (12.074%)  route 0.954ns (87.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 21.936 - 20.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 19.083 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.524ns, distribution 1.282ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113    16.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840    19.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    19.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.545    19.707    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y73         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    19.759 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]_i_1__0/O
                         net (fo=67, routed)          0.409    20.168    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.806    21.936    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[11]/C
                         clock pessimism              0.000    21.936    
                         clock uncertainty           -0.161    21.775    
    SLICE_X48Y75         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    21.701    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[11]
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                         -20.168    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@20.000ns - txoutclk_out[0] rise@16.000ns)
  Data Path Delay:        1.085ns  (logic 0.131ns (12.074%)  route 0.954ns (87.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 21.936 - 20.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 19.083 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.524ns, distribution 1.282ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113    16.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840    19.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    19.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.545    19.707    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y73         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    19.759 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]_i_1__0/O
                         net (fo=67, routed)          0.409    20.168    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.806    21.936    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[13]/C
                         clock pessimism              0.000    21.936    
                         clock uncertainty           -0.161    21.775    
    SLICE_X48Y75         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074    21.701    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[13]
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                         -20.168    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@20.000ns - txoutclk_out[0] rise@16.000ns)
  Data Path Delay:        1.085ns  (logic 0.131ns (12.074%)  route 0.954ns (87.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 21.936 - 20.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 19.083 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.524ns, distribution 1.282ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113    16.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840    19.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    19.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.545    19.707    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y73         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    19.759 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]_i_1__0/O
                         net (fo=67, routed)          0.409    20.168    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.806    21.936    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[1]/C
                         clock pessimism              0.000    21.936    
                         clock uncertainty           -0.161    21.775    
    SLICE_X48Y75         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074    21.701    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                         -20.168    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@20.000ns - txoutclk_out[0] rise@16.000ns)
  Data Path Delay:        1.085ns  (logic 0.131ns (12.074%)  route 0.954ns (87.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 21.936 - 20.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 19.083 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.524ns, distribution 1.282ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113    16.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840    19.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    19.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.545    19.707    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y73         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    19.759 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]_i_1__0/O
                         net (fo=67, routed)          0.409    20.168    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.806    21.936    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[30]/C
                         clock pessimism              0.000    21.936    
                         clock uncertainty           -0.161    21.775    
    SLICE_X48Y75         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074    21.701    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[30]
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                         -20.168    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@20.000ns - txoutclk_out[0] rise@16.000ns)
  Data Path Delay:        1.085ns  (logic 0.131ns (12.074%)  route 0.954ns (87.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 21.936 - 20.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 19.083 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.524ns, distribution 1.282ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113    16.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840    19.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    19.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.545    19.707    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y73         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    19.759 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]_i_1__0/O
                         net (fo=67, routed)          0.409    20.168    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.806    21.936    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[8]/C
                         clock pessimism              0.000    21.936    
                         clock uncertainty           -0.161    21.775    
    SLICE_X48Y75         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    21.701    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[8]
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                         -20.168    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@20.000ns - txoutclk_out[0] rise@16.000ns)
  Data Path Delay:        1.085ns  (logic 0.131ns (12.074%)  route 0.954ns (87.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 21.936 - 20.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 19.083 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.524ns, distribution 1.282ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113    16.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840    19.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    19.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.545    19.707    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y73         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    19.759 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]_i_1__0/O
                         net (fo=67, routed)          0.409    20.168    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data[31]
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.806    21.936    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X48Y75         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[9]/C
                         clock pessimism              0.000    21.936    
                         clock uncertainty           -0.161    21.775    
    SLICE_X48Y75         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    21.701    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         21.701    
                         arrival time                         -20.168    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@20.000ns - txoutclk_out[0] rise@16.000ns)
  Data Path Delay:        1.088ns  (logic 0.179ns (16.452%)  route 0.909ns (83.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 21.943 - 20.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 19.083 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.524ns, distribution 1.289ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113    16.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840    19.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    19.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.386    19.548    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/resetdone_bufg_place
    SLICE_X42Y91         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050    19.598 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt[31]_i_2/O
                         net (fo=33, routed)          0.236    19.834    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt[31]_i_2_n_0
    SLICE_X38Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050    19.884 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt[31]_i_1/O
                         net (fo=16, routed)          0.287    20.171    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt[31]_i_1_n_0
    SLICE_X38Y88         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.813    21.943    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X38Y88         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[16]/C
                         clock pessimism              0.000    21.943    
                         clock uncertainty           -0.161    21.782    
    SLICE_X38Y88         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    21.708    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[16]
  -------------------------------------------------------------------
                         required time                         21.708    
                         arrival time                         -20.171    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@20.000ns - txoutclk_out[0] rise@16.000ns)
  Data Path Delay:        1.055ns  (logic 0.130ns (12.322%)  route 0.925ns (87.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.912ns = ( 21.912 - 20.000 ) 
    Source Clock Delay      (SCD):    3.083ns = ( 19.083 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.840ns (routing 1.566ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.524ns, distribution 1.258ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113    16.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.840    19.083    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    19.162 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.387    19.549    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/resetdone_bufg_place
    SLICE_X42Y91         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    19.600 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata[31]_i_1/O
                         net (fo=32, routed)          0.538    20.138    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata[31]_i_1_n_0
    SLICE_X48Y93         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.782    21.912    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y93         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[0]/C
                         clock pessimism              0.000    21.912    
                         clock uncertainty           -0.161    21.751    
    SLICE_X48Y93         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    21.677    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         21.677    
                         arrival time                         -20.138    
  -------------------------------------------------------------------
                         slack                                  1.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.061ns (25.207%)  route 0.181ns (74.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.854ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.355ns, distribution 0.898ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.557     1.703    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.742 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.165     1.907    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/resetdone_bufg_place
    SLICE_X45Y91         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.929 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_i_1/O
                         net (fo=1, routed)           0.016     1.945    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_i_1_n_0
    SLICE_X45Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.253     1.369    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X45Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_reg/C
                         clock pessimism              0.000     1.369    
                         clock uncertainty            0.161     1.530    
    SLICE_X45Y91         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.576    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/bcnt_rdreq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.061ns (20.000%)  route 0.244ns (80.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.854ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.355ns, distribution 0.912ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.557     1.703    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.742 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.218     1.960    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/resetdone_bufg_place
    SLICE_X40Y91         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     1.982 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/bcnt_rdreq_i_1/O
                         net (fo=1, routed)           0.026     2.008    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/bcnt_rdreq_i_1_n_0
    SLICE_X40Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/bcnt_rdreq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.267     1.383    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X40Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/bcnt_rdreq_reg/C
                         clock pessimism              0.000     1.383    
                         clock uncertainty            0.161     1.544    
    SLICE_X40Y91         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.590    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/bcnt_rdreq_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_rdreq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.075ns (22.866%)  route 0.253ns (77.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.854ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.355ns, distribution 0.922ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.557     1.703    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.742 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.186     1.928    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/resetdone_bufg_place
    SLICE_X41Y91         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     1.942 f  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_rdreq_i_4__0/O
                         net (fo=1, routed)           0.041     1.983    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_rdreq_i_4__0_n_0
    SLICE_X41Y91         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     2.005 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_rdreq_i_1/O
                         net (fo=1, routed)           0.026     2.031    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_rdreq_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_rdreq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.277     1.393    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X41Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_rdreq_reg/C
                         clock pessimism              0.000     1.393    
                         clock uncertainty            0.161     1.554    
    SLICE_X41Y91         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.600    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_rdreq_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_wr_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.039ns (15.058%)  route 0.220ns (84.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.379ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.854ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.355ns, distribution 0.908ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.557     1.703    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.742 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.220     1.962    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/resetdone_bufg_place
    SLICE_X43Y92         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_wr_state_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.263     1.379    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X43Y92         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_wr_state_reg[3]/C
                         clock pessimism              0.000     1.379    
                         clock uncertainty            0.161     1.540    
    SLICE_X43Y92         FDRE (Hold_HFF_SLICEM_C_R)
                                                     -0.010     1.530    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/rx_wr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/s_axis_tready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.061ns (17.183%)  route 0.294ns (82.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.854ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.355ns, distribution 0.909ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.557     1.703    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.742 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.270     2.012    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y73         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     2.034 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/s_axis_tready_i_1/O
                         net (fo=1, routed)           0.024     2.058    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/s_axis_tready_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/s_axis_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.264     1.380    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X49Y73         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/s_axis_tready_reg/C
                         clock pessimism              0.000     1.380    
                         clock uncertainty            0.161     1.541    
    SLICE_X49Y73         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.587    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.039ns (11.642%)  route 0.296ns (88.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.854ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.355ns, distribution 0.913ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.557     1.703    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.742 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.296     2.038    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y74         FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[0]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.268     1.384    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X49Y74         FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[0]/C
                         clock pessimism              0.000     1.384    
                         clock uncertainty            0.161     1.545    
    SLICE_X49Y74         FDSE (Hold_CFF2_SLICEM_C_S)
                                                     -0.010     1.535    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.039ns (11.642%)  route 0.296ns (88.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.854ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.355ns, distribution 0.913ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.557     1.703    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.742 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.296     2.038    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y74         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.268     1.384    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X49Y74         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[1]/C
                         clock pessimism              0.000     1.384    
                         clock uncertainty            0.161     1.545    
    SLICE_X49Y74         FDRE (Hold_DFF_SLICEM_C_R)
                                                     -0.010     1.535    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.039ns (11.642%)  route 0.296ns (88.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.854ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.355ns, distribution 0.913ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.557     1.703    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.742 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.296     2.038    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/resetdone_bufg_place
    SLICE_X49Y74         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.268     1.384    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/dclk
    SLICE_X49Y74         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[2]/C
                         clock pessimism              0.000     1.384    
                         clock uncertainty            0.161     1.545    
    SLICE_X49Y74         FDRE (Hold_DFF2_SLICEM_C_R)
                                                     -0.010     1.535    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_wr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.053ns (14.521%)  route 0.312ns (85.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.854ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.355ns, distribution 0.905ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.557     1.703    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.742 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.237     1.979    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/resetdone_bufg_place
    SLICE_X38Y91         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     1.993 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt[15]_i_1__0/O
                         net (fo=16, routed)          0.075     2.068    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt[15]_i_1__0_n_0
    SLICE_X38Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.260     1.376    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X38Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[14]/C
                         clock pessimism              0.000     1.376    
                         clock uncertainty            0.161     1.537    
    SLICE_X38Y91         FDRE (Hold_AFF_SLICEL_C_R)
                                                     -0.010     1.527    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.053ns (14.521%)  route 0.312ns (85.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.557ns (routing 0.854ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.355ns, distribution 0.905ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.557     1.703    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/userclk2
    SLICE_X44Y98         FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.742 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=92, routed)          0.237     1.979    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/resetdone_bufg_place
    SLICE_X38Y91         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.014     1.993 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt[15]_i_1__0/O
                         net (fo=16, routed)          0.075     2.068    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt[15]_i_1__0_n_0
    SLICE_X38Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.260     1.376    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X38Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[1]/C
                         clock pessimism              0.000     1.376    
                         clock uncertainty            0.161     1.537    
    SLICE_X38Y91         FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.010     1.527    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/tx_bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
From Clock:  ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.590ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.590ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.435ns  (logic 0.081ns (18.621%)  route 0.354ns (81.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X57Y140        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.354     0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X57Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y140        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  9.590    

Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.363ns  (logic 0.078ns (21.488%)  route 0.285ns (78.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y141                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y141        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.285     0.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X56Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y141        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.355ns  (logic 0.076ns (21.408%)  route 0.279ns (78.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X53Y140        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.279     0.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X53Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y140        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.355ns  (logic 0.081ns (22.817%)  route 0.274ns (77.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X48Y146        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.274     0.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X49Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y144        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.350ns  (logic 0.079ns (22.571%)  route 0.271ns (77.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X48Y146        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.271     0.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X49Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y144        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  9.675    

Slack (MET) :             9.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.319ns  (logic 0.076ns (23.824%)  route 0.243ns (76.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X49Y147        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.243     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X49Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y147        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  9.706    

Slack (MET) :             9.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.307ns  (logic 0.078ns (25.407%)  route 0.229ns (74.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X49Y147        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.229     0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X49Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y144        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  9.718    

Slack (MET) :             9.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X57Y140        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.202     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X57Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y140        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  9.744    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@24.000ns - clk_pl_0 rise@20.000ns)
  Data Path Delay:        2.468ns  (logic 0.170ns (6.888%)  route 2.298ns (93.112%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 26.731 - 24.000 ) 
    Source Clock Delay      (SCD):    2.187ns = ( 22.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.579ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.518ns (routing 1.420ns, distribution 1.098ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    20.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    20.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.024    22.187    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X51Y77         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    22.268 f  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           1.303    23.571    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/ram_full_i_reg
    SLICE_X46Y82         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    23.610 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/tx_rd_state[1]_i_2/O
                         net (fo=3, routed)           0.946    24.556    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state26_out
    SLICE_X48Y77         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    24.606 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_i_1/O
                         net (fo=1, routed)           0.049    24.655    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_i_1_n_0
    SLICE_X48Y77         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                     24.000    24.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    24.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    24.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    24.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.518    26.731    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/lclk
    SLICE_X48Y77         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_reg/C
                         clock pessimism              0.000    26.731    
                         clock uncertainty           -0.161    26.570    
    SLICE_X48Y77         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    26.595    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_reg
  -------------------------------------------------------------------
                         required time                         26.595    
                         arrival time                         -24.655    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@24.000ns - clk_pl_0 rise@20.000ns)
  Data Path Delay:        2.332ns  (logic 0.218ns (9.348%)  route 2.114ns (90.652%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 26.745 - 24.000 ) 
    Source Clock Delay      (SCD):    2.187ns = ( 22.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.579ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.420ns, distribution 1.112ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    20.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    20.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.024    22.187    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X51Y77         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    22.268 f  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           1.303    23.571    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/ram_full_i_reg
    SLICE_X46Y82         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    23.610 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/tx_rd_state[1]_i_2/O
                         net (fo=3, routed)           0.795    24.405    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state26_out
    SLICE_X47Y79         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098    24.503 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state[1]_i_1/O
                         net (fo=1, routed)           0.016    24.519    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state[1]
    SLICE_X47Y79         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                     24.000    24.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    24.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    24.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    24.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.532    26.745    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/lclk
    SLICE_X47Y79         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[1]/C
                         clock pessimism              0.000    26.745    
                         clock uncertainty           -0.161    26.584    
    SLICE_X47Y79         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    26.609    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.609    
                         arrival time                         -24.519    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@24.000ns - clk_pl_0 rise@20.000ns)
  Data Path Delay:        2.329ns  (logic 0.216ns (9.274%)  route 2.113ns (90.726%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 26.745 - 24.000 ) 
    Source Clock Delay      (SCD):    2.187ns = ( 22.187 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.579ns, distribution 1.445ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.420ns, distribution 1.112ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    20.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    20.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.024    22.187    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X51Y77         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    22.268 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           1.303    23.571    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/ram_full_i_reg
    SLICE_X46Y82         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    23.610 f  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/tx_rd_state[1]_i_2/O
                         net (fo=3, routed)           0.795    24.405    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state26_out
    SLICE_X47Y79         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096    24.501 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state[0]_i_1/O
                         net (fo=1, routed)           0.015    24.516    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state[0]
    SLICE_X47Y79         FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                     24.000    24.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    24.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    24.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    24.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.532    26.745    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/lclk
    SLICE_X47Y79         FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[0]/C
                         clock pessimism              0.000    26.745    
                         clock uncertainty           -0.161    26.584    
    SLICE_X47Y79         FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    26.609    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.609    
                         arrival time                         -24.516    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             19.635ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77                                      0.000     0.000 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X50Y77         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.311     0.390    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X50Y77         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X50Y77         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    20.025    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 19.635    

Slack (MET) :             19.639ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.386ns  (logic 0.078ns (20.207%)  route 0.308ns (79.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99                                      0.000     0.000 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X40Y99         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.308     0.386    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X40Y98         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y98         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    20.025    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                 19.639    

Slack (MET) :             19.664ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.361ns  (logic 0.079ns (21.884%)  route 0.282ns (78.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99                                      0.000     0.000 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y99         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.282     0.361    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X40Y98         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y98         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    20.025    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                 19.664    

Slack (MET) :             19.678ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.347ns  (logic 0.080ns (23.055%)  route 0.267ns (76.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98                                      0.000     0.000 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.267     0.347    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X46Y99         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X46Y99         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    20.025    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                 19.678    

Slack (MET) :             19.690ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.335ns  (logic 0.078ns (23.284%)  route 0.257ns (76.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99                                      0.000     0.000 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y99         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.257     0.335    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y98         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y98         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    20.025    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                 19.690    

Slack (MET) :             19.700ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.325ns  (logic 0.079ns (24.308%)  route 0.246ns (75.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73                                      0.000     0.000 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y73         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.246     0.325    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X51Y73         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y73         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    20.025    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                 19.700    

Slack (MET) :             19.711ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.314ns  (logic 0.076ns (24.204%)  route 0.238ns (75.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99                                      0.000     0.000 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X40Y99         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.238     0.314    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y99         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y99         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    20.025    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 19.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.136ns (8.591%)  route 1.447ns (91.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.524ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.845ns (routing 1.566ns, distribution 1.279ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.796     1.926    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X51Y77         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.986 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.896     2.882    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/ram_full_i_reg
    SLICE_X46Y82         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.905 f  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/tx_rd_state[1]_i_2/O
                         net (fo=3, routed)           0.542     3.447    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state26_out
    SLICE_X47Y79         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.053     3.500 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state[0]_i_1/O
                         net (fo=1, routed)           0.009     3.509    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state[0]
    SLICE_X47Y79         FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.845     3.088    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/lclk
    SLICE_X47Y79         FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[0]/C
                         clock pessimism              0.000     3.088    
                         clock uncertainty            0.161     3.249    
    SLICE_X47Y79         FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.311    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.136ns (8.591%)  route 1.447ns (91.409%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.524ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.845ns (routing 1.566ns, distribution 1.279ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.796     1.926    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X51Y77         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.986 f  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.896     2.882    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/ram_full_i_reg
    SLICE_X46Y82         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.905 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/tx_rd_state[1]_i_2/O
                         net (fo=3, routed)           0.542     3.447    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state26_out
    SLICE_X47Y79         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.053     3.500 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state[1]_i_1/O
                         net (fo=1, routed)           0.009     3.509    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state[1]
    SLICE_X47Y79         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.845     3.088    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/lclk
    SLICE_X47Y79         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[1]/C
                         clock pessimism              0.000     3.088    
                         clock uncertainty            0.161     3.249    
    SLICE_X47Y79         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.311    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.311    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.077ns (6.250%)  route 1.155ns (93.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.116ns (routing 0.316ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.953ns, distribution 0.786ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.116     1.209    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X51Y77         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.249 f  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.668     1.917    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/ram_full_i_reg
    SLICE_X46Y82         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.932 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/tx_rd_state[1]_i_2/O
                         net (fo=3, routed)           0.471     2.403    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/tx_rd_state26_out
    SLICE_X48Y77         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.425 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_i_1/O
                         net (fo=1, routed)           0.016     2.441    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_i_1_n_0
    SLICE_X48Y77         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.739     1.906    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/lclk
    SLICE_X48Y77         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_reg/C
                         clock pessimism              0.000     1.906    
                         clock uncertainty            0.161     2.067    
    SLICE_X48Y77         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.113    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_TX/rx_bcnt_rdreq_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
From Clock:  userclk_out
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        6.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.079ns (3.581%)  route 2.127ns (96.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.214ns (routing 0.952ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.647ns (routing 1.420ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.214     2.457    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y311        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y311        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.536 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           2.127     4.663    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X90Y244        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.647    10.860    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X90Y244        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.000    10.860    
                         clock uncertainty           -0.046    10.814    
    SLICE_X90Y244        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    10.839    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.079ns (3.757%)  route 2.024ns (96.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 10.803 - 8.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.218ns (routing 0.952ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.420ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.218     2.461    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y177        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.540 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           2.024     4.564    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.590    10.803    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.000    10.803    
                         clock uncertainty           -0.046    10.757    
    SLICE_X86Y177        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    10.782    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.079ns (3.807%)  route 1.996ns (96.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 10.820 - 8.000 ) 
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 0.952ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.607ns (routing 1.420ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.246     2.489    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X95Y178        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y178        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.568 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           1.996     4.564    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.607    10.820    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism              0.000    10.820    
                         clock uncertainty           -0.046    10.774    
    SLICE_X91Y169        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.799    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.079ns (3.980%)  route 1.906ns (96.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 10.815 - 8.000 ) 
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.256ns (routing 0.952ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.420ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.256     2.499    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y168        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.578 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           1.906     4.484    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.602    10.815    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.000    10.815    
                         clock uncertainty           -0.046    10.769    
    SLICE_X91Y168        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    10.794    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.078ns (3.888%)  route 1.928ns (96.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 10.820 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 0.952ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.607ns (routing 1.420ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.236     2.479    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X90Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y176        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.557 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           1.928     4.485    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.607    10.820    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism              0.000    10.820    
                         clock uncertainty           -0.046    10.774    
    SLICE_X91Y169        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.799    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.081ns (4.087%)  route 1.901ns (95.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 10.820 - 8.000 ) 
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 0.952ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.607ns (routing 1.420ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.246     2.489    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X95Y178        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y178        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.570 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           1.901     4.471    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.607    10.820    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism              0.000    10.820    
                         clock uncertainty           -0.046    10.774    
    SLICE_X91Y169        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    10.799    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.079ns (3.966%)  route 1.913ns (96.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 10.803 - 8.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.218ns (routing 0.952ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.420ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.218     2.461    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y177        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.540 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           1.913     4.453    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.590    10.803    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism              0.000    10.803    
                         clock uncertainty           -0.046    10.757    
    SLICE_X86Y177        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    10.782    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.079ns (4.008%)  route 1.892ns (95.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 10.814 - 8.000 ) 
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.237ns (routing 0.952ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.420ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.237     2.480    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y169        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.559 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           1.892     4.451    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X94Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.601    10.814    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X94Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism              0.000    10.814    
                         clock uncertainty           -0.046    10.768    
    SLICE_X94Y169        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    10.793    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         10.793    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.076ns (3.893%)  route 1.876ns (96.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 10.820 - 8.000 ) 
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.236ns (routing 0.952ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.607ns (routing 1.420ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.236     2.479    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X91Y173        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y173        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.555 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           1.876     4.431    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.607    10.820    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism              0.000    10.820    
                         clock uncertainty           -0.046    10.774    
    SLICE_X91Y169        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    10.799    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         10.799    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.081ns (4.195%)  route 1.850ns (95.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 10.803 - 8.000 ) 
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.218ns (routing 0.952ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.420ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          2.218     2.461    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.542 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           1.850     4.392    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.590    10.803    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X86Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism              0.000    10.803    
                         clock uncertainty           -0.046    10.757    
    SLICE_X86Y177        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    10.782    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  6.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.060ns (5.786%)  route 0.977ns (94.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.862ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.906ns (routing 1.566ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.989     2.202    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X90Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y179        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.262 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.977     3.239    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X88Y171        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.906     3.149    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X88Y171        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism              0.000     3.149    
    SLICE_X88Y171        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.209    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.060ns (5.698%)  route 0.993ns (94.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.991ns (routing 0.862ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.906ns (routing 1.566ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.991     2.204    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X91Y173        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y173        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.264 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.993     3.257    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X88Y171        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.906     3.149    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X88Y171        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism              0.000     3.149    
    SLICE_X88Y171        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.211    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.057ns (5.403%)  route 0.998ns (94.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.862ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.912ns (routing 1.566ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.998     2.211    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y168        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.268 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.998     3.266    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.912     3.155    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.000     3.155    
    SLICE_X91Y169        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.215    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.058ns (5.137%)  route 1.071ns (94.863%))
  Logic Levels:           0  
  Clock Path Skew:        1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.975ns (routing 0.862ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.952ns (routing 1.566ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.975     2.188    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y316        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y316        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.246 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.071     3.317    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X90Y237        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.952     3.195    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X90Y237        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.000     3.195    
    SLICE_X90Y237        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.255    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         -3.255    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.060ns (5.505%)  route 1.030ns (94.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.862ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.906ns (routing 1.566ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.989     2.202    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X90Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y179        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.262 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           1.030     3.292    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X88Y171        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.906     3.149    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X88Y171        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism              0.000     3.149    
    SLICE_X88Y171        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.209    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.058ns (5.169%)  route 1.064ns (94.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.862ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.912ns (routing 1.566ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.999     2.212    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X95Y178        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y178        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.270 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           1.064     3.334    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.912     3.155    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism              0.000     3.155    
    SLICE_X91Y169        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.217    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.058ns (5.151%)  route 1.068ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.862ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.912ns (routing 1.566ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.998     2.211    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.269 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.068     3.337    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.912     3.155    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y169        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.000     3.155    
    SLICE_X91Y169        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.215    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.060ns (5.333%)  route 1.065ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.998ns (routing 0.862ns, distribution 1.136ns)
  Clock Net Delay (Destination): 2.903ns (routing 1.566ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.998     2.211    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y168        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.271 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           1.065     3.336    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.903     3.146    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y168        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism              0.000     3.146    
    SLICE_X91Y168        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.206    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.060ns (5.098%)  route 1.117ns (94.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.989ns (routing 0.862ns, distribution 1.127ns)
  Clock Net Delay (Destination): 2.906ns (routing 1.566ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.989     2.202    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X90Y179        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y179        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.262 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           1.117     3.379    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X88Y171        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.906     3.149    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X88Y171        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.000     3.149    
    SLICE_X88Y171        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     3.211    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.057ns (4.798%)  route 1.131ns (95.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.991ns (routing 0.862ns, distribution 1.129ns)
  Clock Net Delay (Destination): 2.906ns (routing 1.566ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.991     2.204    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X91Y173        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y173        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.261 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           1.131     3.392    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X88Y171        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.906     3.149    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X88Y171        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism              0.000     3.149    
    SLICE_X88Y171        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.209    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  userclk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.997ns  (logic 0.078ns (7.823%)  route 0.919ns (92.177%))
  Logic Levels:           0  
  Clock Path Skew:        -1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.193ns = ( 18.193 - 16.000 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 11.199 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.566ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.862ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.956    11.199    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y242        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y242        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    11.277 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.919    12.196    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X94Y307        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.980    18.193    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y307        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.000    18.193    
                         clock uncertainty           -0.046    18.147    
    SLICE_X94Y307        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    18.172    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         18.172    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.960ns  (logic 0.078ns (8.125%)  route 0.882ns (91.875%))
  Logic Levels:           0  
  Clock Path Skew:        -1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 18.196 - 16.000 ) 
    Source Clock Delay      (SCD):    3.210ns = ( 11.210 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.967ns (routing 1.566ns, distribution 1.401ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.862ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.967    11.210    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y244        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y244        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    11.288 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.882    12.170    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X94Y312        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.983    18.196    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y312        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.000    18.196    
                         clock uncertainty           -0.046    18.150    
    SLICE_X94Y312        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    18.175    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         18.175    
                         arrival time                         -12.170    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.945ns  (logic 0.077ns (8.148%)  route 0.868ns (91.852%))
  Logic Levels:           0  
  Clock Path Skew:        -1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 18.196 - 16.000 ) 
    Source Clock Delay      (SCD):    3.210ns = ( 11.210 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.967ns (routing 1.566ns, distribution 1.401ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.862ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.967    11.210    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y244        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y244        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    11.287 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.868    12.155    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X94Y312        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.983    18.196    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y312        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.000    18.196    
                         clock uncertainty           -0.046    18.150    
    SLICE_X94Y312        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    18.175    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         18.175    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.925ns  (logic 0.078ns (8.432%)  route 0.847ns (91.568%))
  Logic Levels:           0  
  Clock Path Skew:        -1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 18.198 - 16.000 ) 
    Source Clock Delay      (SCD):    3.210ns = ( 11.210 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.967ns (routing 1.566ns, distribution 1.401ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.862ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.967    11.210    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y244        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y244        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    11.288 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.847    12.135    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X94Y312        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.985    18.198    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y312        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.000    18.198    
                         clock uncertainty           -0.046    18.152    
    SLICE_X94Y312        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    18.177    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         18.177    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.899ns  (logic 0.077ns (8.565%)  route 0.822ns (91.435%))
  Logic Levels:           0  
  Clock Path Skew:        -1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 18.192 - 16.000 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 11.199 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.566ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.862ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.956    11.199    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X91Y242        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y242        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    11.276 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.822    12.098    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X94Y308        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.979    18.192    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y308        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.000    18.192    
                         clock uncertainty           -0.046    18.146    
    SLICE_X94Y308        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    18.171    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         18.171    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.882ns  (logic 0.079ns (8.957%)  route 0.803ns (91.043%))
  Logic Levels:           0  
  Clock Path Skew:        -1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 18.196 - 16.000 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 11.199 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.566ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.862ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.956    11.199    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X92Y244        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y244        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    11.278 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.803    12.081    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X94Y312        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.983    18.196    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y312        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.000    18.196    
                         clock uncertainty           -0.046    18.150    
    SLICE_X94Y312        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    18.175    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         18.175    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.859ns  (logic 0.079ns (9.197%)  route 0.780ns (90.803%))
  Logic Levels:           0  
  Clock Path Skew:        -1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 18.196 - 16.000 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 11.199 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.566ns, distribution 1.390ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.862ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.956    11.199    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X92Y244        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y244        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    11.278 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.780    12.058    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X94Y312        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.983    18.196    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y312        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.000    18.196    
                         clock uncertainty           -0.046    18.150    
    SLICE_X94Y312        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    18.175    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         18.175    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.795ns  (logic 0.077ns (9.686%)  route 0.718ns (90.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 18.189 - 16.000 ) 
    Source Clock Delay      (SCD):    3.181ns = ( 11.181 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.938ns (routing 1.566ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.862ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.938    11.181    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X93Y266        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y266        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    11.258 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.718    11.976    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X94Y314        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.976    18.189    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y314        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism              0.000    18.189    
                         clock uncertainty           -0.046    18.143    
    SLICE_X94Y314        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    18.168    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         18.168    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.779ns  (logic 0.079ns (10.141%)  route 0.700ns (89.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 18.189 - 16.000 ) 
    Source Clock Delay      (SCD):    3.169ns = ( 11.169 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.926ns (routing 1.566ns, distribution 1.360ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.862ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.926    11.169    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X92Y266        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    11.248 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.700    11.948    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X94Y314        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.976    18.189    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y314        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.000    18.189    
                         clock uncertainty           -0.046    18.143    
    SLICE_X94Y314        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    18.168    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         18.168    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.755ns  (logic 0.078ns (10.331%)  route 0.677ns (89.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 18.189 - 16.000 ) 
    Source Clock Delay      (SCD):    3.181ns = ( 11.181 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.938ns (routing 1.566ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.862ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.938    11.181    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X93Y266        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y266        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    11.259 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.677    11.936    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X94Y314        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000    16.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099    16.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.976    18.189    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X94Y314        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.000    18.189    
                         clock uncertainty           -0.046    18.143    
    SLICE_X94Y314        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    18.168    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         18.168    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  6.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.854ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.582ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.587     1.733    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X89Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y177        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.772 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.064     1.836    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X90Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.392     1.559    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X90Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism              0.000     1.559    
    SLICE_X90Y177        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.606    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.854ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.582ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.593     1.739    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X89Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y170        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.779 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.066     1.845    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X90Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.389     1.556    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X90Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.000     1.556    
    SLICE_X90Y170        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.603    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.854ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.582ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.593     1.739    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X89Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.778 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.076     1.854    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X90Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.389     1.556    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X90Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism              0.000     1.556    
    SLICE_X90Y170        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.602    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.854ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.582ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.587     1.733    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y176        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.773 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.083     1.856    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.389     1.556    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.000     1.556    
    SLICE_X89Y176        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.603    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.040ns (30.534%)  route 0.091ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.854ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.582ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.587     1.733    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y176        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.773 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.091     1.864    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.389     1.556    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.000     1.556    
    SLICE_X89Y176        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.603    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.040ns (31.746%)  route 0.086ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.854ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.582ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.593     1.739    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X89Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y170        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.779 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.086     1.865    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X90Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.389     1.556    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X90Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.000     1.556    
    SLICE_X90Y170        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.603    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.630%)  route 0.095ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.854ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.582ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.587     1.733    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y176        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.773 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.095     1.868    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.389     1.556    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.000     1.556    
    SLICE_X89Y176        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.602    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.854ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.582ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.587     1.733    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.772 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.096     1.868    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X89Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.389     1.556    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X89Y177        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.000     1.556    
    SLICE_X89Y177        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.602    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.854ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.582ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.593     1.739    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X89Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y170        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.778 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.098     1.876    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X90Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.389     1.556    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X90Y170        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.000     1.556    
    SLICE_X90Y170        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.602    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.854ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.582ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.587     1.733    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y176        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.772 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.105     1.877    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y73        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk_bufg_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=70, routed)          1.389     1.556    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X89Y176        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.000     1.556    
    SLICE_X89Y176        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.602    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.275    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]

Setup :            0  Failing Endpoints,  Worst Slack        8.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.180ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.081ns (5.506%)  route 1.390ns (94.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 11.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.014ns (routing 0.579ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.996ns, distribution 0.968ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.014     2.177    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y95         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.258 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[20]/Q
                         net (fo=4, routed)           1.390     3.648    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[20]
    SLICE_X51Y120        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.964    11.964    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y120        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.000    11.964    
                         clock uncertainty           -0.161    11.803    
    SLICE_X51Y120        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    11.828    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                  8.180    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.079ns (5.683%)  route 1.311ns (94.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 11.983 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.579ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.996ns, distribution 0.987ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.008     2.171    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X45Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.250 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_reg/Q
                         net (fo=6, routed)           1.311     3.561    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe7[0]
    SLICE_X49Y130        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.983    11.983    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y130        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8/CLK
                         clock pessimism              0.000    11.983    
                         clock uncertainty           -0.161    11.822    
    SLICE_X49Y130        SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.057    11.765    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][55]_srl8
  -------------------------------------------------------------------
                         required time                         11.765    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.221ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.079ns (5.700%)  route 1.307ns (94.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 11.953 - 10.000 ) 
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.579ns, distribution 1.468ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.996ns, distribution 0.957ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.047     2.210    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X42Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.289 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tvalid_reg/Q
                         net (fo=6, routed)           1.307     3.596    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe8[0]
    SLICE_X52Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.953    11.953    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X52Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.953    
                         clock uncertainty           -0.161    11.792    
    SLICE_X52Y126        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.817    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.817    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  8.221    

Slack (MET) :             8.239ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.081ns (6.045%)  route 1.259ns (93.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 11.906 - 10.000 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.579ns, distribution 1.449ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.996ns, distribution 0.910ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.028     2.191    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y96         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.272 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[6]/Q
                         net (fo=4, routed)           1.259     3.531    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[6]
    SLICE_X52Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.906    11.906    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X52Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    11.906    
                         clock uncertainty           -0.161    11.745    
    SLICE_X52Y117        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.770    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.770    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  8.239    

Slack (MET) :             8.259ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.079ns (5.852%)  route 1.271ns (94.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 11.916 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.008ns (routing 0.579ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.996ns, distribution 0.920ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.008     2.171    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X45Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.250 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tlast_reg/Q
                         net (fo=6, routed)           1.271     3.521    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[0]
    SLICE_X48Y118        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.916    11.916    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X48Y118        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.916    
                         clock uncertainty           -0.161    11.755    
    SLICE_X48Y118        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.780    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.780    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                  8.259    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.081ns (6.197%)  route 1.226ns (93.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 11.906 - 10.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.579ns, distribution 1.454ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.996ns, distribution 0.910ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.033     2.196    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y96         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.277 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[5]/Q
                         net (fo=4, routed)           1.226     3.503    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[5]
    SLICE_X52Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.906    11.906    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X52Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000    11.906    
                         clock uncertainty           -0.161    11.745    
    SLICE_X52Y117        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.770    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.770    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.276ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.079ns (6.086%)  route 1.219ns (93.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 11.906 - 10.000 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.033ns (routing 0.579ns, distribution 1.454ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.996ns, distribution 0.910ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.033     2.196    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y96         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.275 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[4]/Q
                         net (fo=4, routed)           1.219     3.494    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[4]
    SLICE_X52Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.906    11.906    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X52Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000    11.906    
                         clock uncertainty           -0.161    11.745    
    SLICE_X52Y117        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.770    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.770    
                         arrival time                          -3.494    
  -------------------------------------------------------------------
                         slack                                  8.276    

Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.079ns (6.091%)  route 1.218ns (93.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 11.985 - 10.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 0.579ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.996ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.002     2.165    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y94         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.244 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[11]/Q
                         net (fo=4, routed)           1.218     3.462    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe5[11]
    SLICE_X49Y120        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.985    11.985    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y120        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism              0.000    11.985    
                         clock uncertainty           -0.161    11.824    
    SLICE_X49Y120        SRL16E (Setup_G5LUT_SLICEM_CLK_D)
                                                     -0.082    11.742    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.081ns (6.231%)  route 1.219ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 11.985 - 10.000 ) 
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.014ns (routing 0.579ns, distribution 1.435ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.996ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.014     2.177    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y95         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.258 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[20]/Q
                         net (fo=4, routed)           1.219     3.477    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe5[20]
    SLICE_X49Y121        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.985    11.985    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y121        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism              0.000    11.985    
                         clock uncertainty           -0.161    11.824    
    SLICE_X49Y121        SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.057    11.767    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                         11.767    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                  8.290    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.078ns (6.103%)  route 1.200ns (93.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 11.985 - 10.000 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.579ns, distribution 1.431ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.996ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.010     2.173    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X49Y94         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.251 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[15]/Q
                         net (fo=4, routed)           1.200     3.451    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe5[15]
    SLICE_X49Y121        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.985    11.985    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y121        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.000    11.985    
                         clock uncertainty           -0.161    11.824    
    SLICE_X49Y121        SRL16E (Setup_C6LUT_SLICEM_CLK_D)
                                                     -0.060    11.764    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  8.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.059ns (10.155%)  route 0.522ns (89.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.524ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.790     1.920    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y95         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.979 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[19]/Q
                         net (fo=4, routed)           0.522     2.501    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[19]
    SLICE_X51Y120        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y120        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/C
                         clock pessimism              0.000     2.215    
                         clock uncertainty            0.161     2.376    
    SLICE_X51Y120        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.436    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.039ns (9.242%)  route 0.383ns (90.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.104ns (routing 0.316ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.673ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.104     1.197    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y93         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.236 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[0]/Q
                         net (fo=4, routed)           0.383     1.619    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[0]
    SLICE_X52Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.333     1.333    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X52Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.333    
                         clock uncertainty            0.161     1.494    
    SLICE_X52Y117        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.540    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.039ns (9.420%)  route 0.375ns (90.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.113ns (routing 0.316ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.673ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.113     1.206    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y95         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.245 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[3]/Q
                         net (fo=4, routed)           0.375     1.620    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[3]
    SLICE_X52Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.333     1.333    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X52Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000     1.333    
                         clock uncertainty            0.161     1.494    
    SLICE_X52Y117        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.540    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.059ns (9.784%)  route 0.544ns (90.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.524ns, distribution 1.260ns)
  Clock Net Delay (Destination): 2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.784     1.914    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y94         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.973 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[26]/Q
                         net (fo=4, routed)           0.544     2.517    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[26]
    SLICE_X51Y120        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y120        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/C
                         clock pessimism              0.000     2.215    
                         clock uncertainty            0.161     2.376    
    SLICE_X51Y120        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.436    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.059ns (10.225%)  route 0.518ns (89.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.524ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.229ns (routing 1.096ns, distribution 1.133ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.790     1.920    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y95         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.979 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[17]/Q
                         net (fo=4, routed)           0.518     2.497    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe5[17]
    SLICE_X49Y121        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.229     2.229    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y121        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism              0.000     2.229    
                         clock uncertainty            0.161     2.390    
    SLICE_X49Y121        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     2.416    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tkeep_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.058ns (10.985%)  route 0.470ns (89.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.803ns (routing 0.524ns, distribution 1.279ns)
  Clock Net Delay (Destination): 2.155ns (routing 1.096ns, distribution 1.059ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.803     1.933    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X40Y91         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tkeep_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.991 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tkeep_reg[1]/Q
                         net (fo=4, routed)           0.470     2.461    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[1]
    SLICE_X48Y118        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.155     2.155    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X48Y118        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.161     2.316    
    SLICE_X48Y118        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.378    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.039ns (8.228%)  route 0.435ns (91.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.116ns (routing 0.316ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.673ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.116     1.209    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y96         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.248 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[7]/Q
                         net (fo=4, routed)           0.435     1.683    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe5[7]
    SLICE_X49Y120        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.392     1.392    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y120        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.000     1.392    
                         clock uncertainty            0.161     1.553    
    SLICE_X49Y120        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.046     1.599    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.041ns (8.524%)  route 0.440ns (91.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.105ns (routing 0.316ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.673ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.105     1.198    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y94         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.239 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[27]/Q
                         net (fo=4, routed)           0.440     1.679    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe5[27]
    SLICE_X49Y121        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.392     1.392    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y121        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8/CLK
                         clock pessimism              0.000     1.392    
                         clock uncertainty            0.161     1.553    
    SLICE_X49Y121        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.039     1.592    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][46]_srl8
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.058ns (9.370%)  route 0.561ns (90.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.524ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.215ns (routing 1.096ns, distribution 1.119ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.790     1.920    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y95         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.978 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[18]/Q
                         net (fo=4, routed)           0.561     2.539    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[18]
    SLICE_X51Y120        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.215     2.215    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y120        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism              0.000     2.215    
                         clock uncertainty            0.161     2.376    
    SLICE_X51Y120        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.438    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.058ns (9.221%)  route 0.571ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.524ns, distribution 1.260ns)
  Clock Net Delay (Destination): 2.220ns (routing 1.096ns, distribution 1.124ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.784     1.914    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/dclk
    SLICE_X48Y94         FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.972 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/DFIFO_BRIDGE_RX/m_axis_tdata_reg[11]/Q
                         net (fo=4, routed)           0.571     2.543    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[11]
    SLICE_X51Y120        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.220     2.220    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X51Y120        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.000     2.220    
                         clock uncertainty            0.161     2.381    
    SLICE_X51Y120        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.441    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]

Setup :            0  Failing Endpoints,  Worst Slack       49.639ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.386ns  (logic 0.078ns (20.207%)  route 0.308ns (79.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X49Y147        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.308     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X49Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X49Y147        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                 49.639    

Slack (MET) :             49.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.358ns  (logic 0.077ns (21.508%)  route 0.281ns (78.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X49Y147        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.281     0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X49Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X49Y147        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                 49.667    

Slack (MET) :             49.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.344ns  (logic 0.077ns (22.384%)  route 0.267ns (77.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X49Y147        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.267     0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X50Y147        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                 49.681    

Slack (MET) :             49.686ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.339ns  (logic 0.078ns (23.009%)  route 0.261ns (76.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X49Y147        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.261     0.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X50Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X50Y147        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 49.686    

Slack (MET) :             49.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.294ns  (logic 0.078ns (26.531%)  route 0.216ns (73.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X53Y140        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.216     0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X53Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X53Y140        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                 49.731    

Slack (MET) :             49.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.286ns  (logic 0.079ns (27.622%)  route 0.207ns (72.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X57Y140        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.207     0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X57Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X57Y140        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                 49.739    

Slack (MET) :             49.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.284ns  (logic 0.081ns (28.521%)  route 0.203ns (71.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X54Y139        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.203     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X54Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X54Y140        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                 49.741    

Slack (MET) :             49.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.282ns  (logic 0.077ns (27.305%)  route 0.205ns (72.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y140                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X53Y140        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.205     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X53Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X53Y140        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                 49.743    





---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.476ns  (logic 0.079ns (16.597%)  route 0.397ns (83.403%))
  Logic Levels:           0  
  Clock Path Skew:        -1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    3.079ns = ( 11.079 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.836ns (routing 1.566ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.996ns, distribution 0.986ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.836    11.079    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/lclk
    SLICE_X45Y117        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    11.158 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[6]/Q
                         net (fo=3, routed)           0.397    11.555    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe0[6]
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.982    11.982    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.000    11.982    
                         clock uncertainty           -0.046    11.936    
    SLICE_X49Y131        SRL16E (Setup_G6LUT_SLICEM_CLK_D)
                                                     -0.067    11.869    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.446ns  (logic 0.078ns (17.489%)  route 0.368ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        -1.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns = ( 11.071 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.828ns (routing 1.566ns, distribution 1.262ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.996ns, distribution 0.986ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.828    11.071    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/lclk
    SLICE_X49Y119        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    11.149 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[3]/Q
                         net (fo=3, routed)           0.368    11.517    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe0[3]
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.982    11.982    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
                         clock pessimism              0.000    11.982    
                         clock uncertainty           -0.046    11.936    
    SLICE_X49Y131        SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.060    11.876    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                         11.876    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.451ns  (logic 0.076ns (16.851%)  route 0.375ns (83.149%))
  Logic Levels:           0  
  Clock Path Skew:        -1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 11.985 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 11.027 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 1.566ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.996ns, distribution 0.989ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.784    11.027    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X55Y120        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076    11.103 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/Q
                         net (fo=5, routed)           0.375    11.478    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe3[0]
    SLICE_X49Y120        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.985    11.985    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y120        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.000    11.985    
                         clock uncertainty           -0.046    11.939    
    SLICE_X49Y120        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.061    11.878    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         11.878    
                         arrival time                         -11.478    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.403ns  (logic 0.077ns (19.107%)  route 0.326ns (80.893%))
  Logic Levels:           0  
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 11.059 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.816ns (routing 1.566ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.996ns, distribution 0.986ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.816    11.059    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/lclk
    SLICE_X49Y113        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    11.136 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[7]/Q
                         net (fo=3, routed)           0.326    11.462    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe0[7]
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.982    11.982    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.000    11.982    
                         clock uncertainty           -0.046    11.936    
    SLICE_X49Y131        SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.057    11.879    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         11.879    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.391ns  (logic 0.078ns (19.949%)  route 0.313ns (80.051%))
  Logic Levels:           0  
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 11.059 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.816ns (routing 1.566ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.996ns, distribution 0.986ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.816    11.059    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/lclk
    SLICE_X49Y113        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    11.137 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[4]/Q
                         net (fo=3, routed)           0.313    11.450    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe0[4]
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.982    11.982    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.000    11.982    
                         clock uncertainty           -0.046    11.936    
    SLICE_X49Y131        SRL16E (Setup_E6LUT_SLICEM_CLK_D)
                                                     -0.063    11.873    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                         11.873    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.417ns  (logic 0.079ns (18.945%)  route 0.338ns (81.055%))
  Logic Levels:           0  
  Clock Path Skew:        -1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 11.031 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.788ns (routing 1.566ns, distribution 1.222ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.996ns, distribution 0.986ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.788    11.031    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/lclk
    SLICE_X51Y125        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    11.110 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[1]/Q
                         net (fo=3, routed)           0.338    11.448    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe0[1]
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.982    11.982    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism              0.000    11.982    
                         clock uncertainty           -0.046    11.936    
    SLICE_X49Y131        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.061    11.875    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.408ns  (logic 0.080ns (19.608%)  route 0.328ns (80.392%))
  Logic Levels:           0  
  Clock Path Skew:        -1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 11.018 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.775ns (routing 1.566ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.996ns, distribution 0.986ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.775    11.018    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X54Y127        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080    11.098 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/Q
                         net (fo=3, routed)           0.328    11.426    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe2[3]
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.982    11.982    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.000    11.982    
                         clock uncertainty           -0.046    11.936    
    SLICE_X49Y131        SRL16E (Setup_E5LUT_SLICEM_CLK_D)
                                                     -0.077    11.859    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.424ns  (logic 0.115ns (27.123%)  route 0.309ns (72.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 11.018 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.775ns (routing 1.566ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.996ns, distribution 0.903ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.775    11.018    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X54Y127        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080    11.098 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/Q
                         net (fo=3, routed)           0.259    11.357    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe2[4]
    SLICE_X54Y119        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035    11.392 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probeDelay1[4]_i_1__0/O
                         net (fo=1, routed)           0.050    11.442    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[4]
    SLICE_X54Y119        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.899    11.899    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X54Y119        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000    11.899    
                         clock uncertainty           -0.046    11.853    
    SLICE_X54Y119        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.878    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.878    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.473ns  (logic 0.114ns (24.101%)  route 0.359ns (75.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 11.039 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.566ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.996ns, distribution 0.976ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.796    11.039    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/lclk
    SLICE_X49Y133        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    11.116 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[0]/Q
                         net (fo=3, routed)           0.304    11.420    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X43Y131        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037    11.457 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.055    11.512    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X43Y131        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.972    11.972    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y131        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.972    
                         clock uncertainty           -0.046    11.926    
    SLICE_X43Y131        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.951    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.403ns  (logic 0.080ns (19.851%)  route 0.323ns (80.149%))
  Logic Levels:           0  
  Clock Path Skew:        -1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 11.982 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 11.018 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.775ns (routing 1.566ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.996ns, distribution 0.986ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     8.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     8.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.775    11.018    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X54Y127        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080    11.098 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[4]/Q
                         net (fo=3, routed)           0.323    11.421    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe2[4]
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.982    11.982    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.000    11.982    
                         clock uncertainty           -0.046    11.936    
    SLICE_X49Y131        SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.074    11.862    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                         -11.421    
  -------------------------------------------------------------------
                         slack                                  0.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.062ns (47.328%)  route 0.069ns (52.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.854ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.673ns, distribution 0.697ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.525     1.671    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X54Y127        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.711 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[3]/Q
                         net (fo=3, routed)           0.051     1.762    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe2[3]
    SLICE_X54Y128        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.784 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probeDelay1[3]_i_1__0/O
                         net (fo=1, routed)           0.018     1.802    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X54Y128        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.370     1.370    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X54Y128        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000     1.370    
                         clock uncertainty            0.046     1.416    
    SLICE_X54Y128        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.462    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.234%)  route 0.073ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.536ns (routing 0.854ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.673ns, distribution 0.717ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.536     1.682    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/lclk
    SLICE_X49Y133        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y133        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.720 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[2]/Q
                         net (fo=3, routed)           0.073     1.793    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe0[2]
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.390     1.390    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism              0.000     1.390    
                         clock uncertainty            0.046     1.436    
    SLICE_X49Y131        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.016     1.452    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.037ns (28.682%)  route 0.092ns (71.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.854ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.673ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.528     1.674    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X55Y120        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.711 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/Q
                         net (fo=5, routed)           0.092     1.803    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[0]
    SLICE_X55Y121        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.359     1.359    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y121        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.359    
                         clock uncertainty            0.046     1.405    
    SLICE_X55Y121        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.452    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.053ns (37.589%)  route 0.088ns (62.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.854ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.673ns, distribution 0.688ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.525     1.671    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X54Y127        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.710 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[1]/Q
                         net (fo=3, routed)           0.073     1.783    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe2[1]
    SLICE_X54Y126        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.797 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probeDelay1[1]_i_1__0/O
                         net (fo=1, routed)           0.015     1.812    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X54Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.361     1.361    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X54Y126        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000     1.361    
                         clock uncertainty            0.046     1.407    
    SLICE_X54Y126        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.453    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.041ns (20.500%)  route 0.159ns (79.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.854ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.673ns, distribution 0.717ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.525     1.671    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X54Y127        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.712 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[6]/Q
                         net (fo=3, routed)           0.159     1.871    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe2[6]
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.390     1.390    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.000     1.390    
                         clock uncertainty            0.046     1.436    
    SLICE_X49Y131        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.062     1.498    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.052ns (49.057%)  route 0.054ns (50.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.548ns (routing 0.854ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.673ns, distribution 0.661ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.548     1.694    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/lclk
    SLICE_X49Y113        FDSE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.732 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[7]/Q
                         net (fo=3, routed)           0.030     1.762    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe0[7]
    SLICE_X49Y113        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     1.776 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.024     1.800    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X49Y113        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.334     1.334    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X49Y113        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     1.334    
                         clock uncertainty            0.046     1.380    
    SLICE_X49Y113        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.426    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.034%)  route 0.138ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.535ns (routing 0.854ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.673ns, distribution 0.717ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.535     1.681    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X50Y123        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.720 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[2]/Q
                         net (fo=3, routed)           0.138     1.858    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe2[2]
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.390     1.390    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism              0.000     1.390    
                         clock uncertainty            0.046     1.436    
    SLICE_X49Y131        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     1.482    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.061ns (58.654%)  route 0.043ns (41.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.558ns (routing 0.854ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.673ns, distribution 0.666ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.558     1.704    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/lclk
    SLICE_X45Y117        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.743 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd_reg[6]/Q
                         net (fo=3, routed)           0.027     1.770    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe0[6]
    SLICE_X45Y117        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.792 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.016     1.808    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[6]
    SLICE_X45Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.339     1.339    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X45Y117        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     1.339    
                         clock uncertainty            0.046     1.385    
    SLICE_X45Y117        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.431    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.059ns (50.427%)  route 0.058ns (49.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.549ns (routing 0.854ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.337ns (routing 0.673ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.549     1.695    ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/lclk
    SLICE_X48Y115        FDRE                                         r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.734 r  ps_emio_eth_1g_i/AXIS_LMAC_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_tx_en_reg/Q
                         net (fo=7, routed)           0.051     1.785    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X48Y114        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.020     1.805 r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__0/O
                         net (fo=1, routed)           0.007     1.812    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X48Y114        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.337     1.337    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X48Y114        FDRE                                         r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.337    
                         clock uncertainty            0.046     1.383    
    SLICE_X48Y114        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.430    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.854ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.673ns, distribution 0.717ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.533     1.679    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X51Y126        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.718 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXD_reg[5]/Q
                         net (fo=3, routed)           0.144     1.862    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/probe2[5]
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.390     1.390    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/clk
    SLICE_X49Y131        SRL16E                                       r  ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.000     1.390    
                         clock uncertainty            0.046     1.436    
    SLICE_X49Y131        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.039     1.475    ps_emio_eth_1g_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       18.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.831ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.079ns (9.261%)  route 0.774ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.579ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.524ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.134     2.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.376 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.774     3.150    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X92Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.904    22.034    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X92Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[13]/C
                         clock pessimism              0.175    22.209    
                         clock uncertainty           -0.161    22.047    
    SLICE_X92Y176        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    21.981    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[13]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 18.831    

Slack (MET) :             18.831ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.079ns (9.261%)  route 0.774ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.579ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.524ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.134     2.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.376 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.774     3.150    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X92Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.904    22.034    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X92Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[14]/C
                         clock pessimism              0.175    22.209    
                         clock uncertainty           -0.161    22.047    
    SLICE_X92Y176        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    21.981    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[14]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 18.831    

Slack (MET) :             18.831ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.079ns (9.261%)  route 0.774ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.579ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.524ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.134     2.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.376 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.774     3.150    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X92Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.904    22.034    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X92Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[15]/C
                         clock pessimism              0.175    22.209    
                         clock uncertainty           -0.161    22.047    
    SLICE_X92Y176        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    21.981    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[15]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 18.831    

Slack (MET) :             18.831ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.079ns (9.261%)  route 0.774ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.579ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.524ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.134     2.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.376 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.774     3.150    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X92Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.904    22.034    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X92Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[1]/C
                         clock pessimism              0.175    22.209    
                         clock uncertainty           -0.161    22.047    
    SLICE_X92Y176        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    21.981    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[1]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 18.831    

Slack (MET) :             18.831ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.079ns (9.261%)  route 0.774ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.579ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.524ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.134     2.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.376 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.774     3.150    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X92Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.904    22.034    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X92Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[2]/C
                         clock pessimism              0.175    22.209    
                         clock uncertainty           -0.161    22.047    
    SLICE_X92Y176        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    21.981    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[2]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 18.831    

Slack (MET) :             18.831ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.079ns (9.261%)  route 0.774ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.579ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.524ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.134     2.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.376 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.774     3.150    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X92Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.904    22.034    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X92Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[5]/C
                         clock pessimism              0.175    22.209    
                         clock uncertainty           -0.161    22.047    
    SLICE_X92Y176        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    21.981    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[5]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 18.831    

Slack (MET) :             18.831ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.079ns (9.261%)  route 0.774ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.579ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.524ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.134     2.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.376 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.774     3.150    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X92Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.904    22.034    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X92Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[6]/C
                         clock pessimism              0.175    22.209    
                         clock uncertainty           -0.161    22.047    
    SLICE_X92Y176        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    21.981    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[6]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 18.831    

Slack (MET) :             18.831ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.079ns (9.261%)  route 0.774ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.579ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.524ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.134     2.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.376 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.774     3.150    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X92Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.904    22.034    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X92Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[7]/C
                         clock pessimism              0.175    22.209    
                         clock uncertainty           -0.161    22.047    
    SLICE_X92Y176        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    21.981    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[7]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                 18.831    

Slack (MET) :             18.852ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.079ns (9.495%)  route 0.753ns (90.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 22.034 - 20.000 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.579ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.524ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.134     2.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.376 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.753     3.129    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X91Y179        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.904    22.034    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X91Y179        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[3]/C
                         clock pessimism              0.175    22.209    
                         clock uncertainty           -0.161    22.047    
    SLICE_X91Y179        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    21.981    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[3]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 18.852    

Slack (MET) :             18.961ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.079ns (10.867%)  route 0.648ns (89.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 22.038 - 20.000 ) 
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.134ns (routing 0.579ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.524ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       2.134     2.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.376 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.648     3.024    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X91Y174        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    20.105    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.130 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.908    22.038    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X91Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[0]/C
                         clock pessimism              0.175    22.213    
                         clock uncertainty           -0.161    22.051    
    SLICE_X91Y174        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    21.985    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[0]
  -------------------------------------------------------------------
                         required time                         21.985    
                         arrival time                          -3.024    
  -------------------------------------------------------------------
                         slack                                 18.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.177ns (routing 0.316ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.355ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.177     1.270    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X91Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y172        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.309 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.133     1.442    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X89Y172        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.308     1.424    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X89Y172        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg/C
                         clock pessimism             -0.118     1.306    
    SLICE_X89Y172        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.286    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.177ns (routing 0.316ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.355ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.177     1.270    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X91Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y172        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.309 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.133     1.442    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X89Y172        FDPE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.308     1.424    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X89Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                         clock pessimism             -0.118     1.306    
    SLICE_X89Y172        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.286    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.177ns (routing 0.316ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.355ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.177     1.270    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X91Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y172        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.309 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.133     1.442    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X89Y172        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.308     1.424    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X89Y172        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]/C
                         clock pessimism             -0.118     1.306    
    SLICE_X89Y172        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.286    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.177ns (routing 0.316ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.355ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.177     1.270    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X91Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y172        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.309 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.133     1.442    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X89Y172        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.304     1.420    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X89Y172        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                         clock pessimism             -0.118     1.302    
    SLICE_X89Y172        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.282    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.177ns (routing 0.316ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.355ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.177     1.270    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X91Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y172        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.309 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.133     1.442    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X89Y172        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.304     1.420    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X89Y172        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]/C
                         clock pessimism             -0.118     1.302    
    SLICE_X89Y172        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.282    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.177ns (routing 0.316ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.355ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.177     1.270    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X91Y172        FDRE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y172        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.309 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.133     1.442    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/AS[0]
    SLICE_X89Y172        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.304     1.420    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X89Y172        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/C
                         clock pessimism             -0.118     1.302    
    SLICE_X89Y172        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.282    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.039ns (15.000%)  route 0.221ns (85.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.172ns (routing 0.316ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.355ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.172     1.265    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.304 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.221     1.525    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X94Y173        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.324     1.440    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X94Y173        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[4]/C
                         clock pessimism             -0.118     1.322    
    SLICE_X94Y173        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.302    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.039ns (15.000%)  route 0.221ns (85.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.172ns (routing 0.316ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.355ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.172     1.265    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.304 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.221     1.525    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X94Y173        FDPE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.324     1.440    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X94Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[0]/C
                         clock pessimism             -0.118     1.322    
    SLICE_X94Y173        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     1.302    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.039ns (15.000%)  route 0.221ns (85.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.172ns (routing 0.316ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.355ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.172     1.265    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.304 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.221     1.525    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X94Y173        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.324     1.440    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X94Y173        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[3]/C
                         clock pessimism             -0.118     1.322    
    SLICE_X94Y173        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.302    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/den_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.039ns (14.607%)  route 0.228ns (85.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.172ns (routing 0.316ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.355ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.172     1.265    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/drpclk_in[0]
    SLICE_X95Y172        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.304 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.228     1.532    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/SR[0]
    SLICE_X93Y173        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/den_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  ps_emio_eth_1g_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=12536, routed)       1.328     1.444    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drpclk_in[0]
    SLICE_X93Y173        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/den_reg/C
                         clock pessimism             -0.118     1.326    
    SLICE_X93Y173        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.306    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/den_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.302ns (16.731%)  route 1.503ns (83.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 52.500 - 50.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.658ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.599ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.569     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.304     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X83Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     7.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.149     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y94         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     7.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.050     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X60Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.322    52.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.186    56.686    
                         clock uncertainty           -0.035    56.651    
    SLICE_X60Y140        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    56.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.585    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                 47.906    

Slack (MET) :             47.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.302ns (16.731%)  route 1.503ns (83.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 52.500 - 50.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.658ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.599ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.569     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.304     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X83Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     7.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.149     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y94         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     7.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.050     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X60Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.322    52.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.186    56.686    
                         clock uncertainty           -0.035    56.651    
    SLICE_X60Y140        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    56.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.585    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                 47.906    

Slack (MET) :             47.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.302ns (16.731%)  route 1.503ns (83.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 52.500 - 50.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.658ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.599ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.569     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.304     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X83Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     7.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.149     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y94         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     7.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.050     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X60Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.322    52.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.186    56.686    
                         clock uncertainty           -0.035    56.651    
    SLICE_X60Y140        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    56.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.585    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                 47.906    

Slack (MET) :             47.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.302ns (16.731%)  route 1.503ns (83.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 52.500 - 50.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.658ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.599ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.569     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.304     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X83Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     7.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.149     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y94         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     7.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.050     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X60Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.322    52.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.186    56.686    
                         clock uncertainty           -0.035    56.651    
    SLICE_X60Y140        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    56.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.585    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                 47.906    

Slack (MET) :             47.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.302ns (16.731%)  route 1.503ns (83.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 52.500 - 50.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.658ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.599ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.569     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.304     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X83Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     7.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.149     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y94         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     7.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.050     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X60Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.322    52.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.186    56.686    
                         clock uncertainty           -0.035    56.651    
    SLICE_X60Y140        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    56.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.585    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                 47.906    

Slack (MET) :             47.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.302ns (16.731%)  route 1.503ns (83.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 52.500 - 50.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.658ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.599ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.569     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.304     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X83Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     7.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.149     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y94         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     7.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.050     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X60Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.322    52.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.186    56.686    
                         clock uncertainty           -0.035    56.651    
    SLICE_X60Y140        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    56.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.585    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                 47.906    

Slack (MET) :             47.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.302ns (16.731%)  route 1.503ns (83.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns = ( 52.500 - 50.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.658ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.599ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.569     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.304     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X83Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     7.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.149     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y94         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     7.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.050     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X60Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.322    52.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.186    56.686    
                         clock uncertainty           -0.035    56.651    
    SLICE_X60Y140        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    56.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.585    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                 47.906    

Slack (MET) :             47.950ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.302ns (17.159%)  route 1.458ns (82.841%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 52.499 - 50.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.658ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.599ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.569     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.304     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X83Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     7.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.149     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y94         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     7.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     8.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X60Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.321    52.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.186    56.685    
                         clock uncertainty           -0.035    56.650    
    SLICE_X60Y141        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    56.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.584    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                 47.950    

Slack (MET) :             47.950ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.302ns (17.159%)  route 1.458ns (82.841%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 52.499 - 50.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.658ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.599ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.569     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.304     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X83Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     7.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.149     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y94         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     7.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     8.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X60Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.321    52.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.186    56.685    
                         clock uncertainty           -0.035    56.650    
    SLICE_X60Y141        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    56.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.584    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                 47.950    

Slack (MET) :             47.950ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.302ns (17.159%)  route 1.458ns (82.841%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 52.499 - 50.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.569ns (routing 0.658ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.599ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.977     5.277    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.569     6.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.304     7.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X83Y93         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     7.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.149     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X81Y94         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     7.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     8.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X60Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.689    51.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.321    52.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X60Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.186    56.685    
                         clock uncertainty           -0.035    56.650    
    SLICE_X60Y141        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    56.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.584    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                 47.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.869ns (routing 0.358ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.396ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.869     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.983     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.070     1.925    
    SLICE_X49Y145        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.869ns (routing 0.358ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.396ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.869     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y145        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.983     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -4.070     1.925    
    SLICE_X49Y145        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.869ns (routing 0.358ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.396ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.869     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.983     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -4.070     1.925    
    SLICE_X49Y145        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.869ns (routing 0.358ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.396ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.869     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.102     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.983     5.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -4.070     1.925    
    SLICE_X49Y145        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.993ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.869ns (routing 0.358ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.396ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.869     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y145        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.981     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.070     1.923    
    SLICE_X49Y145        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.993ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.869ns (routing 0.358ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.396ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.869     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.981     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.070     1.923    
    SLICE_X49Y145        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.993ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.869ns (routing 0.358ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.396ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.869     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.981     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.070     1.923    
    SLICE_X49Y145        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.993ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.869ns (routing 0.358ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.396ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.869     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.981     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.070     1.923    
    SLICE_X49Y145        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.993ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.869ns (routing 0.358ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.396ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.869     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.981     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.070     1.923    
    SLICE_X49Y145        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.993ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.869ns (routing 0.358ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.396ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.523     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.869     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y145        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.101     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X49Y145        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.693     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.981     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.070     1.923    
    SLICE_X49Y145        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.076ns (15.574%)  route 0.412ns (84.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 1.242ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.124ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.072     2.072    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.148 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.412     2.560    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y175        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.836     9.836    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.203    10.039    
                         clock uncertainty           -0.046     9.992    
    SLICE_X87Y175        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     9.926    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.076ns (15.574%)  route 0.412ns (84.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 1.242ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.124ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.072     2.072    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.148 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.412     2.560    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y175        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.836     9.836    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.203    10.039    
                         clock uncertainty           -0.046     9.992    
    SLICE_X87Y175        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     9.926    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.076ns (15.574%)  route 0.412ns (84.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 1.242ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.124ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.072     2.072    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.148 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.412     2.560    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y175        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.836     9.836    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.203    10.039    
                         clock uncertainty           -0.046     9.992    
    SLICE_X87Y175        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     9.926    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.076ns (15.574%)  route 0.412ns (84.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 9.836 - 8.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 1.242ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.124ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.072     2.072    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.148 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.412     2.560    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y175        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.836     9.836    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.203    10.039    
                         clock uncertainty           -0.046     9.992    
    SLICE_X87Y175        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     9.926    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.076ns (15.670%)  route 0.409ns (84.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 9.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 1.242ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.835ns (routing 1.124ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.072     2.072    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.148 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.409     2.557    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y175        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.835     9.835    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.203    10.038    
                         clock uncertainty           -0.046     9.991    
    SLICE_X87Y175        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     9.925    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.076ns (15.670%)  route 0.409ns (84.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 9.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 1.242ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.835ns (routing 1.124ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.072     2.072    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.148 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.409     2.557    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y175        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.835     9.835    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.203    10.038    
                         clock uncertainty           -0.046     9.991    
    SLICE_X87Y175        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     9.925    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.076ns (15.670%)  route 0.409ns (84.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 9.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 1.242ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.835ns (routing 1.124ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.072     2.072    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.148 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.409     2.557    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y175        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.835     9.835    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.203    10.038    
                         clock uncertainty           -0.046     9.991    
    SLICE_X87Y175        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     9.925    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.076ns (15.670%)  route 0.409ns (84.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 9.835 - 8.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 1.242ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.835ns (routing 1.124ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.072     2.072    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.148 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.409     2.557    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y175        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.835     9.835    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y175        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.203    10.038    
                         clock uncertainty           -0.046     9.991    
    SLICE_X87Y175        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     9.925    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.076ns (20.106%)  route 0.302ns (79.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 9.831 - 8.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 1.242ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.831ns (routing 1.124ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.072     2.072    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.148 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.302     2.450    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.831     9.831    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.203    10.034    
                         clock uncertainty           -0.046     9.987    
    SLICE_X87Y176        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     9.921    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.076ns (20.106%)  route 0.302ns (79.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 9.831 - 8.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 1.242ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.831ns (routing 1.124ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          2.072     2.072    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.148 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.302     2.450    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.831     9.831    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.203    10.034    
                         clock uncertainty           -0.046     9.987    
    SLICE_X87Y176        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     9.921    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  7.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.038ns (26.027%)  route 0.108ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.766ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.108     1.286    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y174        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.299     1.299    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.138     1.161    
    SLICE_X87Y174        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.141    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.038ns (26.027%)  route 0.108ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.766ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.108     1.286    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y174        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.299     1.299    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.138     1.161    
    SLICE_X87Y174        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.141    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.038ns (26.027%)  route 0.108ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.766ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.108     1.286    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y174        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.299     1.299    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.138     1.161    
    SLICE_X87Y174        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.141    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.038ns (26.027%)  route 0.108ns (73.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.766ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.108     1.286    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y174        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.299     1.299    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.138     1.161    
    SLICE_X87Y174        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.141    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.766ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.107     1.285    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y174        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.297     1.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.138     1.159    
    SLICE_X87Y174        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.139    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.766ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.107     1.285    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y174        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.297     1.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.138     1.159    
    SLICE_X87Y174        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.139    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.766ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.107     1.285    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y174        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.297     1.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.138     1.159    
    SLICE_X87Y174        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.139    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.766ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.107     1.285    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y174        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.297     1.297    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y174        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.138     1.159    
    SLICE_X87Y174        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.139    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.038ns (22.222%)  route 0.133ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.766ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.133     1.311    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.295     1.295    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.138     1.157    
    SLICE_X87Y176        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.137    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.038ns (22.222%)  route 0.133ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.140ns (routing 0.680ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.766ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.140     1.140    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X87Y173        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y173        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.133     1.311    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X87Y176        FDCE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y84        BUFG_GT                      0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.295     1.295    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X87Y176        FDCE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.138     1.157    
    SLICE_X87Y176        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.137    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]
  To Clock:  ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]

Setup :            0  Failing Endpoints,  Worst Slack        8.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.230ns (26.807%)  route 0.628ns (73.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 11.935 - 10.000 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.199ns (routing 1.096ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.996ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.199     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y142        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.309     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X53Y142        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.738 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319     3.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X53Y139        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.935    11.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.208    12.143    
                         clock uncertainty           -0.035    12.107    
    SLICE_X53Y139        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    12.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  8.984    

Slack (MET) :             8.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.230ns (26.807%)  route 0.628ns (73.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 11.935 - 10.000 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.199ns (routing 1.096ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.996ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.199     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y142        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.309     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X53Y142        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.738 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319     3.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X53Y139        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.935    11.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.208    12.143    
                         clock uncertainty           -0.035    12.107    
    SLICE_X53Y139        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    12.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  8.984    

Slack (MET) :             9.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.230ns (27.251%)  route 0.614ns (72.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns = ( 11.938 - 10.000 ) 
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.199ns (routing 1.096ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.996ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.199     2.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y142        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.277 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.309     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X53Y142        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.738 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.305     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X53Y141        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.938    11.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.208    12.146    
                         clock uncertainty           -0.035    12.110    
    SLICE_X53Y141        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    12.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.044    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  9.001    

Slack (MET) :             9.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.079ns (9.875%)  route 0.721ns (90.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 11.943 - 10.000 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.096ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.996ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.187     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.721     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.943    11.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.208    12.151    
                         clock uncertainty           -0.035    12.115    
    SLICE_X54Y142        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    12.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  9.062    

Slack (MET) :             9.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.079ns (9.875%)  route 0.721ns (90.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 11.943 - 10.000 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.096ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.996ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.187     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.721     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.943    11.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.208    12.151    
                         clock uncertainty           -0.035    12.115    
    SLICE_X54Y142        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  9.062    

Slack (MET) :             9.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.079ns (9.875%)  route 0.721ns (90.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 11.943 - 10.000 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.096ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.996ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.187     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.721     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.943    11.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.208    12.151    
                         clock uncertainty           -0.035    12.115    
    SLICE_X54Y142        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    12.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  9.062    

Slack (MET) :             9.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.079ns (9.875%)  route 0.721ns (90.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 11.943 - 10.000 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.096ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.996ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.187     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.721     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X54Y142        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.943    11.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X54Y142        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.208    12.151    
                         clock uncertainty           -0.035    12.115    
    SLICE_X54Y142        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    12.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  9.062    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.079ns (13.597%)  route 0.502ns (86.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 11.932 - 10.000 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.096ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.996ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.187     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.502     2.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.932    11.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.160    12.092    
                         clock uncertainty           -0.035    12.056    
    SLICE_X55Y144        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.079ns (13.597%)  route 0.502ns (86.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 11.932 - 10.000 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.096ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.996ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.187     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.502     2.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.932    11.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.160    12.092    
                         clock uncertainty           -0.035    12.056    
    SLICE_X55Y144        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@10.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.079ns (13.597%)  route 0.502ns (86.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 11.932 - 10.000 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 1.096ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.996ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        2.187     2.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X54Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.502     2.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X55Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                     10.000    10.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000    10.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.932    11.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.160    12.092    
                         clock uncertainty           -0.035    12.056    
    SLICE_X55Y144        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                  9.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.199ns (routing 0.603ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.673ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.199     1.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.355     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.105     1.250    
    SLICE_X55Y140        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.199ns (routing 0.603ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.673ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.199     1.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y140        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.355     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y140        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.105     1.250    
    SLICE_X55Y140        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.199ns (routing 0.603ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.673ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.199     1.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.355     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.105     1.250    
    SLICE_X55Y140        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.676%)  route 0.110ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.199ns (routing 0.603ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.673ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.199     1.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.355     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.105     1.250    
    SLICE_X55Y140        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.199ns (routing 0.603ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.673ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.199     1.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y140        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y140        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.105     1.248    
    SLICE_X55Y140        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.199ns (routing 0.603ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.673ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.199     1.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.105     1.248    
    SLICE_X55Y140        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.199ns (routing 0.603ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.673ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.199     1.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.105     1.248    
    SLICE_X55Y140        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.199ns (routing 0.603ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.673ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.199     1.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.105     1.248    
    SLICE_X55Y140        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.199ns (routing 0.603ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.673ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.199     1.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.105     1.248    
    SLICE_X55Y140        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns - ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      1.199ns (routing 0.603ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.673ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.199     1.199    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.109     1.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X55Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ps_emio_eth_1g_i/util_ds_buf_1/U0/BUFG_O[0] rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X1Y3     BUFGCE                       0.000     0.000 r  ps_emio_eth_1g_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
    X2Y1 (CLOCK_ROOT)    net (fo=2283, routed)        1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.105     1.248    
    SLICE_X55Y140        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        7.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.080ns (13.889%)  route 0.496ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 10.792 - 8.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.844ns (routing 1.566ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.420ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.844     3.087    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X85Y157        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y157        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.167 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.496     3.663    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/reset_out
    SLICE_X86Y156        FDPE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.579    10.792    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/userclk2
    SLICE_X86Y156        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.245    11.037    
                         clock uncertainty           -0.046    10.991    
    SLICE_X86Y156        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066    10.925    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.080ns (13.889%)  route 0.496ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 10.792 - 8.000 ) 
    Source Clock Delay      (SCD):    3.087ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.844ns (routing 1.566ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.579ns (routing 1.420ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.844     3.087    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X85Y157        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y157        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.167 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.496     3.663    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/reset_out
    SLICE_X86Y156        FDPE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     8.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     8.099    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        2.579    10.792    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/userclk2
    SLICE_X86Y156        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.245    11.037    
                         clock uncertainty           -0.046    10.991    
    SLICE_X86Y156        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066    10.925    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                  7.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.039ns (14.079%)  route 0.238ns (85.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.562ns (routing 0.854ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.953ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.562     1.708    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X85Y157        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y157        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.747 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.238     1.985    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/reset_out
    SLICE_X86Y156        FDPE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.770     1.937    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/userclk2
    SLICE_X86Y156        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.162     1.775    
    SLICE_X86Y156        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.755    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.039ns (14.079%)  route 0.238ns (85.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.562ns (routing 0.854ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.953ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.073     0.073    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.562     1.708    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X85Y157        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y157        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.747 f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.238     1.985    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/reset_out
    SLICE_X86Y156        FDPE                                         f  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.085     0.085    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y77        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2640, routed)        1.770     1.937    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/userclk2
    SLICE_X86Y156        FDPE                                         r  ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.162     1.775    
    SLICE_X86Y156        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.755    ps_emio_eth_1g_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.230    





