# uart.v
uart for verilog based on https://github.com/pConst/basic_verilog
