vsssege16:
    config: 
      - check ISA:=regex(.*V.*)
    opcode: 
      vssseg2e16.v: 0
      vssseg3e16.v: 0
      vssseg4e16.v: 0
      vssseg5e16.v: 0
      vssseg6e16.v: 0
      vssseg7e16.v: 0
      vssseg8e16.v: 0
    rs1: 
      <<: *all_regs_cropped
    rd: 
      <<: *v_regs
    val_comb:
        'imm_val > 0': 0
        'imm_val < 0': 0
        'imm_val == 0': 0
        'imm_val == 4100': 0
        'imm_val == -4100': 0
        'walking_ones("imm_val", 16)': 0
        'ea_align == 0': 0
        'ea_align == 2': 0
        'ea_align == 0 and (imm_val % 4) == 0': 0
        'ea_align == 0 and (imm_val % 4) == 2': 0
        'ea_align == 2 and (imm_val % 4) == 0': 0
        'ea_align == 2 and (imm_val % 4) == 2': 0