

================================================================
== Vitis HLS Report for 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch'
================================================================
* Date:           Wed Jul 31 17:00:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln277_for_each_q_patch  |      130|      130|         3|          1|          1|   129|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%q_patch = alloca i32 1"   --->   Operation 6 'alloca' 'q_patch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln277_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln277"   --->   Operation 7 'read' 'sext_ln277_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln277_cast = sext i59 %sext_ln277_read"   --->   Operation 8 'sext' 'sext_ln277_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout4, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_40, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %attn_softmax_info_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %q_patch"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%q_patch_1 = load i8 %q_patch" [Deit_cpp/src/attention.cpp:277]   --->   Operation 13 'load' 'q_patch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%icmp_ln277 = icmp_eq  i8 %q_patch_1, i8 129" [Deit_cpp/src/attention.cpp:277]   --->   Operation 14 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln277 = add i8 %q_patch_1, i8 1" [Deit_cpp/src/attention.cpp:277]   --->   Operation 15 'add' 'add_ln277' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %for.inc.split, void %for.end.exitStub" [Deit_cpp/src/attention.cpp:277]   --->   Operation 16 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln277 = store i8 %add_ln277, i8 %q_patch" [Deit_cpp/src/attention.cpp:277]   --->   Operation 17 'store' 'store_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%inout4_addr = getelementptr i256 %inout4, i64 %sext_ln277_cast" [Deit_cpp/src/attention.cpp:277]   --->   Operation 18 'getelementptr' 'inout4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.83ns)   --->   "%attn_softmax_info_stream_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %attn_softmax_info_stream" [Deit_cpp/src/attention.cpp:280]   --->   Operation 20 'read' 'attn_softmax_info_stream_read' <Predicate = (!icmp_ln277)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln277)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln279 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:279]   --->   Operation 21 'specpipeline' 'specpipeline_ln279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [Deit_cpp/src/attention.cpp:277]   --->   Operation 22 'specloopname' 'specloopname_ln277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (7.30ns)   --->   "%write_ln280 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %inout4_addr, i256 %attn_softmax_info_stream_read, i32 4294967295" [Deit_cpp/src/attention.cpp:280]   --->   Operation 23 'write' 'write_ln280' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln277 = br void %for.inc" [Deit_cpp/src/attention.cpp:277]   --->   Operation 24 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.28ns
The critical path consists of the following:
	'alloca' operation ('q_patch') [4]  (0 ns)
	'load' operation ('q_patch', Deit_cpp/src/attention.cpp:277) on local variable 'q_patch' [12]  (0 ns)
	'add' operation ('add_ln277', Deit_cpp/src/attention.cpp:277) [16]  (0.765 ns)
	'store' operation ('store_ln277', Deit_cpp/src/attention.cpp:277) of variable 'add_ln277', Deit_cpp/src/attention.cpp:277 on local variable 'q_patch' [23]  (0.427 ns)
	blocking operation 0.084 ns on control path)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo read operation ('attn_softmax_info_stream_read', Deit_cpp/src/attention.cpp:280) on port 'attn_softmax_info_stream' (Deit_cpp/src/attention.cpp:280) [21]  (1.84 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln280', Deit_cpp/src/attention.cpp:280) on port 'inout4' (Deit_cpp/src/attention.cpp:280) [22]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
