#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Mar 20 10:54:26 2017
# Process ID: 1756
# Current directory: W:/ECE532/New1/project_1_1/project_1/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1200 W:\ECE532\New1\project_1_1\project_1\vivado\vivado.xpr
# Log file: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.log
# Journal file: W:/ECE532/New1/project_1_1/project_1/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/ECE532/New1/project_1_1/project_1/vivado/vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/vga_ip/vga_ip.srcs/sources_1/imports/ECE532'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 973.684 ; gain = 311.199
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- utoronto.ca:user:video_in:1.0 - video_in_0
Adding cell -- xilinx.com:ip:microblaze:9.6 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding cell -- utoronto.ca:user:comm:1.0 - comm_0
Adding cell -- utoronto.ca:user:vga_ip:1.0 - vga_ip_0
Adding cell -- xilinx.com:user:IPU_wrapper:1.0 - IPU_wrapper_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1266.527 ; gain = 283.828
ipx::edit_ip_in_project -upgrade true -name video_in_v1_0_project -directory W:/ECE532/New1/project_1_1/project_1/vivado/vivado.tmp/video_in_v1_0_project w:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/vga_ip/vga_ip.srcs/sources_1/imports/ECE532'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project vivado
generate_target Simulation [get_files W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/blk_mem_gen_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/blk_mem_gen_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_DEPTH_A(4) on '/blk_mem_gen_0' with propagated value(2048). Command ignored
CRITICAL WARNING: [BD 41-1343] Reset pin /video_in_0/resetn (associated clock /video_in_0/clk) is connected to reset source /rst_clk_wiz_0_50M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IPU_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
Exporting to file W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1404.449 ; gain = 31.492
export_ip_user_files -of_objects [get_files W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
Generating merged BMM file for the design top 'video_in_tb'...
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-96] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'video_in_tb'...
INFO: [USF-XSim-37] Inspecting design source files for 'video_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sim/sim_1/behav'
"xvlog -m64 --relax -prj video_in_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/sim/design_1_v_vid_in_axi4s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_v_vid_in_axi4s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_7ANRHB
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1W07O72
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IPU_core
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IPU_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_IPU_wrapper_0_1/sim/design_1_IPU_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IPU_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/video_in_v1_0/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/video_in_v1_0/I2C_OV7670_RGB444_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB444_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/video_in_v1_0/pmod_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/video_in_v1_0/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/video_in_v1_0/video_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_video_in_0_1/sim/design_1_video_in_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_video_in_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconcat
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_xlconcat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_static
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_nto1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axi2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_vector2axi
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" into library axi_register_slice_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_9_srl_rtl
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_9_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" into library axi_register_slice_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_9_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_axic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_fifo_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_axic_reg_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_ndeep_srl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_axi_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_addr_arbiter_sasd
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_addr_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_addr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_arbiter_resp
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_crossbar_sasd
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_decerr_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_si_transactor
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_wdata_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_wdata_router
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/comm_v1_0/hdl/comm_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comm_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/comm_v1_0/hdl/comm_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comm_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_comm_0_0/sim/design_1_comm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_comm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/vga_ip_v1_0/vga640x480.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga640x480
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_vga_ip_0_1/sim/design_1_vga_ip_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_vga_ip_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_a_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_axilite_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_r_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_w_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_decerr_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_axi_protocol_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v" into library axi_clock_converter_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_8_axic_sync_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sample_cycle_ratio.v" into library axi_clock_converter_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_8_axic_sample_cycle_ratio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v" into library axi_clock_converter_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_8_axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_a_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_b_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_r_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_w_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_axi_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_axi4lite_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_upsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_axi4lite_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_w_upsizer_pktfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_r_upsizer_pktfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_top
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_ds_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_ds_2
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sim_1/new/video_in_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj video_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/microblaze_v9_6/hdl/microblaze_v9_6_vh_rfs.vhd" into library microblaze_v9_6_1
INFO: [VRFC 10-307] analyzing entity MB_SRL16E
INFO: [VRFC 10-307] analyzing entity MB_SRLC16E
INFO: [VRFC 10-307] analyzing entity MB_LUT1
INFO: [VRFC 10-307] analyzing entity MB_LUT2
INFO: [VRFC 10-307] analyzing entity MB_LUT3
INFO: [VRFC 10-307] analyzing entity MB_LUT4
INFO: [VRFC 10-307] analyzing entity MB_LUT5
INFO: [VRFC 10-307] analyzing entity MB_LUT6
INFO: [VRFC 10-307] analyzing entity MB_LUT6_2
INFO: [VRFC 10-307] analyzing entity MB_MUXCY
INFO: [VRFC 10-307] analyzing entity MB_XORCY
INFO: [VRFC 10-307] analyzing entity MB_AND2B1L
INFO: [VRFC 10-307] analyzing entity MB_OR2L
INFO: [VRFC 10-307] analyzing entity MB_MUXF7
INFO: [VRFC 10-307] analyzing entity MB_MUXF8
INFO: [VRFC 10-307] analyzing entity MB_MUXF9
INFO: [VRFC 10-307] analyzing entity MB_RAM32M
INFO: [VRFC 10-307] analyzing entity MB_RAM16X1D
INFO: [VRFC 10-307] analyzing entity MB_RAM32X1D
INFO: [VRFC 10-307] analyzing entity MB_MULT18X18S
INFO: [VRFC 10-307] analyzing entity MB_FD
INFO: [VRFC 10-307] analyzing entity MB_FDR
INFO: [VRFC 10-307] analyzing entity MB_FDRE
INFO: [VRFC 10-307] analyzing entity MB_FDE
INFO: [VRFC 10-307] analyzing entity MB_FDSE
INFO: [VRFC 10-307] analyzing entity MB_FDS
INFO: [VRFC 10-307] analyzing entity MB_FDRSE
INFO: [VRFC 10-307] analyzing entity MB_MULT_AND
INFO: [VRFC 10-307] analyzing entity MB_RAMB36
INFO: [VRFC 10-307] analyzing entity MB_MUXCY_XORCY
INFO: [VRFC 10-307] analyzing entity MB_DSP48E1
INFO: [VRFC 10-307] analyzing entity mb_sync_bit
INFO: [VRFC 10-307] analyzing entity mb_sync_vec
INFO: [VRFC 10-307] analyzing entity OneHot_Buffer
INFO: [VRFC 10-307] analyzing entity two_piperun_fd
INFO: [VRFC 10-307] analyzing entity mux_bus
INFO: [VRFC 10-307] analyzing entity Parity_Recursive_LUT6
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-307] analyzing entity comparator_bool
INFO: [VRFC 10-307] analyzing entity carry_and
INFO: [VRFC 10-307] analyzing entity carry_and_bs
INFO: [VRFC 10-307] analyzing entity carry_and_bb
INFO: [VRFC 10-307] analyzing entity carry_and_n_bb
INFO: [VRFC 10-307] analyzing entity carry_latch_and_bb
INFO: [VRFC 10-307] analyzing entity carry_latch_and_n_bb
INFO: [VRFC 10-307] analyzing entity carry_or
INFO: [VRFC 10-307] analyzing entity carry_or_bs
INFO: [VRFC 10-307] analyzing entity carry_or_bb
INFO: [VRFC 10-307] analyzing entity carry_or_n_bb
INFO: [VRFC 10-307] analyzing entity carry_equal
INFO: [VRFC 10-307] analyzing entity carry_compare
INFO: [VRFC 10-307] analyzing entity carry_compare_bool
INFO: [VRFC 10-307] analyzing entity carry_compare_mask
INFO: [VRFC 10-307] analyzing entity carry_compare_mask_bool
INFO: [VRFC 10-307] analyzing entity carry_compare_const
INFO: [VRFC 10-307] analyzing entity carry_compare_const_bool
INFO: [VRFC 10-307] analyzing entity Carry_Compare_GE
INFO: [VRFC 10-307] analyzing entity find_first_bit
INFO: [VRFC 10-307] analyzing entity mux4_8
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity vec_mux
INFO: [VRFC 10-307] analyzing entity srl_fifo
INFO: [VRFC 10-307] analyzing entity ALU_Bit
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity MSR_Reg_Bit
INFO: [VRFC 10-307] analyzing entity MSR_Reg
INFO: [VRFC 10-307] analyzing entity msr_reg_gti
INFO: [VRFC 10-307] analyzing entity MSR_Reg_ff
INFO: [VRFC 10-307] analyzing entity dsp_module
INFO: [VRFC 10-307] analyzing entity mul_unit
INFO: [VRFC 10-307] analyzing entity mul_unit_ff
INFO: [VRFC 10-307] analyzing entity Div_unit
INFO: [VRFC 10-307] analyzing entity Div_unit_gti
INFO: [VRFC 10-307] analyzing entity Div_Unit_ff
INFO: [VRFC 10-307] analyzing entity Operand_Select_Bit
INFO: [VRFC 10-307] analyzing entity Operand_Select
INFO: [VRFC 10-307] analyzing entity Operand_Select_gti
INFO: [VRFC 10-307] analyzing entity Operand_Select_ff
INFO: [VRFC 10-307] analyzing entity PC_Bit
INFO: [VRFC 10-307] analyzing entity PC_Module
INFO: [VRFC 10-307] analyzing entity PC_Module_gti
INFO: [VRFC 10-307] analyzing entity PC_Module_ff
INFO: [VRFC 10-307] analyzing entity PreFetch_Buffer
INFO: [VRFC 10-307] analyzing entity PreFetch_Buffer_gti
INFO: [VRFC 10-307] analyzing entity PreFetch_Buffer_ff
INFO: [VRFC 10-307] analyzing entity Register_File_Bit
INFO: [VRFC 10-307] analyzing entity Register_File
INFO: [VRFC 10-307] analyzing entity Register_File_gti
INFO: [VRFC 10-307] analyzing entity count_leading_zeros
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Bit
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Module
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Module_gti
INFO: [VRFC 10-307] analyzing entity Zero_Detect
INFO: [VRFC 10-307] analyzing entity Zero_Detect_gti
INFO: [VRFC 10-307] analyzing entity barrel_shift
INFO: [VRFC 10-307] analyzing entity Barrel_Shifter_gti
INFO: [VRFC 10-307] analyzing entity WB_Mux_Bit
INFO: [VRFC 10-307] analyzing entity WB_Mux
INFO: [VRFC 10-307] analyzing entity WB_Mux_ff
INFO: [VRFC 10-307] analyzing entity Byte_Doublet_Handle
INFO: [VRFC 10-307] analyzing entity Byte_Doublet_Handle_gti
INFO: [VRFC 10-307] analyzing entity Byte_Doublet_Handle_ff
INFO: [VRFC 10-307] analyzing entity Data_Flow_Logic
INFO: [VRFC 10-307] analyzing entity Data_Flow_Logic_ff
INFO: [VRFC 10-307] analyzing entity Streaming_AXI
INFO: [VRFC 10-307] analyzing entity exception_registers
INFO: [VRFC 10-307] analyzing entity exception_registers_gti
INFO: [VRFC 10-307] analyzing entity exception_registers_ff
INFO: [VRFC 10-307] analyzing entity FPU_ADDSUB
INFO: [VRFC 10-307] analyzing entity FPU_DIV
INFO: [VRFC 10-307] analyzing entity FPU_MUL
INFO: [VRFC 10-307] analyzing entity fpu_conv
INFO: [VRFC 10-307] analyzing entity fpu_sqrt
INFO: [VRFC 10-307] analyzing entity FPU_DIV_FF
INFO: [VRFC 10-307] analyzing entity FPU_MUL_ff
INFO: [VRFC 10-307] analyzing entity fpu_conv_ff
INFO: [VRFC 10-307] analyzing entity fpu_sqrt_ff
INFO: [VRFC 10-307] analyzing entity Fpu
INFO: [VRFC 10-307] analyzing entity Fpu_ff
INFO: [VRFC 10-307] analyzing entity PVR
INFO: [VRFC 10-307] analyzing entity Result_Mux_Bit
INFO: [VRFC 10-307] analyzing entity Result_Mux
INFO: [VRFC 10-307] analyzing entity stack_protection
INFO: [VRFC 10-307] analyzing entity Data_Flow
INFO: [VRFC 10-307] analyzing entity Data_Flow_gti
INFO: [VRFC 10-307] analyzing entity Data_Flow_ff
INFO: [VRFC 10-307] analyzing entity jump_logic
INFO: [VRFC 10-307] analyzing entity Jump_Logic_ff
INFO: [VRFC 10-307] analyzing entity Decode
INFO: [VRFC 10-307] analyzing entity Decode_gti
INFO: [VRFC 10-307] analyzing entity decode_conflict_ff
INFO: [VRFC 10-307] analyzing entity decode_exception_flow_ff
INFO: [VRFC 10-307] analyzing entity decode_instr_flow_ff
INFO: [VRFC 10-307] analyzing entity decode_pipe_flow_ff
INFO: [VRFC 10-307] analyzing entity Decode_ff
INFO: [VRFC 10-307] analyzing entity address_hit
INFO: [VRFC 10-307] analyzing entity address_data_hit
INFO: [VRFC 10-307] analyzing entity Debug
INFO: [VRFC 10-307] analyzing entity Debug_Profile
INFO: [VRFC 10-307] analyzing entity debug_stat_counter
INFO: [VRFC 10-307] analyzing entity Debug_Stat
INFO: [VRFC 10-307] analyzing entity Debug_Trace
INFO: [VRFC 10-307] analyzing entity DAXI_interface
INFO: [VRFC 10-307] analyzing entity DAXI_interface_ff
INFO: [VRFC 10-307] analyzing entity IAXI_Interface
INFO: [VRFC 10-307] analyzing entity IAXI_Interface_ff
INFO: [VRFC 10-307] analyzing entity DLMB_Interface_ff
INFO: [VRFC 10-307] analyzing entity ILMB_Interface_ff
INFO: [VRFC 10-307] analyzing entity RAM_Module
INFO: [VRFC 10-307] analyzing entity LRU_Module
INFO: [VRFC 10-307] analyzing entity victim_cache
INFO: [VRFC 10-307] analyzing entity victim_cache_ff
INFO: [VRFC 10-307] analyzing entity stream_cache
INFO: [VRFC 10-307] analyzing entity stream_cache_ff
INFO: [VRFC 10-307] analyzing entity Cache_Interface
INFO: [VRFC 10-307] analyzing entity Cache_Interface_ff
INFO: [VRFC 10-307] analyzing entity Icache
INFO: [VRFC 10-307] analyzing entity DCache
INFO: [VRFC 10-307] analyzing entity DCache_gti
INFO: [VRFC 10-307] analyzing entity Cache_ff
INFO: [VRFC 10-307] analyzing entity cache_valid_bit_detect
INFO: [VRFC 10-307] analyzing entity cachehit_detect
INFO: [VRFC 10-307] analyzing entity DCache_wb
INFO: [VRFC 10-307] analyzing entity instr_mux
INFO: [VRFC 10-307] analyzing entity Instr_Mux_ff
INFO: [VRFC 10-307] analyzing entity read_data_mux
INFO: [VRFC 10-307] analyzing entity Read_Data_Mux_ff
INFO: [VRFC 10-307] analyzing entity ISide_Logic_ff
INFO: [VRFC 10-307] analyzing entity DSide_Logic_ff
INFO: [VRFC 10-307] analyzing entity interrupt_mode_converter
INFO: [VRFC 10-307] analyzing entity MMU_TLB
INFO: [VRFC 10-307] analyzing entity MMU_UTLB_RAM
INFO: [VRFC 10-307] analyzing entity MMU_UTLB
INFO: [VRFC 10-307] analyzing entity MMU
INFO: [VRFC 10-307] analyzing entity MMU_ff
INFO: [VRFC 10-307] analyzing entity MicroBlaze_Area
INFO: [VRFC 10-307] analyzing entity MicroBlaze_GTi
INFO: [VRFC 10-307] analyzing entity MicroBlaze_FF
INFO: [VRFC 10-307] analyzing entity MicroBlaze_Core
INFO: [VRFC 10-307] analyzing entity MicroBlaze
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v3_0_8
INFO: [VRFC 10-307] analyzing entity lmb_v10
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_primitives.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity MB_LUT6
INFO: [VRFC 10-307] analyzing entity MB_MUXCY
INFO: [VRFC 10-307] analyzing entity MB_XORCY
INFO: [VRFC 10-307] analyzing entity MB_MUXF7
INFO: [VRFC 10-307] analyzing entity MB_MUXF8
INFO: [VRFC 10-307] analyzing entity MB_FDRE
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity XOR18
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity ParityEnable
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity checkbit_handler
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity pselect_mask
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity axi_interface
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity lmb_mux
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity lmb_bram_if_cntlr
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity pselect_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity address_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity slave_attachment
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity axi_lite_ipif
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/double_synchronizer.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity double_synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/shared_ram_ivar.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity shared_ram_ivar
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/pulse_synchronizer.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity pulse_synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity intc_core
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_intc
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_axi_intc_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm_primitives.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity carry_and
INFO: [VRFC 10-307] analyzing entity carry_or_vec
INFO: [VRFC 10-307] analyzing entity carry_or
INFO: [VRFC 10-307] analyzing entity select_bit
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/arbiter.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity Arbiter
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/srl_fifo.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity SRL_FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/bus_master.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity bus_master
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/jtag_control.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity JTAG_CONTROL
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm_core.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity MDM_Core
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity MDM
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_mdm_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0_2
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity upcnt_n
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity sequence_psr
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity lpf
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity proc_sys_reset
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_50M_0/sim/design_1_rst_clk_wiz_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_0_50M_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd" into library lib_pkg_v1_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity cntr_incr_decr_addn_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity dynshreg_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity srl_fifo_rbu_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity srl_fifo_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity dynshreg_i_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_tx.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity uartlite_tx
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_rx.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity uartlite_rx
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/baudrate.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity baudrate
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity uartlite_core
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity axi_uartlite
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_uartlite_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity SRL_FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_funcs.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/coregen_comp_defs.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite_if.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_lite_if
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler_64.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity checkbit_handler_64
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity checkbit_handler
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit_64.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit_64
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/xor18.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity XOR18
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/parity.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/ecc_gen.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity ecc_gen
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/lite_ecc_reg.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity lite_ecc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_lite
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/sng_port_arb.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity sng_port_arb
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/ua_narrow.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity ua_narrow
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/wrap_brst.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity wrap_brst
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity rd_chnl
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity wr_chnl
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity full_axi
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_bram_ctrl_top
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_bram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_bram_ctrl_0_0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1404.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '43' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 8e3c7ad6ff57454a8bca029b482c62eb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L blk_mem_gen_v8_3_3 -L microblaze_v9_6_1 -L lmb_v10_v3_0_8 -L lmb_bram_if_cntlr_v4_0_9 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_7 -L mdm_v3_2_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_9 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_9 -L fifo_generator_v13_1_1 -L axi_data_fifo_v2_1_8 -L axi_crossbar_v2_1_10 -L axi_bram_ctrl_v4_0_8 -L axi_protocol_converter_v2_1_9 -L axi_clock_converter_v2_1_8 -L axi_dwidth_converter_v2_1_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot video_in_tb_behav xil_defaultlib.video_in_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 25 differs from formal bit length 1 for port update_priority [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v:90]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_wrapper.v" Line 2. Module IPU_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 9. Module IPU_core_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block_arbiter.v" Line 10. Module block_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_wrapper.v" Line 2. Module IPU_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 9. Module IPU_core_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block_arbiter.v" Line 10. Module block_arbiter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_8.axi_bram_ctrl_funcs
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v9_6_1.microblaze_types
Compiling package microblaze_v9_6_1.microblaze_isa
Compiling package microblaze_v9_6_1.mmu_types
Compiling package ieee.math_real
Compiling package lmb_bram_if_cntlr_v4_0_9.lmb_bram_if_funcs
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.block_arbiter
Compiling module xil_defaultlib.IPU_core_default
Compiling module xil_defaultlib.IPU_wrapper
Compiling module xil_defaultlib.design_1_IPU_wrapper_0_1
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_8.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_13.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_13.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture design_1_axi_uartlite_0_0_arch of entity xil_defaultlib.design_1_axi_uartlite_0_0 [design_1_axi_uartlite_0_0_defaul...]
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_axi_regs_fwd_v8_3(C_DATA...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.comm_v1_0_S00_AXI(C_S_AXI_DATA_W...
Compiling module xil_defaultlib.comm_v1_0
Compiling module xil_defaultlib.design_1_comm_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_6.JTAG_CONTROL [\JTAG_CONTROL(c_mb_dbg_ports=1,c...]
Compiling architecture imp of entity mdm_v3_2_6.MDM_Core [\MDM_Core(c_jtag_chain=2,c_use_b...]
Compiling architecture imp of entity mdm_v3_2_6.MDM [\MDM(c_family="artix7",c_interco...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v9_6_1.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRLC16E [\MB_SRLC16E(c_use_srl16="yes")(1...]
Compiling architecture imp of entity microblaze_v9_6_1.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010001100000000")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_vec [\mb_sync_vec(c_width=9)\]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v9_6_1.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v9_6_1.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v9_6_1.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v9_6_1.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v9_6_1.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v9_6_1.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v9_6_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v9_6_1.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v9_6_1.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v9_6_1.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v9_6_1.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v9_6_1.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v9_6_1.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v9_6_1.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v9_6_1.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v9_6_1.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v9_6_1.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v9_6_1.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v9_6_1.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v9_6_1.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v9_6_1.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v9_6_1.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v9_6_1.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v9_6_1.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v9_6_1.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v9_6_1.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v9_6_1.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling architecture byte_data_ram_a of entity axi_intc_v4_1_7.shared_ram_ivar [shared_ram_ivar_default]
Compiling architecture imp of entity axi_intc_v4_1_7.intc_core [\intc_core(c_family="artix7",c_n...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_7.axi_intc [\axi_intc(c_family="artix7",c_nu...]
Compiling architecture design_1_microblaze_0_axi_intc_0_arch of entity xil_defaultlib.design_1_microblaze_0_axi_intc_0 [design_1_microblaze_0_axi_intc_0...]
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_axi4...
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_top(...
Compiling module xil_defaultlib.design_1_auto_ds_0
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module xil_defaultlib.design_1_auto_ds_1
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.design_1_auto_ds_2
Compiling module xil_defaultlib.m02_couplers_imp_7ANRHB
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_ax...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.m03_couplers_imp_1W07O72
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_axi4...
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_top(...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_addr_decode...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_splitter(C_...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_decerr_slav...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_crossbar_sa...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_8.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling module xil_defaultlib.xlconcat(dout_width=1,NUM_PORTS=...
Compiling module xil_defaultlib.design_1_microblaze_0_xlconcat_0
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_0_50m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_0_50M_0 [design_1_rst_clk_wiz_0_50m_0_def...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module xil_defaultlib.design_1_v_vid_in_axi4s_0_0
Compiling module xil_defaultlib.vga640x480
Compiling module xil_defaultlib.design_1_vga_ip_0_1
Compiling module xil_defaultlib.pmod_cam
Compiling module xil_defaultlib.I2C_OV7670_RGB444_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.video_in
Compiling module xil_defaultlib.design_1_video_in_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.video_in_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_in_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1404.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_in_tb_behav -key {Behavioral:sim_1:Functional:video_in_tb} -tclbatch {video_in_tb.tcl} -view {W:/ECE532/New1/project_1_1/project_1/vivado/video_in_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config W:/ECE532/New1/project_1_1/project_1/vivado/video_in_tb_behav.wcfg
source video_in_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module video_in_tb.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module video_in_tb.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module video_in_tb.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /video_in_tb/design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_in_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:02:51 . Memory (MB): peak = 1466.727 ; gain = 62.277
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module video_in_tb.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module video_in_tb.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module video_in_tb.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /video_in_tb/design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd
current_project video_in_v1_0_project
current_project vivado
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module video_in_tb.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module video_in_tb.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module video_in_tb.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /video_in_tb/design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd
current_project video_in_v1_0_project
set_property core_revision 26 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path w:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new'
open_bd_design {W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_video_in_0_1] -no_script -reset -quiet
upgrade_ip -vlnv utoronto.ca:user:video_in:1.0 [get_ips  design_1_video_in_0_1] -log ip_upgrade.log
Upgrading 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_video_in_0_1 (video_in_v1_0 1.0) from revision 25 to revision 26
Wrote  : <W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'W:/ECE532/New1/project_1_1/project_1/vivado/ip_upgrade.log'.
generate_target all [get_files  W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/blk_mem_gen_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/blk_mem_gen_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_DEPTH_A(4) on '/blk_mem_gen_0' with propagated value(2048). Command ignored
CRITICAL WARNING: [BD 41-1343] Reset pin /video_in_0/resetn (associated clock /video_in_0/clk) is connected to reset source /rst_clk_wiz_0_50M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /v_vid_in_axi4s_0/vid_io_in_reset(ACTIVE_HIGH) and /video_in_0/vid_io_in_reset(ACTIVE_LOW)
WARNING: [BD 41-927] Following properties on pin /video_in_0/vid_io_in_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_video_in_0_1_vid_io_in_clk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets OV7670_VSYNC_1] [get_bd_nets OV7670_D_1] [get_bd_nets video_in_0_OV7670_XCLK] [get_bd_nets video_in_0_vid_data] [get_bd_nets video_in_0_vid_active_video] [get_bd_nets video_in_0_vid_vblank] [get_bd_nets video_in_0_vid_hblank] [get_bd_nets video_in_0_vid_io_in_ce] [get_bd_nets video_in_0_aclken] [get_bd_nets OV7670_HREF_1] [get_bd_nets OV7670_PCLK_1] [get_bd_nets Net] [get_bd_nets video_in_0_OV7670_SIOC] [get_bd_nets video_in_0_vid_io_in_reset] [get_bd_nets video_in_0_pwdn] [get_bd_nets video_in_0_vid_field_id] [get_bd_nets video_in_0_vid_vsync] [get_bd_nets video_in_0_vid_hsync] [get_bd_nets video_in_0_vid_io_in_clk] [get_bd_nets video_in_0_axis_enable] [get_bd_cells video_in_0]
startgroup
create_bd_cell -type ip -vlnv utoronto.ca:user:video_in:1.0 video_in_0
endgroup
connect_bd_net [get_bd_ports OV7670_VSYNC] [get_bd_pins video_in_0/OV7670_VSYNC]
connect_bd_net [get_bd_ports OV7670_HREF] [get_bd_pins video_in_0/OV7670_HREF]
connect_bd_net [get_bd_ports OV7670_PCLK] [get_bd_pins video_in_0/OV7670_PCLK]
connect_bd_net [get_bd_ports OV7670_D] [get_bd_pins video_in_0/OV7670_D]
connect_bd_net [get_bd_pins video_in_0/clk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins video_in_0/resetn] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_ports OV7670_SIOD] [get_bd_pins video_in_0/OV7670_SIOD]
connect_bd_net [get_bd_ports OV7670_XCLK] [get_bd_pins video_in_0/OV7670_XCLK]
connect_bd_net [get_bd_ports OV7670_SIOC] [get_bd_pins video_in_0/OV7670_SIOC]
connect_bd_net [get_bd_ports pwdn] [get_bd_pins video_in_0/pwdn]
connect_bd_net [get_bd_pins video_in_0/vid_active_video] [get_bd_pins v_vid_in_axi4s_0/vid_active_video]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_active_video is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins video_in_0/vid_data] [get_bd_pins v_vid_in_axi4s_0/vid_data]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_data is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins video_in_0/vid_field_id] [get_bd_pins v_vid_in_axi4s_0/vid_field_id]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_field_id is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins video_in_0/vid_hblank] [get_bd_pins v_vid_in_axi4s_0/vid_hblank]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_hblank is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins video_in_0/vid_vblank] [get_bd_pins v_vid_in_axi4s_0/vid_vblank]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_vblank is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins video_in_0/vid_hsync] [get_bd_pins v_vid_in_axi4s_0/vid_hsync]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_hsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins video_in_0/vid_vsync] [get_bd_pins v_vid_in_axi4s_0/vid_vsync]
WARNING: [BD 41-1306] The connection to interface pin /v_vid_in_axi4s_0/vid_vsync is being overridden by the user. This pin will not be connected as a part of interface connection vid_io_in
connect_bd_net [get_bd_pins video_in_0/vid_io_in_clk] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]
connect_bd_net [get_bd_pins video_in_0/vid_io_in_ce] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce]
connect_bd_net [get_bd_pins video_in_0/vid_io_in_reset] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_reset]
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_pins video_in_0/vid_io_in_reset]
connect_bd_net [get_bd_pins video_in_0/aclken] [get_bd_pins v_vid_in_axi4s_0/aclken]
connect_bd_net [get_bd_pins video_in_0/aresetn] [get_bd_pins v_vid_in_axi4s_0/aresetn]
connect_bd_net [get_bd_pins video_in_0/axis_enable] [get_bd_pins v_vid_in_axi4s_0/axis_enable]
regenerate_bd_layout
report_ip_status -name ip_status 
save_bd_design
Wrote  : <W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/blk_mem_gen_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/blk_mem_gen_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_DEPTH_A(4) on '/blk_mem_gen_0' with propagated value(2048). Command ignored
CRITICAL WARNING: [BD 41-1343] Reset pin /video_in_0/resetn (associated clock /video_in_0/clk) is connected to reset source /rst_clk_wiz_0_50M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /video_in_0/vid_io_in_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_video_in_0_0_vid_io_in_clk 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IPU_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
Exporting to file W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1615.832 ; gain = 14.035
export_ip_user_files -of_objects [get_files W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IPU_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
Exporting to file W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd'
Generating merged BMM file for the design top 'video_in_tb'...
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-96] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'video_in_tb'...
INFO: [USF-XSim-37] Inspecting design source files for 'video_in_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sim/sim_1/behav'
"xvlog -m64 --relax -prj video_in_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/sim/design_1_v_vid_in_axi4s_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_v_vid_in_axi4s_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_8RVYHO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1UTB3Y5
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_7ANRHB
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1W07O72
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IPU_core
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IPU_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_IPU_wrapper_0_1/sim/design_1_IPU_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IPU_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconcat
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_xlconcat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_static
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_nto1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axi2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_vector2axi
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" into library axi_register_slice_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_9_srl_rtl
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_9_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" into library axi_register_slice_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_9_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_axic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_fifo_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_axic_reg_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_ndeep_srl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" into library axi_data_fifo_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_8_axi_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_addr_arbiter_sasd
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_addr_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_addr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_arbiter_resp
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_crossbar_sasd
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_decerr_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_si_transactor
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_wdata_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_wdata_router
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" into library axi_crossbar_v2_1_10
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_10_axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/comm_v1_0/hdl/comm_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comm_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/comm_v1_0/hdl/comm_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comm_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_comm_0_0/sim/design_1_comm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_comm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/vga_ip_v1_0/vga640x480.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga640x480
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_vga_ip_0_1/sim/design_1_vga_ip_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_vga_ip_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/video_in_v1_0/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/video_in_v1_0/I2C_OV7670_RGB444_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB444_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/video_in_v1_0/pmod_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmod_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/video_in_v1_0/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/utoronto.ca/video_in_v1_0/video_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_video_in_0_0/sim/design_1_video_in_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_video_in_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_a_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_axilite_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_r_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_w_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_decerr_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_b2s
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" into library axi_protocol_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_9_axi_protocol_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v" into library axi_clock_converter_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_8_axic_sync_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sample_cycle_ratio.v" into library axi_clock_converter_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_8_axic_sample_cycle_ratio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v" into library axi_clock_converter_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_8_axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_a_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_b_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_r_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_w_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_axi_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_axi4lite_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_upsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_axi4lite_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_w_upsizer_pktfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_r_upsizer_pktfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v" into library axi_dwidth_converter_v2_1_9
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_9_top
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_ds_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_ds_2
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sim_1/new/video_in_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj video_in_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_3
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_3
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/microblaze_v9_6/hdl/microblaze_v9_6_vh_rfs.vhd" into library microblaze_v9_6_1
INFO: [VRFC 10-307] analyzing entity MB_SRL16E
INFO: [VRFC 10-307] analyzing entity MB_SRLC16E
INFO: [VRFC 10-307] analyzing entity MB_LUT1
INFO: [VRFC 10-307] analyzing entity MB_LUT2
INFO: [VRFC 10-307] analyzing entity MB_LUT3
INFO: [VRFC 10-307] analyzing entity MB_LUT4
INFO: [VRFC 10-307] analyzing entity MB_LUT5
INFO: [VRFC 10-307] analyzing entity MB_LUT6
INFO: [VRFC 10-307] analyzing entity MB_LUT6_2
INFO: [VRFC 10-307] analyzing entity MB_MUXCY
INFO: [VRFC 10-307] analyzing entity MB_XORCY
INFO: [VRFC 10-307] analyzing entity MB_AND2B1L
INFO: [VRFC 10-307] analyzing entity MB_OR2L
INFO: [VRFC 10-307] analyzing entity MB_MUXF7
INFO: [VRFC 10-307] analyzing entity MB_MUXF8
INFO: [VRFC 10-307] analyzing entity MB_MUXF9
INFO: [VRFC 10-307] analyzing entity MB_RAM32M
INFO: [VRFC 10-307] analyzing entity MB_RAM16X1D
INFO: [VRFC 10-307] analyzing entity MB_RAM32X1D
INFO: [VRFC 10-307] analyzing entity MB_MULT18X18S
INFO: [VRFC 10-307] analyzing entity MB_FD
INFO: [VRFC 10-307] analyzing entity MB_FDR
INFO: [VRFC 10-307] analyzing entity MB_FDRE
INFO: [VRFC 10-307] analyzing entity MB_FDE
INFO: [VRFC 10-307] analyzing entity MB_FDSE
INFO: [VRFC 10-307] analyzing entity MB_FDS
INFO: [VRFC 10-307] analyzing entity MB_FDRSE
INFO: [VRFC 10-307] analyzing entity MB_MULT_AND
INFO: [VRFC 10-307] analyzing entity MB_RAMB36
INFO: [VRFC 10-307] analyzing entity MB_MUXCY_XORCY
INFO: [VRFC 10-307] analyzing entity MB_DSP48E1
INFO: [VRFC 10-307] analyzing entity mb_sync_bit
INFO: [VRFC 10-307] analyzing entity mb_sync_vec
INFO: [VRFC 10-307] analyzing entity OneHot_Buffer
INFO: [VRFC 10-307] analyzing entity two_piperun_fd
INFO: [VRFC 10-307] analyzing entity mux_bus
INFO: [VRFC 10-307] analyzing entity Parity_Recursive_LUT6
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-307] analyzing entity comparator_bool
INFO: [VRFC 10-307] analyzing entity carry_and
INFO: [VRFC 10-307] analyzing entity carry_and_bs
INFO: [VRFC 10-307] analyzing entity carry_and_bb
INFO: [VRFC 10-307] analyzing entity carry_and_n_bb
INFO: [VRFC 10-307] analyzing entity carry_latch_and_bb
INFO: [VRFC 10-307] analyzing entity carry_latch_and_n_bb
INFO: [VRFC 10-307] analyzing entity carry_or
INFO: [VRFC 10-307] analyzing entity carry_or_bs
INFO: [VRFC 10-307] analyzing entity carry_or_bb
INFO: [VRFC 10-307] analyzing entity carry_or_n_bb
INFO: [VRFC 10-307] analyzing entity carry_equal
INFO: [VRFC 10-307] analyzing entity carry_compare
INFO: [VRFC 10-307] analyzing entity carry_compare_bool
INFO: [VRFC 10-307] analyzing entity carry_compare_mask
INFO: [VRFC 10-307] analyzing entity carry_compare_mask_bool
INFO: [VRFC 10-307] analyzing entity carry_compare_const
INFO: [VRFC 10-307] analyzing entity carry_compare_const_bool
INFO: [VRFC 10-307] analyzing entity Carry_Compare_GE
INFO: [VRFC 10-307] analyzing entity find_first_bit
INFO: [VRFC 10-307] analyzing entity mux4_8
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity vec_mux
INFO: [VRFC 10-307] analyzing entity srl_fifo
INFO: [VRFC 10-307] analyzing entity ALU_Bit
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-307] analyzing entity MSR_Reg_Bit
INFO: [VRFC 10-307] analyzing entity MSR_Reg
INFO: [VRFC 10-307] analyzing entity msr_reg_gti
INFO: [VRFC 10-307] analyzing entity MSR_Reg_ff
INFO: [VRFC 10-307] analyzing entity dsp_module
INFO: [VRFC 10-307] analyzing entity mul_unit
INFO: [VRFC 10-307] analyzing entity mul_unit_ff
INFO: [VRFC 10-307] analyzing entity Div_unit
INFO: [VRFC 10-307] analyzing entity Div_unit_gti
INFO: [VRFC 10-307] analyzing entity Div_Unit_ff
INFO: [VRFC 10-307] analyzing entity Operand_Select_Bit
INFO: [VRFC 10-307] analyzing entity Operand_Select
INFO: [VRFC 10-307] analyzing entity Operand_Select_gti
INFO: [VRFC 10-307] analyzing entity Operand_Select_ff
INFO: [VRFC 10-307] analyzing entity PC_Bit
INFO: [VRFC 10-307] analyzing entity PC_Module
INFO: [VRFC 10-307] analyzing entity PC_Module_gti
INFO: [VRFC 10-307] analyzing entity PC_Module_ff
INFO: [VRFC 10-307] analyzing entity PreFetch_Buffer
INFO: [VRFC 10-307] analyzing entity PreFetch_Buffer_gti
INFO: [VRFC 10-307] analyzing entity PreFetch_Buffer_ff
INFO: [VRFC 10-307] analyzing entity Register_File_Bit
INFO: [VRFC 10-307] analyzing entity Register_File
INFO: [VRFC 10-307] analyzing entity Register_File_gti
INFO: [VRFC 10-307] analyzing entity count_leading_zeros
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Bit
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Module
INFO: [VRFC 10-307] analyzing entity Shift_Logic_Module_gti
INFO: [VRFC 10-307] analyzing entity Zero_Detect
INFO: [VRFC 10-307] analyzing entity Zero_Detect_gti
INFO: [VRFC 10-307] analyzing entity barrel_shift
INFO: [VRFC 10-307] analyzing entity Barrel_Shifter_gti
INFO: [VRFC 10-307] analyzing entity WB_Mux_Bit
INFO: [VRFC 10-307] analyzing entity WB_Mux
INFO: [VRFC 10-307] analyzing entity WB_Mux_ff
INFO: [VRFC 10-307] analyzing entity Byte_Doublet_Handle
INFO: [VRFC 10-307] analyzing entity Byte_Doublet_Handle_gti
INFO: [VRFC 10-307] analyzing entity Byte_Doublet_Handle_ff
INFO: [VRFC 10-307] analyzing entity Data_Flow_Logic
INFO: [VRFC 10-307] analyzing entity Data_Flow_Logic_ff
INFO: [VRFC 10-307] analyzing entity Streaming_AXI
INFO: [VRFC 10-307] analyzing entity exception_registers
INFO: [VRFC 10-307] analyzing entity exception_registers_gti
INFO: [VRFC 10-307] analyzing entity exception_registers_ff
INFO: [VRFC 10-307] analyzing entity FPU_ADDSUB
INFO: [VRFC 10-307] analyzing entity FPU_DIV
INFO: [VRFC 10-307] analyzing entity FPU_MUL
INFO: [VRFC 10-307] analyzing entity fpu_conv
INFO: [VRFC 10-307] analyzing entity fpu_sqrt
INFO: [VRFC 10-307] analyzing entity FPU_DIV_FF
INFO: [VRFC 10-307] analyzing entity FPU_MUL_ff
INFO: [VRFC 10-307] analyzing entity fpu_conv_ff
INFO: [VRFC 10-307] analyzing entity fpu_sqrt_ff
INFO: [VRFC 10-307] analyzing entity Fpu
INFO: [VRFC 10-307] analyzing entity Fpu_ff
INFO: [VRFC 10-307] analyzing entity PVR
INFO: [VRFC 10-307] analyzing entity Result_Mux_Bit
INFO: [VRFC 10-307] analyzing entity Result_Mux
INFO: [VRFC 10-307] analyzing entity stack_protection
INFO: [VRFC 10-307] analyzing entity Data_Flow
INFO: [VRFC 10-307] analyzing entity Data_Flow_gti
INFO: [VRFC 10-307] analyzing entity Data_Flow_ff
INFO: [VRFC 10-307] analyzing entity jump_logic
INFO: [VRFC 10-307] analyzing entity Jump_Logic_ff
INFO: [VRFC 10-307] analyzing entity Decode
INFO: [VRFC 10-307] analyzing entity Decode_gti
INFO: [VRFC 10-307] analyzing entity decode_conflict_ff
INFO: [VRFC 10-307] analyzing entity decode_exception_flow_ff
INFO: [VRFC 10-307] analyzing entity decode_instr_flow_ff
INFO: [VRFC 10-307] analyzing entity decode_pipe_flow_ff
INFO: [VRFC 10-307] analyzing entity Decode_ff
INFO: [VRFC 10-307] analyzing entity address_hit
INFO: [VRFC 10-307] analyzing entity address_data_hit
INFO: [VRFC 10-307] analyzing entity Debug
INFO: [VRFC 10-307] analyzing entity Debug_Profile
INFO: [VRFC 10-307] analyzing entity debug_stat_counter
INFO: [VRFC 10-307] analyzing entity Debug_Stat
INFO: [VRFC 10-307] analyzing entity Debug_Trace
INFO: [VRFC 10-307] analyzing entity DAXI_interface
INFO: [VRFC 10-307] analyzing entity DAXI_interface_ff
INFO: [VRFC 10-307] analyzing entity IAXI_Interface
INFO: [VRFC 10-307] analyzing entity IAXI_Interface_ff
INFO: [VRFC 10-307] analyzing entity DLMB_Interface_ff
INFO: [VRFC 10-307] analyzing entity ILMB_Interface_ff
INFO: [VRFC 10-307] analyzing entity RAM_Module
INFO: [VRFC 10-307] analyzing entity LRU_Module
INFO: [VRFC 10-307] analyzing entity victim_cache
INFO: [VRFC 10-307] analyzing entity victim_cache_ff
INFO: [VRFC 10-307] analyzing entity stream_cache
INFO: [VRFC 10-307] analyzing entity stream_cache_ff
INFO: [VRFC 10-307] analyzing entity Cache_Interface
INFO: [VRFC 10-307] analyzing entity Cache_Interface_ff
INFO: [VRFC 10-307] analyzing entity Icache
INFO: [VRFC 10-307] analyzing entity DCache
INFO: [VRFC 10-307] analyzing entity DCache_gti
INFO: [VRFC 10-307] analyzing entity Cache_ff
INFO: [VRFC 10-307] analyzing entity cache_valid_bit_detect
INFO: [VRFC 10-307] analyzing entity cachehit_detect
INFO: [VRFC 10-307] analyzing entity DCache_wb
INFO: [VRFC 10-307] analyzing entity instr_mux
INFO: [VRFC 10-307] analyzing entity Instr_Mux_ff
INFO: [VRFC 10-307] analyzing entity read_data_mux
INFO: [VRFC 10-307] analyzing entity Read_Data_Mux_ff
INFO: [VRFC 10-307] analyzing entity ISide_Logic_ff
INFO: [VRFC 10-307] analyzing entity DSide_Logic_ff
INFO: [VRFC 10-307] analyzing entity interrupt_mode_converter
INFO: [VRFC 10-307] analyzing entity MMU_TLB
INFO: [VRFC 10-307] analyzing entity MMU_UTLB_RAM
INFO: [VRFC 10-307] analyzing entity MMU_UTLB
INFO: [VRFC 10-307] analyzing entity MMU
INFO: [VRFC 10-307] analyzing entity MMU_ff
INFO: [VRFC 10-307] analyzing entity MicroBlaze_Area
INFO: [VRFC 10-307] analyzing entity MicroBlaze_GTi
INFO: [VRFC 10-307] analyzing entity MicroBlaze_FF
INFO: [VRFC 10-307] analyzing entity MicroBlaze_Core
INFO: [VRFC 10-307] analyzing entity MicroBlaze
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v3_0_8
INFO: [VRFC 10-307] analyzing entity lmb_v10
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dlmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_ilmb_v10_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_primitives.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity MB_LUT6
INFO: [VRFC 10-307] analyzing entity MB_MUXCY
INFO: [VRFC 10-307] analyzing entity MB_XORCY
INFO: [VRFC 10-307] analyzing entity MB_MUXF7
INFO: [VRFC 10-307] analyzing entity MB_MUXF8
INFO: [VRFC 10-307] analyzing entity MB_FDRE
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity XOR18
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity ParityEnable
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity checkbit_handler
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity pselect_mask
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity axi_interface
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity lmb_mux
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v4_0_9
INFO: [VRFC 10-307] analyzing entity lmb_bram_if_cntlr
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dlmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_ilmb_bram_if_cntlr_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity pselect_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity address_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity slave_attachment
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v3_0_4
INFO: [VRFC 10-307] analyzing entity axi_lite_ipif
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/double_synchronizer.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity double_synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/shared_ram_ivar.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity shared_ram_ivar
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/pulse_synchronizer.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity pulse_synchronizer
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/intc_core.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity intc_core
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_intc_v4_1/hdl/src/vhdl/axi_intc.vhd" into library axi_intc_v4_1_7
INFO: [VRFC 10-307] analyzing entity axi_intc
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_microblaze_0_axi_intc_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm_primitives.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity carry_and
INFO: [VRFC 10-307] analyzing entity carry_or_vec
INFO: [VRFC 10-307] analyzing entity carry_or
INFO: [VRFC 10-307] analyzing entity select_bit
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/arbiter.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity Arbiter
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/srl_fifo.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity SRL_FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/bus_master.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity bus_master
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/jtag_control.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity JTAG_CONTROL
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm_core.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity MDM_Core
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/mdm_v3_2/hdl/vhdl/mdm.vhd" into library mdm_v3_2_6
INFO: [VRFC 10-307] analyzing entity MDM
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_mdm_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0_2
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity upcnt_n
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity sequence_psr
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity lpf
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v5_0_9
INFO: [VRFC 10-307] analyzing entity proc_sys_reset
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_50M_0/sim/design_1_rst_clk_wiz_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_clk_wiz_0_50M_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd" into library lib_pkg_v1_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity cntr_incr_decr_addn_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity dynshreg_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity srl_fifo_rbu_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd" into library lib_srl_fifo_v1_0_2
INFO: [VRFC 10-307] analyzing entity srl_fifo_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/dynshreg_i_f.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity dynshreg_i_f
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_tx.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity uartlite_tx
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_rx.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity uartlite_rx
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/baudrate.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity baudrate
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/uartlite_core.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity uartlite_core
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_uartlite_v2_0/hdl/src/vhdl/axi_uartlite.vhd" into library axi_uartlite_v2_0_13
INFO: [VRFC 10-307] analyzing entity axi_uartlite
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_uartlite_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/srl_fifo.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity SRL_FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_funcs.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/coregen_comp_defs.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite_if.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_lite_if
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler_64.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity checkbit_handler_64
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/checkbit_handler.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity checkbit_handler
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit_64.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit_64
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/correct_one_bit.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity Correct_One_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/xor18.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity XOR18
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/parity.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity Parity
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/ecc_gen.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity ecc_gen
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/lite_ecc_reg.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity lite_ecc_reg
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_lite.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_lite
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/sng_port_arb.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity sng_port_arb
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/ua_narrow.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity ua_narrow
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/wrap_brst.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity wrap_brst
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/rd_chnl.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity rd_chnl
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/wr_chnl.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity wr_chnl
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/full_axi.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity full_axi
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl_top.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_bram_ctrl_top
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/axi_bram_ctrl_v4_0/hdl/vhdl/axi_bram_ctrl.vhd" into library axi_bram_ctrl_v4_0_8
INFO: [VRFC 10-307] analyzing entity axi_bram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_bram_ctrl_0_0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1628.680 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '43' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 8e3c7ad6ff57454a8bca029b482c62eb --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_0_3 -L v_vid_in_axi4s_v4_0_3 -L blk_mem_gen_v8_3_3 -L microblaze_v9_6_1 -L lmb_v10_v3_0_8 -L lmb_bram_if_cntlr_v4_0_9 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_7 -L mdm_v3_2_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_9 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_9 -L fifo_generator_v13_1_1 -L axi_data_fifo_v2_1_8 -L axi_crossbar_v2_1_10 -L axi_bram_ctrl_v4_0_8 -L axi_protocol_converter_v2_1_9 -L axi_clock_converter_v2_1_8 -L axi_dwidth_converter_v2_1_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot video_in_tb_behav xil_defaultlib.video_in_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 25 differs from formal bit length 1 for port update_priority [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v:90]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_wrapper.v" Line 2. Module IPU_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 9. Module IPU_core_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block_arbiter.v" Line 10. Module block_arbiter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_wrapper.v" Line 2. Module IPU_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/IPU_core.v" Line 9. Module IPU_core_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block.v" Line 11. Module block doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/bd/design_1/ipshared/xilinx.com/ipu_wrapper_v1_0/block_arbiter.v" Line 10. Module block_arbiter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package axi_bram_ctrl_v4_0_8.axi_bram_ctrl_funcs
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package microblaze_v9_6_1.microblaze_types
Compiling package microblaze_v9_6_1.microblaze_isa
Compiling package microblaze_v9_6_1.mmu_types
Compiling package ieee.math_real
Compiling package lmb_bram_if_cntlr_v4_0_9.lmb_bram_if_funcs
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.block_arbiter
Compiling module xil_defaultlib.IPU_core_default
Compiling module xil_defaultlib.IPU_wrapper
Compiling module xil_defaultlib.design_1_IPU_wrapper_0_1
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_8.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_8.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.baudrate [\baudrate(c_ratio=651)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0_13.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_famil...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture behavioral of entity axi_uartlite_v2_0_13.dynshreg_i_f [\dynshreg_i_f(c_depth=16,c_init_...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_13.axi_uartlite [\axi_uartlite(c_family="artix7")...]
Compiling architecture design_1_axi_uartlite_0_0_arch of entity xil_defaultlib.design_1_axi_uartlite_0_0 [design_1_axi_uartlite_0_0_defaul...]
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_axi_regs_fwd_v8_3(C_DATA...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.comm_v1_0_S00_AXI(C_S_AXI_DATA_W...
Compiling module xil_defaultlib.comm_v1_0
Compiling module xil_defaultlib.design_1_comm_0_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_6.JTAG_CONTROL [\JTAG_CONTROL(c_mb_dbg_ports=1,c...]
Compiling architecture imp of entity mdm_v3_2_6.MDM_Core [\MDM_Core(c_jtag_chain=2,c_use_b...]
Compiling architecture imp of entity mdm_v3_2_6.MDM [\MDM(c_family="artix7",c_interco...]
Compiling architecture design_1_mdm_1_0_arch of entity xil_defaultlib.design_1_mdm_1_0 [design_1_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v9_6_1.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRLC16E [\MB_SRLC16E(c_use_srl16="yes")(1...]
Compiling architecture imp of entity microblaze_v9_6_1.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010001100000000")...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_SRL16E [\MB_SRL16E(c_use_srl16="yes",c_s...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_vec [\mb_sync_vec(c_width=9)\]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v9_6_1.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v9_6_1.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v9_6_1.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_data_size...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v9_6_1.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v9_6_1.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v9_6_1.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v9_6_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v9_6_1.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v9_6_1.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v9_6_1.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v9_6_1.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v9_6_1.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v9_6_1.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v9_6_1.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v9_6_1.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v9_6_1.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v9_6_1.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v9_6_1.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v9_6_1.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v9_6_1.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v9_6_1.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v9_6_1.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v9_6_1.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v9_6_1.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v9_6_1.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v9_6_1.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v9_6_1.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v9_6_1.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v9_6_1.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v9_6_1.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v9_6_1.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture design_1_microblaze_0_0_arch of entity xil_defaultlib.design_1_microblaze_0_0 [design_1_microblaze_0_0_default]
Compiling architecture byte_data_ram_a of entity axi_intc_v4_1_7.shared_ram_ivar [shared_ram_ivar_default]
Compiling architecture imp of entity axi_intc_v4_1_7.intc_core [\intc_core(c_family="artix7",c_n...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_7.axi_intc [\axi_intc(c_family="artix7",c_nu...]
Compiling architecture design_1_microblaze_0_axi_intc_0_arch of entity xil_defaultlib.design_1_microblaze_0_axi_intc_0 [design_1_microblaze_0_axi_intc_0...]
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_axi4...
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_top(...
Compiling module xil_defaultlib.design_1_auto_ds_0
Compiling module xil_defaultlib.m00_couplers_imp_8RVYHO
Compiling module xil_defaultlib.design_1_auto_ds_1
Compiling module xil_defaultlib.m01_couplers_imp_1UTB3Y5
Compiling module xil_defaultlib.design_1_auto_ds_2
Compiling module xil_defaultlib.m02_couplers_imp_7ANRHB
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_ax...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.m03_couplers_imp_1W07O72
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_axi4...
Compiling module axi_dwidth_converter_v2_1_9.axi_dwidth_converter_v2_1_9_top(...
Compiling module xil_defaultlib.design_1_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_1RZP34U
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_addr_decode...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_splitter(C_...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_decerr_slav...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_crossbar_sa...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_dlmb_bram_if_cntlr_0 [design_1_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_8.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture design_1_dlmb_v10_0_arch of entity xil_defaultlib.design_1_dlmb_v10_0 [design_1_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_mux [\lmb_mux(c_baseaddr="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_9.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.design_1_ilmb_bram_if_cntlr_0 [design_1_ilmb_bram_if_cntlr_0_de...]
Compiling architecture design_1_ilmb_v10_0_arch of entity xil_defaultlib.design_1_ilmb_v10_0 [design_1_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_1K...
Compiling module xil_defaultlib.xlconcat(dout_width=1,NUM_PORTS=...
Compiling module xil_defaultlib.design_1_microblaze_0_xlconcat_0
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture design_1_rst_clk_wiz_0_50m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_0_50M_0 [design_1_rst_clk_wiz_0_50m_0_def...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_formatter(...
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_as [\fifo_generator_v13_0_3_bhv_as(c...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_bhv_preload0 [\fifo_generator_v13_0_3_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3_conv [\fifo_generator_v13_0_3_conv(c_d...]
Compiling architecture behavioral of entity fifo_generator_v13_0_3.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(c_data_...]
Compiling architecture xilinx of entity fifo_generator_v13_0_3.fifo_generator_v13_0_3 [\fifo_generator_v13_0_3(c_data_c...]
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3_coupler(C_...
Compiling module v_vid_in_axi4s_v4_0_3.v_vid_in_axi4s_v4_0_3(C_FAMILY="...
Compiling module xil_defaultlib.design_1_v_vid_in_axi4s_0_0
Compiling module xil_defaultlib.vga640x480
Compiling module xil_defaultlib.design_1_vga_ip_0_1
Compiling module xil_defaultlib.pmod_cam
Compiling module xil_defaultlib.I2C_OV7670_RGB444_Config
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module xil_defaultlib.video_in
Compiling module xil_defaultlib.design_1_video_in_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.video_in_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_in_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1628.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "video_in_tb_behav -key {Behavioral:sim_1:Functional:video_in_tb} -tclbatch {video_in_tb.tcl} -view {W:/ECE532/New1/project_1_1/project_1/vivado/video_in_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config W:/ECE532/New1/project_1_1/project_1/vivado/video_in_tb_behav.wcfg
source video_in_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module video_in_tb.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module video_in_tb.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module video_in_tb.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /video_in_tb/design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'video_in_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:02:58 . Memory (MB): peak = 1628.680 ; gain = 12.848
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module video_in_tb.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module video_in_tb.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module video_in_tb.design_1_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Time: 0 ps  Iteration: 0  Process: /video_in_tb/design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/gntve_beh_sim/gnbi_beh_sim/inst_fifo_gen_ntve/gconvfifo/inst_conv_fifo/line__5552  File: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IPU_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
Exporting to file W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Mon Mar 20 12:31:25 2017] Launched synth_1...
Run output will be captured here: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.runs/synth_1/runme.log
[Mon Mar 20 12:31:25 2017] Launched impl_1...
Run output will be captured here: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.016 ; gain = 22.336
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
save_bd_design
file copy -force W:/ECE532/New1/project_1_1/project_1/vivado/vivado.runs/impl_1/design_1_wrapper.sysdef W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf

launch_sdk -workspace W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name IPU_wrapper_v1_0_project -directory W:/ECE532/New1/project_1_1/project_1/vivado/vivado.tmp/IPU_wrapper_v1_0_project w:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1/imports/IPU_wrapper/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/vga_ip/vga_ip.srcs/sources_1/imports/ECE532'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
ipx::edit_ip_in_project -upgrade true -name IPU_wrapper_v1_0_project -directory W:/ECE532/New1/project_1_1/project_1/vivado/vivado.tmp/IPU_wrapper_v1_0_project w:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1/imports/IPU_wrapper/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ip_repo/comm_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/vga_ip/vga_ip.srcs/sources_1/imports/ECE532'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/video_in/video_in.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path w:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository 'w:/ECE532/New1/project_1_1/project_1/ipu/ipu.srcs/sources_1'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_IPU_wrapper_0_1] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:IPU_wrapper:1.0 [get_ips  design_1_IPU_wrapper_0_1] -log ip_upgrade.log
Upgrading 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_IPU_wrapper_0_1 (IPU_wrapper_v1_0 1.0) from revision 7 to revision 8
Wrote  : <W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'W:/ECE532/New1/project_1_1/project_1/vivado/ip_upgrade.log'.
generate_target all [get_files  W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/blk_mem_gen_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/blk_mem_gen_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_DEPTH_A(4) on '/blk_mem_gen_0' with propagated value(2048). Command ignored
CRITICAL WARNING: [BD 41-1343] Reset pin /video_in_0/resetn (associated clock /video_in_0/clk) is connected to reset source /rst_clk_wiz_0_50M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out2.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-927] Following properties on pin /video_in_0/vid_io_in_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_video_in_0_0_vid_io_in_clk 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IPU_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_in_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_us .
Exporting to file W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.180 ; gain = 28.465
export_ip_user_files -of_objects [get_files W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files W:/ECE532/New1/project_1_1/project_1/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd] -directory W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/sim_scripts -ip_user_files_dir W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files -ipstatic_source_dir W:/ECE532/New1/project_1_1/project_1/vivado/vivado.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 20 14:09:23 2017] Launched synth_1...
Run output will be captured here: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.runs/synth_1/runme.log
[Mon Mar 20 14:09:23 2017] Launched impl_1...
Run output will be captured here: W:/ECE532/New1/project_1_1/project_1/vivado/vivado.runs/impl_1/runme.log
file copy -force W:/ECE532/New1/project_1_1/project_1/vivado/vivado.runs/impl_1/design_1_wrapper.sysdef W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf

launch_sdk -workspace W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 14:45:49 2017...
