Task "Run Implementation" successful.
Generated logfile: 

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Hybrid_LHT_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2019.1 project hdl_prj_768p\vivado_prj\Hybrid_LHT_vivado.xpr
Scanning sources...
Finished scanning sources
### Running Implementation in Xilinx Vivado 2019.1 ...
[Thu Mar  5 10:04:20 2020] Launched impl_1...
Run output will be captured here: C:/hybrid_lht/models/hybrid_lht/hdl_prj_768p/vivado_prj/Hybrid_LHT_vivado.runs/impl_1/runme.log
[Thu Mar  5 10:04:20 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log Hybrid_LHT.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Hybrid_LHT.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Hybrid_LHT.tcl -notrace
Command: link_design -top Hybrid_LHT -part xczu7ev-ffvc1156-2-e -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Netlist 29-17] Analyzing 6956 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768p/hdlsrc/hybrid_lht/clock_constraint.xdc]
Finished Parsing XDC File [C:/hybrid_lht/models/hybrid_lht/hdl_prj_768p/hdlsrc/hybrid_lht/clock_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1486.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 61 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1486.355 ; gain = 1188.973
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1494.414 ; gain = 8.059

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 46cf6121

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1950.359 ; gain = 455.945

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10110096a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2116.344 ; gain = 0.234
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10e2f84e8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2116.344 ; gain = 0.234
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f21db614

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2116.344 ; gain = 0.234
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f21db614

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2116.344 ; gain = 0.234
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f21db614

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2116.344 ; gain = 0.234
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f21db614

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2116.344 ; gain = 0.234
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 2116.344 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bce55591

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2116.344 ; gain = 0.234

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.480 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 120 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 240
Ending PowerOpt Patch Enables Task | Checksum: bce55591

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.684 . Memory (MB): peak = 4559.738 ; gain = 0.000
Ending Power Optimization Task | Checksum: bce55591

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 4559.738 ; gain = 2443.395

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bce55591

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4559.738 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4559.738 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: bce55591

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:11 . Memory (MB): peak = 4559.738 ; gain = 3073.383
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768p/vivado_prj/Hybrid_LHT_vivado.runs/impl_1/Hybrid_LHT_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Hybrid_LHT_drc_opted.rpt -pb Hybrid_LHT_drc_opted.pb -rpx Hybrid_LHT_drc_opted.rpx
Command: report_drc -file Hybrid_LHT_drc_opted.rpt -pb Hybrid_LHT_drc_opted.pb -rpx Hybrid_LHT_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/hybrid_lht/models/hybrid_lht/hdl_prj_768p/vivado_prj/Hybrid_LHT_vivado.runs/impl_1/Hybrid_LHT_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4559.738 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 26e3814e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4559.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 73436a62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15f744bf0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15f744bf0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15f744bf0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a3bdabb8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:44 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_15[8] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_3__22 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_18[8] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_3__38 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[8] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_3__51 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_15[6] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_5__5 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_15[7] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_4__22 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[8] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_3__49 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_24[8] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_3__13 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[2] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_9__51 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[8] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_3__53 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_6[8] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_3__34 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[4] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_7__49 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[5] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_6__49 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[4] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_7__53 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[6] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_5__49 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_15[4] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_7__5 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_6[5] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_6__17 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[5] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_6__51 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[7] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_4__51 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[1] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_10__51 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_15[0] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_11__5 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[3] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_8__49 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[1] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_10__53 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_43[6] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_5__14 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_15[2] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_9__5 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[7] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_4__49 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_43[5] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_6__14 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[3] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[5].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_8__53 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_6[0] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_11__17 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_43[8] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_3__31 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_24[7] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_4__13 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[2] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_9__49 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_6[6] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_5__17 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_6[3] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_8__17 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_24[6] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_5__33 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9][5] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_6[1] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_10__17 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_6[7] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_4__34 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[0] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_11__51 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[3] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_8__51 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[4] could not be optimized because driver u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[7].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_7__51 could not be replicated
INFO: [Physopt 32-117] Net u_Hybrid_LHT_Kernel/delayMatch1_reg_reg[1][9]_6[2] could not be optimized because driver u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_9__17 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[37]. 26 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/xcos_out1[26]. 26 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 52 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4559.738 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           52  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           52  |              0  |                     2  |           0  |           6  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1babe078d

Time (s): cpu = 00:02:43 ; elapsed = 00:01:47 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 11749a8eb

Time (s): cpu = 00:02:55 ; elapsed = 00:01:57 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11749a8eb

Time (s): cpu = 00:02:55 ; elapsed = 00:01:57 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1760877ea

Time (s): cpu = 00:03:00 ; elapsed = 00:02:00 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11710f6d6

Time (s): cpu = 00:03:04 ; elapsed = 00:02:03 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1abc0ea4f

Time (s): cpu = 00:03:06 ; elapsed = 00:02:04 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 12f0e7968

Time (s): cpu = 00:03:06 ; elapsed = 00:02:05 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ecb762a0

Time (s): cpu = 00:03:14 ; elapsed = 00:02:09 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1b8a4525d

Time (s): cpu = 00:03:22 ; elapsed = 00:02:16 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 17632bacc

Time (s): cpu = 00:03:23 ; elapsed = 00:02:17 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1cec6efbe

Time (s): cpu = 00:03:41 ; elapsed = 00:02:30 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 11e846289

Time (s): cpu = 00:03:55 ; elapsed = 00:02:38 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 14de689df

Time (s): cpu = 00:04:04 ; elapsed = 00:02:49 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1e3aa445e

Time (s): cpu = 00:04:04 ; elapsed = 00:02:49 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e3aa445e

Time (s): cpu = 00:04:05 ; elapsed = 00:02:50 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19cd63b26

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19cd63b26

Time (s): cpu = 00:04:31 ; elapsed = 00:03:07 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22f1111ad

Time (s): cpu = 00:04:36 ; elapsed = 00:03:12 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22f1111ad

Time (s): cpu = 00:04:37 ; elapsed = 00:03:13 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22f1111ad

Time (s): cpu = 00:04:37 ; elapsed = 00:03:13 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22f1111ad

Time (s): cpu = 00:04:43 ; elapsed = 00:03:19 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 24e48ef90

Time (s): cpu = 00:04:43 ; elapsed = 00:03:19 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24e48ef90

Time (s): cpu = 00:04:44 ; elapsed = 00:03:20 . Memory (MB): peak = 4559.738 ; gain = 0.000
Ending Placer Task | Checksum: 157ff99a6

Time (s): cpu = 00:04:44 ; elapsed = 00:03:20 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:48 ; elapsed = 00:03:23 . Memory (MB): peak = 4559.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768p/vivado_prj/Hybrid_LHT_vivado.runs/impl_1/Hybrid_LHT_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Hybrid_LHT_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Hybrid_LHT_utilization_placed.rpt -pb Hybrid_LHT_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Hybrid_LHT_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4559.738 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a7a14ace ConstDB: 0 ShapeSum: b05e4ed8 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "clk_enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clk_enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tuser" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tuser". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axis_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 157c170d8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 4559.738 ; gain = 0.000
Post Restoration Checksum: NetGraph: 69dfbef2 NumContArr: ede1b1e6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 157c170d8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 157c170d8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 157c170d8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 157c170d8

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 185025a4b

Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.751  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 189d91ce4

Time (s): cpu = 00:01:47 ; elapsed = 00:01:11 . Memory (MB): peak = 4559.738 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 53865
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 27892
  Number of Partially Routed Nets     = 25973
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 189d91ce4

Time (s): cpu = 00:01:49 ; elapsed = 00:01:13 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1071f4a2a

Time (s): cpu = 00:02:55 ; elapsed = 00:01:49 . Memory (MB): peak = 4559.738 ; gain = 0.000

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      4.94|   32x32|      5.50|   32x32|      4.42|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.06|     2x2|      0.20|     4x4|      0.27|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      1.98|   16x16|      1.57|   32x32|      3.44|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.24|     4x4|      0.11|   16x16|      1.11|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	NULL_X149Y241->INT_X47Y303 (NULL_X149Y241->CLEL_R_X47Y303)
	INT_X32Y280->INT_X47Y295 (CLEM_X32Y280->CLEL_R_X47Y295)
	INT_X32Y264->INT_X47Y279 (CLEM_X32Y264->CLEL_R_X47Y279)
	INT_X32Y248->INT_X47Y263 (CLEM_X32Y248->CLEL_R_X47Y263)
	INT_X32Y184->INT_X47Y199 (CLEM_X32Y184->CLEL_R_X47Y199)
EAST
	INT_X23Y252->INT_X42Y303 (CLEM_X23Y252->CLEL_R_X42Y303)
	INT_X40Y296->INT_X47Y303 (XIPHY_BYTE_L_X40Y285->CLEL_R_X47Y303)
	INT_X40Y288->INT_X47Y295 (CMT_L_X40Y240->CLEL_R_X47Y295)
	INT_X32Y272->INT_X39Y279 (CLEM_X32Y272->CLEL_R_X39Y279)
	INT_X32Y256->INT_X39Y263 (CLEM_X32Y256->CLEL_R_X39Y263)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	NULL_X140Y165->INT_X53Y285 (NULL_X140Y165->CLEL_R_X53Y285)
	NULL_X137Y175->INT_X52Y199 (NULL_X137Y175->CLEL_R_X52Y199)
	NULL_X137Y174->INT_X52Y198 (NULL_X137Y174->CLEL_R_X52Y198)
	NULL_X137Y173->INT_X52Y197 (NULL_X137Y173->CLEL_R_X52Y197)
	NULL_X137Y172->INT_X52Y196 (NULL_X137Y172->CLEL_R_X52Y196)
EAST
	INT_X22Y243->INT_X33Y278 (CLEM_X22Y243->DSP_X33Y275)
	INT_X24Y256->INT_X31Y263 (CLEM_X24Y256->DSP_X31Y260)
	INT_X24Y255->INT_X31Y262 (CLEM_X24Y255->DSP_X31Y260)
	INT_X24Y254->INT_X31Y261 (CLEM_X24Y254->DSP_X31Y260)
	INT_X24Y253->INT_X31Y260 (CLEM_X24Y253->DSP_X31Y260)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	NULL_X149Y248->INT_X47Y310 (NULL_X149Y248->CLEL_R_X47Y310)
	INT_X32Y280->INT_X47Y295 (CLEM_X32Y280->CLEL_R_X47Y295)
	INT_X32Y264->INT_X47Y279 (CLEM_X32Y264->CLEL_R_X47Y279)
	INT_X32Y248->INT_X47Y263 (CLEM_X32Y248->CLEL_R_X47Y263)
	INT_X32Y184->INT_X47Y199 (CLEM_X32Y184->CLEL_R_X47Y199)
EAST
	INT_X32Y249->INT_X47Y312 (CLEM_X32Y249->CLEL_R_X47Y312)
	INT_X32Y280->INT_X47Y295 (CLEM_X32Y280->CLEL_R_X47Y295)
	INT_X32Y264->INT_X47Y279 (CLEM_X32Y264->CLEL_R_X47Y279)
	INT_X32Y248->INT_X47Y263 (CLEM_X32Y248->CLEL_R_X47Y263)
	INT_X32Y279->INT_X47Y294 (CLEM_X32Y279->CLEL_R_X47Y294)
WEST
	INT_X37Y176->INT_X44Y195 (URAM_URAM_DELAY_FT_X36Y165->CLEL_R_X44Y195)
	INT_X40Y184->INT_X47Y191 (CMT_L_X40Y180->CLEL_R_X47Y191)
	INT_X40Y176->INT_X47Y183 (XIPHY_BYTE_L_X40Y165->CLEL_R_X47Y183)
	INT_X40Y183->INT_X47Y190 (CMT_L_X40Y180->CLEL_R_X47Y190)
	INT_X40Y182->INT_X47Y189 (CMT_L_X40Y180->CLEL_R_X47Y189)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 33704
 Number of Nodes with overlaps = 5384
 Number of Nodes with overlaps = 1221
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.780 | TNS=-20.137| WHS=0.041  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 11c364224

Time (s): cpu = 00:06:53 ; elapsed = 00:04:18 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 364
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.242 | TNS=-3.872 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ff7b43c5

Time (s): cpu = 00:07:37 ; elapsed = 00:04:57 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 588
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.053 | TNS=-0.053 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1271cd57f

Time (s): cpu = 00:08:28 ; elapsed = 00:05:41 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.059  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 201044c7a

Time (s): cpu = 00:08:55 ; elapsed = 00:06:06 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 201044c7a

Time (s): cpu = 00:08:55 ; elapsed = 00:06:06 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 201044c7a

Time (s): cpu = 00:08:56 ; elapsed = 00:06:06 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 201044c7a

Time (s): cpu = 00:08:56 ; elapsed = 00:06:07 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 201044c7a

Time (s): cpu = 00:08:56 ; elapsed = 00:06:07 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2115c60ba

Time (s): cpu = 00:09:07 ; elapsed = 00:06:13 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.059  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2115c60ba

Time (s): cpu = 00:09:07 ; elapsed = 00:06:14 . Memory (MB): peak = 4559.738 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2115c60ba

Time (s): cpu = 00:09:08 ; elapsed = 00:06:14 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.63625 %
  Global Horizontal Routing Utilization  = 7.33034 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 220044d17

Time (s): cpu = 00:09:09 ; elapsed = 00:06:15 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 220044d17

Time (s): cpu = 00:09:09 ; elapsed = 00:06:15 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 220044d17

Time (s): cpu = 00:09:19 ; elapsed = 00:06:27 . Memory (MB): peak = 4559.738 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.059  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 220044d17

Time (s): cpu = 00:09:19 ; elapsed = 00:06:27 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:19 ; elapsed = 00:06:27 . Memory (MB): peak = 4559.738 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:26 ; elapsed = 00:06:31 . Memory (MB): peak = 4559.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/hybrid_lht/models/hybrid_lht/hdl_prj_768p/vivado_prj/Hybrid_LHT_vivado.runs/impl_1/Hybrid_LHT_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Hybrid_LHT_drc_routed.rpt -pb Hybrid_LHT_drc_routed.pb -rpx Hybrid_LHT_drc_routed.rpx
Command: report_drc -file Hybrid_LHT_drc_routed.rpt -pb Hybrid_LHT_drc_routed.pb -rpx Hybrid_LHT_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/hybrid_lht/models/hybrid_lht/hdl_prj_768p/vivado_prj/Hybrid_LHT_vivado.runs/impl_1/Hybrid_LHT_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Hybrid_LHT_methodology_drc_routed.rpt -pb Hybrid_LHT_methodology_drc_routed.pb -rpx Hybrid_LHT_methodology_drc_routed.rpx
Command: report_methodology -file Hybrid_LHT_methodology_drc_routed.rpt -pb Hybrid_LHT_methodology_drc_routed.pb -rpx Hybrid_LHT_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/hybrid_lht/models/hybrid_lht/hdl_prj_768p/vivado_prj/Hybrid_LHT_vivado.runs/impl_1/Hybrid_LHT_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Hybrid_LHT_power_routed.rpt -pb Hybrid_LHT_power_summary_routed.pb -rpx Hybrid_LHT_power_routed.rpx
Command: report_power -file Hybrid_LHT_power_routed.rpt -pb Hybrid_LHT_power_summary_routed.pb -rpx Hybrid_LHT_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
143 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 4559.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Hybrid_LHT_route_status.rpt -pb Hybrid_LHT_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Hybrid_LHT_timing_summary_routed.rpt -pb Hybrid_LHT_timing_summary_routed.pb -rpx Hybrid_LHT_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Hybrid_LHT_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Hybrid_LHT_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Hybrid_LHT_bus_skew_routed.rpt -pb Hybrid_LHT_bus_skew_routed.pb -rpx Hybrid_LHT_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar  5 10:18:02 2020...
[Thu Mar  5 10:18:04 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:13:44 . Memory (MB): peak = 297.238 ; gain = 0.000
### Implementation Complete.
### Running PostPARTiming in Xilinx Vivado 2019.1 ...
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Netlist 29-17] Analyzing 6956 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2068.273 ; gain = 87.215
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2068.273 ; gain = 87.215
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2079.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 61 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2079.523 ; gain = 1782.285
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2691.082 ; gain = 611.559
### PostPARTiming Complete.
### Close Xilinx Vivado 2019.1 project.
INFO: [Common 17-206] Exiting Vivado at Thu Mar  5 10:19:11 2020...

Elapsed time is 897.6066 seconds.
