Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Tue Jun  8 17:42:31 2021
| Host              : ip-172-31-48-57.ec2.internal running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing -cell WRAPPER_INST/CL -delay_type min -max_paths 10 -sort_by group -input_pins -file /home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/reports/21_06_08-145203.postroute_design_timing_min.rpt
| Design            : top_sp
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.112ns (38.095%)  route 0.182ns (61.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.768ns
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Net Delay (Source):      2.498ns (routing 0.309ns, distribution 2.189ns)
  Clock Net Delay (Destination): 2.794ns (routing 0.338ns, distribution 2.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.498     5.923    boundary       <hidden>
    SLR Crossing[1->2]   
    SLICE_X83Y658        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y658        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     5.982 f  reconfigurable <hidden>
                         net (fo=14, routed)          0.173     6.155    reconfigurable <hidden>
    SLICE_X83Y676                                                     f  reconfigurable <hidden>
    SLICE_X83Y676        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.053     6.208 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.009     6.217    reconfigurable <hidden>
    SLICE_X83Y676        FDSE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.794     5.768    boundary       <hidden>
    SLR Crossing[1->2]   
    SLICE_X83Y676        FDSE                                         r  reconfigurable <hidden>
                         clock pessimism              0.378     6.146                     
    SLICE_X83Y676        FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.208    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -6.208                     
                         arrival time                           6.217                     
  -------------------------------------------------------------------
                         slack                                  0.009                     

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.138ns (53.282%)  route 0.121ns (46.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.758ns
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Net Delay (Source):      2.567ns (routing 0.309ns, distribution 2.258ns)
  Clock Net Delay (Destination): 2.784ns (routing 0.338ns, distribution 2.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.567     5.992    boundary       <hidden>
    SLICE_X56Y482        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y482        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     6.053 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.112     6.165    reconfigurable <hidden>
    SLICE_X55Y478                                                     r  reconfigurable <hidden>
    SLICE_X55Y478        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.077     6.242 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.009     6.251    reconfigurable <hidden>
    SLICE_X55Y478        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.784     5.758    boundary       <hidden>
    SLICE_X55Y478        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.422     6.180                     
    SLICE_X55Y478        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.242    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -6.242                     
                         arrival time                           6.251                     
  -------------------------------------------------------------------
                         slack                                  0.009                     

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.123ns (62.755%)  route 0.073ns (37.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.834ns
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      2.551ns (routing 0.309ns, distribution 2.242ns)
  Clock Net Delay (Destination): 2.860ns (routing 0.338ns, distribution 2.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.551     5.976    boundary       <hidden>
    SLICE_X55Y489        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y489        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     6.035 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.063     6.098    reconfigurable <hidden>
    SLICE_X56Y489                                                     r  reconfigurable <hidden>
    SLICE_X56Y489        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.064     6.162 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.010     6.172    reconfigurable <hidden>
    SLICE_X56Y489        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.860     5.834    boundary       <hidden>
    SLICE_X56Y489        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.267     6.101                     
    SLICE_X56Y489        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     6.163    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -6.163                     
                         arrival time                           6.172                     
  -------------------------------------------------------------------
                         slack                                  0.009                     

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.123ns (62.755%)  route 0.073ns (37.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.833ns
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Net Delay (Source):      2.550ns (routing 0.309ns, distribution 2.241ns)
  Clock Net Delay (Destination): 2.859ns (routing 0.338ns, distribution 2.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.550     5.975    boundary       <hidden>
    SLICE_X55Y491        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y491        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     6.034 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.063     6.097    reconfigurable <hidden>
    SLICE_X56Y491                                                     r  reconfigurable <hidden>
    SLICE_X56Y491        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.064     6.161 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.010     6.171    reconfigurable <hidden>
    SLICE_X56Y491        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.859     5.833    boundary       <hidden>
    SLICE_X56Y491        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.267     6.100                     
    SLICE_X56Y491        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     6.162    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -6.162                     
                         arrival time                           6.171                     
  -------------------------------------------------------------------
                         slack                                  0.009                     

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.112ns (58.639%)  route 0.079ns (41.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.246ns
    Source Clock Delay      (SCD):    6.349ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Net Delay (Source):      2.924ns (routing 0.309ns, distribution 2.615ns)
  Clock Net Delay (Destination): 3.272ns (routing 0.338ns, distribution 2.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.924     6.349    boundary       <hidden>
    SLR Crossing[1->2]   
    SLICE_X9Y773         FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X9Y773         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     6.408 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.069     6.477    reconfigurable <hidden>
    SLICE_X7Y773                                                      r  reconfigurable <hidden>
    SLICE_X7Y773         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.053     6.530 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.010     6.540    reconfigurable <hidden>
    SLICE_X7Y773         FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      3.272     6.246    boundary       <hidden>
    SLR Crossing[1->2]   
    SLICE_X7Y773         FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.223     6.469                     
    SLICE_X7Y773         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.531    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -6.531                     
                         arrival time                           6.540                     
  -------------------------------------------------------------------
                         slack                                  0.009                     

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINPBDINP[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.059ns (32.961%)  route 0.120ns (67.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    6.178ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Net Delay (Source):      2.753ns (routing 0.309ns, distribution 2.444ns)
  Clock Net Delay (Destination): 3.165ns (routing 0.338ns, distribution 2.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.753     6.178    boundary       <hidden>
    SLR Crossing[1->2]   
    SLICE_X47Y673        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y673        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     6.237 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.120     6.357    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[71]
    RAMB36_X3Y134        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINPBDINP[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      3.165     6.139    boundary       WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLR Crossing[1->2]   
    RAMB36_X3Y134        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.237     6.376                     
    RAMB36_X3Y134        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINPBDINP[3])
                                                     -0.028     6.348    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -6.348                     
                         arrival time                           6.357                     
  -------------------------------------------------------------------
                         slack                                  0.009                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[3].reg_reg[3][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[2].reg_reg[2][53]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.059ns (37.107%)  route 0.100ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.818ns
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      2.549ns (routing 0.309ns, distribution 2.240ns)
  Clock Net Delay (Destination): 2.844ns (routing 0.338ns, distribution 2.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.549     5.974    boundary       WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/clk_extra_a3
    SLR Crossing[1->2]   
    SLICE_X83Y870        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[3].reg_reg[3][53]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X83Y870        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     6.033 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[3].reg_reg[3][53]/Q
                         net (fo=2, routed)           0.100     6.133    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/output[885]
    SLICE_X83Y869        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[2].reg_reg[2][53]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.844     5.818    boundary       WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/clk_extra_a3
    SLR Crossing[1->2]   
    SLICE_X83Y869        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[2].reg_reg[2][53]/C
                         clock pessimism              0.243     6.061                     
    SLICE_X83Y869        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.123    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[2].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/in_buf/regX_gen[2].reg_reg[2][53]
  -------------------------------------------------------------------
                         required time                         -6.123                     
                         arrival time                           6.133                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.118ns (62.434%)  route 0.071ns (37.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    6.026ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      2.601ns (routing 0.309ns, distribution 2.292ns)
  Clock Net Delay (Destination): 2.918ns (routing 0.338ns, distribution 2.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.601     6.026    boundary       <hidden>
    SLR Crossing[1->2]   
    SLICE_X65Y729        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y729        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     6.086 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.059     6.145    reconfigurable <hidden>
    SLICE_X66Y729                                                     r  reconfigurable <hidden>
    SLICE_X66Y729        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.058     6.203 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.012     6.215    reconfigurable <hidden>
    SLICE_X66Y729        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.918     5.892    boundary       <hidden>
    SLR Crossing[1->2]   
    SLICE_X66Y729        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.251     6.143                     
    SLICE_X66Y729        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     6.205    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -6.205                     
                         arrival time                           6.215                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DINBDIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.146%)  route 0.119ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.135ns
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      2.750ns (routing 0.309ns, distribution 2.441ns)
  Clock Net Delay (Destination): 3.161ns (routing 0.338ns, distribution 2.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.750     6.175    boundary       <hidden>
    SLR Crossing[1->2]   
    SLICE_X47Y677        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y677        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     6.234 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.119     6.353    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[134]
    RAMB36_X3Y135        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DINBDIN[30]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      3.161     6.135    boundary       WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLR Crossing[1->2]   
    RAMB36_X3Y135        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.236     6.371                     
    RAMB36_X3Y135        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[30])
                                                     -0.028     6.343    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -6.343                     
                         arrival time                           6.353                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DINADIN[21]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.135ns
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      2.745ns (routing 0.309ns, distribution 2.436ns)
  Clock Net Delay (Destination): 3.161ns (routing 0.338ns, distribution 2.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     3.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      2.745     6.170    boundary       <hidden>
    SLR Crossing[1->2]   
    SLICE_X48Y678        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y678        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     6.228 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.125     6.353    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[93]
    RAMB36_X3Y135        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DINADIN[21]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=168761, routed)      3.161     6.135    boundary       WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLR Crossing[1->2]   
    RAMB36_X3Y135        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.236     6.371                     
    RAMB36_X3Y135        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[21])
                                                     -0.028     6.343    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[1].heavy_hash_blk_dut/heavy_hash_dut/hashout_fifo_out/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -6.343                     
                         arrival time                           6.353                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/shifted_data_in_reg[8][127]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.059ns (29.798%)  route 0.139ns (70.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    5.964ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      2.548ns (routing 0.412ns, distribution 2.136ns)
  Clock Net Delay (Destination): 2.971ns (routing 0.453ns, distribution 2.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.548     5.964    boundary       WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[1->0]   
    SLICE_X107Y144       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/shifted_data_in_reg[8][127]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X107Y144       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     6.023 r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/shifted_data_in_reg[8][127]/Q
                         net (fo=1, routed)           0.139     6.162    reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[19]
    RAMB36_X7Y28         RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[24]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.971     5.934    boundary       WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLR Crossing[1->0]   
    RAMB36_X7Y28         RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.246     6.180                     
    RAMB36_X7Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[24])
                                                     -0.028     6.152    reconfigurable   WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.152                     
                         arrival time                           6.162                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.060ns (32.967%)  route 0.122ns (67.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.816ns
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      2.542ns (routing 0.412ns, distribution 2.130ns)
  Clock Net Delay (Destination): 2.853ns (routing 0.453ns, distribution 2.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.542     5.958    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLR Crossing[1->0]   
    SLICE_X99Y214        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X99Y214        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     6.018 r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=29, routed)          0.122     6.140    reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_di_o[3]
    SLICE_X97Y213        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.853     5.816    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X97Y213        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.252     6.068                     
    SLICE_X97Y213        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     6.130    reconfigurable   WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.130                     
                         arrival time                           6.140                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.060ns (40.000%)  route 0.090ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.778ns
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      2.538ns (routing 0.412ns, distribution 2.126ns)
  Clock Net Delay (Destination): 2.815ns (routing 0.453ns, distribution 2.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.538     5.954    boundary       WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X94Y278        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X94Y278        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     6.014 r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.090     6.104    reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]_0[0]
    SLICE_X95Y278        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.815     5.778    boundary       WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X95Y278        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C
                         clock pessimism              0.256     6.034                     
    SLICE_X95Y278        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.094    reconfigurable   WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.094                     
                         arrival time                           6.104                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.770ns
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      2.502ns (routing 0.412ns, distribution 2.090ns)
  Clock Net Delay (Destination): 2.807ns (routing 0.453ns, distribution 2.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.502     5.918    boundary       WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[1->0]   
    SLICE_X106Y275       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y275       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     5.977 r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]/Q
                         net (fo=3, routed)           0.068     6.045    reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[50]
    SLICE_X106Y276       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.807     5.770    boundary       WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[1->0]   
    SLICE_X106Y276       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]/C
                         clock pessimism              0.203     5.973                     
    SLICE_X106Y276       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.035    reconfigurable   WRAPPER_INST/CL/CL_ILA_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.035                     
                         arrival time                           6.045                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO_ILA/inst/PROBE_PIPE.shift_probes_reg[0][56]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.500%)  route 0.100ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.773ns
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Net Delay (Source):      2.523ns (routing 0.412ns, distribution 2.111ns)
  Clock Net Delay (Destination): 2.810ns (routing 0.453ns, distribution 2.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.523     5.939    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X106Y243       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y243       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     5.999 r  reconfigurable <hidden>
                         net (fo=3, routed)           0.100     6.099    reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/probe10[2]
    SLICE_X107Y243       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/PROBE_PIPE.shift_probes_reg[0][56]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.810     5.773    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/clk1x
    SLR Crossing[1->0]   
    SLICE_X107Y243       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/PROBE_PIPE.shift_probes_reg[0][56]/C
                         clock pessimism              0.256     6.029                     
    SLICE_X107Y243       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     6.089    reconfigurable   WRAPPER_INST/CL/CL_VIO_ILA/inst/PROBE_PIPE.shift_probes_reg[0][56]
  -------------------------------------------------------------------
                         required time                         -6.089                     
                         arrival time                           6.099                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/target_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.059ns (29.500%)  route 0.141ns (70.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.914ns
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      2.635ns (routing 0.412ns, distribution 2.223ns)
  Clock Net Delay (Destination): 2.951ns (routing 0.453ns, distribution 2.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.635     6.051    boundary       <hidden>
    SLICE_X75Y558        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X75Y558        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     6.110 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.141     6.251    reconfigurable WRAPPER_INST/CL/top_ins/target_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/DIA0
    SLICE_X76Y558        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/top_ins/target_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.951     5.914    boundary       WRAPPER_INST/CL/top_ins/target_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X76Y558        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/top_ins/target_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.252     6.166                     
    SLICE_X76Y558        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     6.241    reconfigurable   WRAPPER_INST/CL/top_ins/target_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -6.241                     
                         arrival time                           6.251                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/AXIL_OCL_REG_SLC/inst/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.059ns (23.790%)  route 0.189ns (76.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.773ns
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Net Delay (Source):      2.532ns (routing 0.412ns, distribution 2.120ns)
  Clock Net Delay (Destination): 2.810ns (routing 0.453ns, distribution 2.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.532     5.948    boundary       WRAPPER_INST/CL/AXIL_OCL_REG_SLC/inst/aw.aw_pipe/aclk
    SLR Crossing[1->0]   
    SLICE_X106Y239       FDRE                                         r  reconfigurable WRAPPER_INST/CL/AXIL_OCL_REG_SLC/inst/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X106Y239       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     6.007 r  reconfigurable WRAPPER_INST/CL/AXIL_OCL_REG_SLC/inst/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=2, routed)           0.189     6.196    reconfigurable <hidden>
    SLICE_X107Y242       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.810     5.773    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X107Y242       FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.351     6.124                     
    SLICE_X107Y242       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     6.186    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -6.186                     
                         arrival time                           6.196                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.082ns (40.196%)  route 0.122ns (59.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.924ns
    Source Clock Delay      (SCD):    6.051ns
    Clock Pessimism Removal (CPR):    -0.261ns
  Clock Net Delay (Source):      2.635ns (routing 0.412ns, distribution 2.223ns)
  Clock Net Delay (Destination): 2.961ns (routing 0.453ns, distribution 2.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.635     6.051    boundary       WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X57Y466        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y466        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     6.111 r  reconfigurable WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/Q
                         net (fo=7, routed)           0.100     6.211    reconfigurable WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]
    SLICE_X58Y466                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/I0
    SLICE_X58Y466        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     6.233 r  reconfigurable WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/O
                         net (fo=1, routed)           0.022     6.255    reconfigurable WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0
    SLICE_X58Y466        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.961     5.924    boundary       WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y466        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism              0.261     6.185                     
    SLICE_X58Y466        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     6.245    reconfigurable   WRAPPER_INST/CL/top_ins/block_header_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.245                     
                         arrival time                           6.255                     
  -------------------------------------------------------------------
                         slack                                  0.010                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.058ns (28.856%)  route 0.143ns (71.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.944ns
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      2.556ns (routing 0.412ns, distribution 2.144ns)
  Clock Net Delay (Destination): 2.981ns (routing 0.453ns, distribution 2.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.556     5.972    boundary       WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLR Crossing[1->0]   
    SLICE_X107Y138       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/shifted_data_in_reg[8][64]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X107Y138       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     6.030 r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/shifted_data_in_reg[8][64]/Q
                         net (fo=1, routed)           0.143     6.173    reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[25]
    RAMB36_X7Y26         RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[25]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.981     5.944    boundary       WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLR Crossing[1->0]   
    RAMB36_X7Y26         RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.246     6.190                     
    RAMB36_X7Y26         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[25])
                                                     -0.028     6.162    reconfigurable   WRAPPER_INST/CL/CL_ILA_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.162                     
                         arrival time                           6.173                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.817ns
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      2.555ns (routing 0.412ns, distribution 2.143ns)
  Clock Net Delay (Destination): 2.854ns (routing 0.453ns, distribution 2.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.555     5.971    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X102Y222       FDSE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X102Y222       FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     6.029 r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[10]/Q
                         net (fo=1, routed)           0.113     6.142    reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/shift_reg1_reg_n_0_[10]
    SLICE_X101Y222       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       2.854     5.817    boundary       WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLR Crossing[1->0]   
    SLICE_X101Y222       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[10]/C
                         clock pessimism              0.252     6.069                     
    SLICE_X101Y222       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     6.131    reconfigurable   WRAPPER_INST/CL/CL_VIO_ILA/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.131                     
                         arrival time                           6.142                     
  -------------------------------------------------------------------
                         slack                                  0.011                     

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.094ns (51.087%)  route 0.090ns (48.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.586ns
    Source Clock Delay      (SCD):    5.790ns
    Clock Pessimism Removal (CPR):    0.690ns
  Clock Net Delay (Source):      2.542ns (routing 0.441ns, distribution 2.101ns)
  Clock Net Delay (Destination): 2.831ns (routing 0.481ns, distribution 2.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508     2.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463     3.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.542     5.790    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/tck
    SLICE_X96Y253        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X96Y253        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.849 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/Q
                         net (fo=1, routed)           0.061     5.910    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[4]
    SLICE_X97Y253                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[3]_i_1/I0
    SLICE_X97Y253        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     5.945 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[3]_i_1/O
                         net (fo=1, routed)           0.029     5.974    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[3]_i_1_n_0
    SLICE_X97Y253        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.831     6.586    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/tck
    SLICE_X97Y253        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
                         clock pessimism             -0.690     5.896                     
    SLICE_X97Y253        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     5.956    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.956                     
                         arrival time                           5.974                     
  -------------------------------------------------------------------
                         slack                                  0.018                     

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Net Delay (Source):      1.536ns (routing 0.263ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.291ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.536     3.601    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/tck
    SLICE_X103Y256       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X103Y256       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.640 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     3.675    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X103Y256       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.702     4.082    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/tck
    SLICE_X103Y256       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -0.475     3.607                     
    SLICE_X103Y256       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     3.654    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.654                     
                         arrival time                           3.675                     
  -------------------------------------------------------------------
                         slack                                  0.021                     

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.059ns (33.333%)  route 0.118ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.573ns
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.690ns
  Clock Net Delay (Source):      2.541ns (routing 0.441ns, distribution 2.100ns)
  Clock Net Delay (Destination): 2.818ns (routing 0.481ns, distribution 2.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508     2.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463     3.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.541     5.789    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X96Y248        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X96Y248        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     5.848 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.118     5.966    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X99Y248        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.818     6.573    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X99Y248        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -0.690     5.883                     
    SLICE_X99Y248        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.945    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.945                     
                         arrival time                           5.966                     
  -------------------------------------------------------------------
                         slack                                  0.021                     

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.060ns (41.667%)  route 0.084ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.596ns
    Source Clock Delay      (SCD):    5.785ns
    Clock Pessimism Removal (CPR):    0.749ns
  Clock Net Delay (Source):      2.537ns (routing 0.441ns, distribution 2.096ns)
  Clock Net Delay (Destination): 2.841ns (routing 0.481ns, distribution 2.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508     2.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463     3.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.537     5.785    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X99Y253        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X99Y253        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     5.845 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.084     5.929    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X99Y254        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.841     6.596    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X99Y254        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism             -0.749     5.847                     
    SLICE_X99Y254        RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.060     5.907    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -5.907                     
                         arrival time                           5.929                     
  -------------------------------------------------------------------
                         slack                                  0.022                     

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.060ns (28.985%)  route 0.147ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.596ns
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Net Delay (Source):      2.531ns (routing 0.441ns, distribution 2.090ns)
  Clock Net Delay (Destination): 2.841ns (routing 0.481ns, distribution 2.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508     2.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463     3.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.531     5.779    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X100Y254       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X100Y254       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     5.839 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.147     5.986    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X99Y254        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.841     6.596    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X99Y254        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -0.691     5.905                     
    SLICE_X99Y254        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.058     5.963    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -5.963                     
                         arrival time                           5.986                     
  -------------------------------------------------------------------
                         slack                                  0.023                     

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.057ns (25.000%)  route 0.171ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.596ns
    Source Clock Delay      (SCD):    5.779ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Net Delay (Source):      2.531ns (routing 0.441ns, distribution 2.090ns)
  Clock Net Delay (Destination): 2.841ns (routing 0.481ns, distribution 2.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508     2.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463     3.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.531     5.779    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X100Y254       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X100Y254       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     5.836 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.171     6.007    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X99Y254        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.841     6.596    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X99Y254        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.691     5.905                     
    SLICE_X99Y254        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     5.983    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -5.983                     
                         arrival time                           6.007                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Net Delay (Source):      1.549ns (routing 0.263ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.291ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.549     3.614    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X95Y243        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y243        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     3.653 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.038     3.691    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X95Y243        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.716     4.096    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X95Y243        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -0.476     3.620                     
    SLICE_X95Y243        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.667    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.667                     
                         arrival time                           3.691                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    3.601ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Net Delay (Source):      1.536ns (routing 0.263ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.291ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.536     3.601    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X102Y253       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X102Y253       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.638 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.041     3.679    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X102Y253       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.702     4.082    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X102Y253       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism             -0.475     3.607                     
    SLICE_X102Y253       FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.654    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.654                     
                         arrival time                           3.679                     
  -------------------------------------------------------------------
                         slack                                  0.025                     

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.096ns
    Source Clock Delay      (SCD):    3.614ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Net Delay (Source):      1.549ns (routing 0.263ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.291ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.549     3.614    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X95Y243        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y243        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.651 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.041     3.692    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X95Y243        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.716     4.096    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X95Y243        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism             -0.476     3.620                     
    SLICE_X95Y243        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.667    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.667                     
                         arrival time                           3.692                     
  -------------------------------------------------------------------
                         slack                                  0.025                     

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.037ns (45.122%)  route 0.045ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.080ns
    Source Clock Delay      (SCD):    3.599ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Net Delay (Source):      1.534ns (routing 0.263ns, distribution 1.271ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.291ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.534     3.599    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X100Y254       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X100Y254       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.636 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.045     3.681    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[2]
    SLICE_X100Y254       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.700     4.080    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X100Y254       FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.475     3.605                     
    SLICE_X100Y254       FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     3.652    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.652                     
                         arrival time                           3.681                     
  -------------------------------------------------------------------
                         slack                                  0.029                     

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.616ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      1.551ns (routing 0.263ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.291ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.551     3.616    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X92Y245        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y245        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.655 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.094     3.749    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X91Y245        FDPE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.718     4.098    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y245        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.429     3.669                     
    SLICE_X91Y245        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     3.649    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.649                     
                         arrival time                           3.749                     
  -------------------------------------------------------------------
                         slack                                  0.100                     

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      1.565ns (routing 0.248ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.277ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.146     1.925    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.942 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       1.565     3.507    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X92Y244        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y244        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     3.546 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.094     3.640    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X91Y244        FDPE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.166     1.588    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.607 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       1.742     3.349    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X91Y244        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.208     3.557                     
    SLICE_X91Y244        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     3.537    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.537                     
                         arrival time                           3.640                     
  -------------------------------------------------------------------
                         slack                                  0.103                     

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      1.548ns (routing 0.263ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.291ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.548     3.613    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y243        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X91Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.652 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     3.754    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X93Y243        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.719     4.099    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y243        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.429     3.670                     
    SLICE_X93Y243        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     3.650    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.650                     
                         arrival time                           3.754                     
  -------------------------------------------------------------------
                         slack                                  0.104                     

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      1.548ns (routing 0.263ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.291ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.548     3.613    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y243        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X91Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.652 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     3.754    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X93Y243        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.719     4.099    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X93Y243        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.429     3.670                     
    SLICE_X93Y243        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     3.650    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.650                     
                         arrival time                           3.754                     
  -------------------------------------------------------------------
                         slack                                  0.104                     

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      1.548ns (routing 0.263ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.291ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.548     3.613    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y243        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X91Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.652 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     3.754    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X93Y243        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.719     4.099    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X93Y243        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.429     3.670                     
    SLICE_X93Y243        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     3.650    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.650                     
                         arrival time                           3.754                     
  -------------------------------------------------------------------
                         slack                                  0.104                     

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      1.548ns (routing 0.263ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.291ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.548     3.613    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y243        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X91Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.652 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     3.754    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X93Y243        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.719     4.099    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X93Y243        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.429     3.670                     
    SLICE_X93Y243        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     3.650    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.650                     
                         arrival time                           3.754                     
  -------------------------------------------------------------------
                         slack                                  0.104                     

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      1.548ns (routing 0.263ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.291ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.548     3.613    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y243        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X91Y243        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.652 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     3.754    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X93Y243        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.719     4.099    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X93Y243        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.429     3.670                     
    SLICE_X93Y243        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     3.650    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.650                     
                         arrival time                           3.754                     
  -------------------------------------------------------------------
                         slack                                  0.104                     

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.098ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      1.547ns (routing 0.263ns, distribution 1.284ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.291ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.547     3.612    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X92Y243        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y243        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.650 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     3.757    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X94Y243        FDPE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         1.718     4.098    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X94Y243        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.429     3.669                     
    SLICE_X94Y243        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     3.649    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -3.649                     
                         arrival time                           3.757                     
  -------------------------------------------------------------------
                         slack                                  0.108                     

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.341ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      1.560ns (routing 0.248ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.277ns, distribution 1.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.146     1.925    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.942 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       1.560     3.502    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X97Y250        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X97Y250        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.541 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.096     3.637    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X96Y250        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.166     1.588    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.607 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       1.734     3.341    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLR Crossing[1->0]   
    SLICE_X96Y250        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.207     3.548                     
    SLICE_X96Y250        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.528    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -3.528                     
                         arrival time                           3.637                     
  -------------------------------------------------------------------
                         slack                                  0.109                     

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      1.557ns (routing 0.248ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.277ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.424     1.549    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.779 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.146     1.925    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.942 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       1.557     3.499    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[1->0]   
    SLICE_X99Y250        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X99Y250        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.538 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         0.108     3.646    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X97Y250        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.578     1.717    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.422 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.166     1.588    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.607 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31551, routed)       1.740     3.347    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[1->0]   
    SLICE_X97Y250        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.208     3.555                     
    SLICE_X97Y250        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     3.535    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         -3.535                     
                         arrival time                           3.646                     
  -------------------------------------------------------------------
                         slack                                  0.111                     

Slack (MET) :             2.853ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drck rise@0.000ns - drck rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.187ns (6.121%)  route 2.868ns (93.879%))
  Logic Levels:           4  (LUT1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.450ns (routing 0.429ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.484ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.450     1.575    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.614 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.521     2.135    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X146Y420       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X146Y420       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.174 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=56, routed)          1.362     3.536    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X143Y359                                                    f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/I2
    SLICE_X143Y359       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.059     3.595 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=69, routed)          0.693     4.288    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X102Y356                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/I1
    SLICE_X102Y356       LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     4.329 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.051     4.380    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
    SLICE_X102Y358                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/I0
    SLICE_X102Y358       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     4.395 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.756     5.151    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X143Y388                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/I2
    SLICE_X143Y388       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     5.184 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/O
                         net (fo=1, routed)           0.006     5.190    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3_n_0
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.624     1.763    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.815 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.776     2.591    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism             -0.301     2.290                     
    SLICE_X143Y388       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.337    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.337                     
                         arrival time                           5.190                     
  -------------------------------------------------------------------
                         slack                                  2.853                     

Slack (MET) :             3.083ns  (arrival time - required time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drck fall@16.000ns - drck fall@16.000ns)
  Data Path Delay:        3.171ns  (logic 0.311ns (9.808%)  route 2.860ns (90.192%))
  Logic Levels:           7  (LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 18.474 - 16.000 ) 
    Source Clock Delay      (SCD):    2.132ns = ( 18.132 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.450ns (routing 0.429ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.484ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck fall edge)      16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.052    16.052    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    16.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.450    17.575    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    17.614 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.518    18.132    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tck_i_reg
    SLICE_X144Y420       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y420       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    18.170 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.061    18.231    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O
    SLICE_X145Y420                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/I1
    SLICE_X145Y420       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.060    18.291 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          0.922    19.213    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X143Y359                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/I0
    SLICE_X143Y359       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014    19.227 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=69, routed)          0.693    19.920    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X102Y356                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/I1
    SLICE_X102Y356       LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041    19.961 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.051    20.012    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
    SLICE_X102Y358                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/I0
    SLICE_X102Y358       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015    20.027 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.953    20.980    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X144Y418                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/I5
    SLICE_X144Y418       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.060    21.040 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.123    21.163    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X144Y424                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/I1
    SLICE_X144Y424       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.059    21.222 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.048    21.270    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg_reg[0]
    SLICE_X144Y423                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/I2
    SLICE_X144Y423       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024    21.294 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.009    21.303    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck fall edge)      16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.057    16.057    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082    16.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.624    17.763    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052    17.815 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.659    18.474    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tck_i_reg
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism             -0.301    18.173                     
    SLICE_X144Y423       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047    18.220    static           static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                        -18.220                     
                         arrival time                          21.303                     
  -------------------------------------------------------------------
                         slack                                  3.083                     




