// Seed: 3518060217
module module_0 (
    output tri0 id_0
);
  wire id_2;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_1.id_0  = 0;
endmodule
module module_1 (
    output wor id_0,
    input  tri id_1
);
  assign id_0 = (id_1);
  module_0 modCall_1 (id_0);
endmodule
module module_2;
  uwire id_1;
  ;
  module_3 modCall_1 (id_1);
  assign id_1 = -1;
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  assign module_2.id_1 = 0;
  wire  id_2;
  logic id_3 = -1'b0;
  assign id_2 = id_2;
endmodule
module module_4 (
    input uwire id_0,
    input supply0 id_1,
    output wor id_2,
    input wand id_3,
    input tri id_4,
    output wire id_5,
    input wand id_6,
    output uwire id_7,
    input tri1 id_8
);
  logic id_10 = 1 * 1;
  struct packed {logic id_11;} id_12;
  module_3 modCall_1 (id_10);
endmodule : SymbolIdentifier
