
---------- Begin Simulation Statistics ----------
final_tick                                19283417500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    423                       # Simulator instruction rate (inst/s)
host_mem_usage                                9618312                       # Number of bytes of host memory used
host_op_rate                                      433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33021.79                       # Real time elapsed on the host
host_tick_rate                                 373584                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13954689                       # Number of instructions simulated
sim_ops                                      14302256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012336                       # Number of seconds simulated
sim_ticks                                 12336395000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.307671                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  410182                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               421531                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                668                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6661                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            427189                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5413                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6348                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              935                       # Number of indirect misses.
system.cpu.branchPred.lookups                  480879                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20123                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1299                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2849298                       # Number of instructions committed
system.cpu.committedOps                       2899376                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.206334                       # CPI: cycles per instruction
system.cpu.discardedOps                         13489                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1554179                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            144458                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           764814                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2989515                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311883                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      608                       # number of quiesce instructions executed
system.cpu.numCycles                          9135800                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       608                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1963095     67.71%     67.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2971      0.10%     67.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                 147687      5.09%     72.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                785623     27.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2899376                       # Class of committed instruction
system.cpu.quiesceCycles                     10602432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6146285                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          696                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        705648                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257916                       # Transaction distribution
system.membus.trans_dist::ReadResp             263940                       # Transaction distribution
system.membus.trans_dist::WriteReq              95141                       # Transaction distribution
system.membus.trans_dist::WriteResp             95141                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          630                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5463                       # Transaction distribution
system.membus.trans_dist::ReadExReq               251                       # Transaction distribution
system.membus.trans_dist::ReadExResp              251                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5328                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           697                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       346637                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        346637                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       696065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       708959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       693274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       693274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1418033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       340928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       340928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22184624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22184624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22645292                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1052739                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000673                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025943                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1052030     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     709      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1052739                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1656980065                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13173250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15462140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2471500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12454970                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1509275825                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27155500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       186368                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       186368                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       527439                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       527439                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4662                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1363968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1363968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1427614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7326                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21823488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21823488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22689844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2474658250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2029895151                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1087311000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5312411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3984308                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9296719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5312411                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3984308                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9296719                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5312411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9296719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3984308                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18593438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3984308                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9296719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13281027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3984308                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1369930                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5354238                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3984308                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13281027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1369930                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18635266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257293                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257293                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        89344                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        89344                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       681984                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       693274                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21823488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22184624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       405089                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       405089    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       405089                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    857648125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1375803000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    449923337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15937233                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    465860569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     15937233                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10638764                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26575997                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    465860569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26575997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    492436567                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36438016                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16318464                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33947648                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7890944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       509952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4917248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5312411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2502145562                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    446242521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2953700494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1429038548                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1322790329                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2751828877                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5312411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3931184110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1769032850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5705529371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15772517                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1328103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     17100620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6640514                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5312411                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     11952925                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     22413031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6640514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     29053544                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     20590780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5312411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     25903191                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5312411                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     10624822                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     15937233                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     25903191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     10624822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5312411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     41840424                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       340992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       342464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       340992                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       340992                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5351                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27641138                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       119322                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27760460                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27641138                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27641138                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27641138                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       119322                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27760460                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16318464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          59200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16525808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5758400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       254976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89975                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5312411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5326353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1322790329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1369930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4798809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1339597832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3273566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15937233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1328103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    446242521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            466781422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3273566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5312411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21263586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1328103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1769032850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1369930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4798809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1806379254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    340733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001469944250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          128                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          128                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464770                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              95574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258218                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89975                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258218                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89975                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5610                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8305020275                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1289710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15075997775                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32197.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58447.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       127                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83477                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258217                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89975                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  227411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    254                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.910418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   844.648571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.739440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          777      3.26%      3.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          616      2.58%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          417      1.75%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          282      1.18%      8.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          362      1.52%     10.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          323      1.35%     11.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          319      1.34%     12.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          317      1.33%     14.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20431     85.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23844                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2015.203125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2007.677706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            47     36.72%     36.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19     14.84%     51.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.78%     52.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.78%     53.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      2.34%     55.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      3.12%     58.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     21.88%     80.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.56%     82.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      1.56%     83.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      4.69%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      7.03%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      4.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           128                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     702.968750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    367.515884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    454.302475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             18     14.06%     14.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      3.12%     17.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      8.59%     25.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      2.34%     28.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      2.34%     30.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.78%     31.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.34%     33.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.78%     34.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.78%     35.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      3.91%     39.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           78     60.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           128                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16508288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5758720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16525808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5758400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1338.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       466.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1339.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    466.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12336264750                       # Total gap between requests
system.mem_ctrls.avgGap                      35429.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16301888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        59072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5234592.439687606879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5326353.444421972148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1321446662.497431278229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1369930.194355806569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4788432.925502141938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3377323.764357415494                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15937232.878811029717                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1250284.219984849682                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 446242520.606708824635                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       254976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          631                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     57975720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59557290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14886205310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     32915550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39343905                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  42261609940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3615323625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     47213875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 202840502875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     56616.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57935.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58382.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    124209.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42533.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66975610.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1176863.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    184429.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2358171.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7071049405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    667380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4599862095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1216                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           608                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10899295.847039                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    17833144.450109                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          608    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1200000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    397093000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             608                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12656645625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6626771875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1394534                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1394534                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1394534                       # number of overall hits
system.cpu.icache.overall_hits::total         1394534                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5328                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5328                       # number of overall misses
system.cpu.icache.overall_misses::total          5328                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    231963125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    231963125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    231963125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    231963125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1399862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1399862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1399862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1399862                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003806                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003806                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003806                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003806                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43536.622560                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43536.622560                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43536.622560                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43536.622560                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5328                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5328                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5328                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5328                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    223727375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    223727375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    223727375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    223727375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003806                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003806                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41990.873686                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41990.873686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41990.873686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41990.873686                       # average overall mshr miss latency
system.cpu.icache.replacements                   5145                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1394534                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1394534                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5328                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5328                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    231963125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    231963125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1399862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1399862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003806                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003806                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43536.622560                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43536.622560                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    223727375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    223727375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41990.873686                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41990.873686                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.917676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1689251                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5145                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            328.328669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.917676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.820152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.820152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2805051                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2805051                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       232017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           232017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       232017                       # number of overall hits
system.cpu.dcache.overall_hits::total          232017                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1196                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1196                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1196                       # number of overall misses
system.cpu.dcache.overall_misses::total          1196                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     91072000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     91072000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     91072000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     91072000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       233213                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       233213                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       233213                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       233213                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76147.157191                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76147.157191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76147.157191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76147.157191                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          630                       # number of writebacks
system.cpu.dcache.writebacks::total               630                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     70636125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     70636125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     70636125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     70636125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13547375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13547375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004065                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004065                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004065                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74510.680380                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74510.680380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74510.680380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74510.680380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.183022                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.183022                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    948                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       146859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          146859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     53752375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     53752375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       147568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       147568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75814.351199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75814.351199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          697                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          623                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          623                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51899500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51899500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13547375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13547375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74461.262554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74461.262554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.385233                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.385233                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        85158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          85158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37319625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37319625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        85645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        85645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76631.673511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76631.673511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18736625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18736625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74647.908367                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74647.908367                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       346637                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       346637                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3614228375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3614228375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10426.551046                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10426.551046                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        71400                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        71400                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       275237                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       275237                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3495047940                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3495047940                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12698.321592                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12698.321592                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.841552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17227                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               949                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.152792                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.841552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999691                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999691                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3706896                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3706896                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19283417500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19283608750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    423                       # Simulator instruction rate (inst/s)
host_mem_usage                                9618312                       # Number of bytes of host memory used
host_op_rate                                      433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33021.94                       # Real time elapsed on the host
host_tick_rate                                 373588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13954698                       # Number of instructions simulated
sim_ops                                      14302271                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012337                       # Number of seconds simulated
sim_ticks                                 12336586250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.306985                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  410183                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               421535                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                669                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6663                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            427190                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5413                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6349                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              936                       # Number of indirect misses.
system.cpu.branchPred.lookups                  480886                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20126                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1299                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2849307                       # Number of instructions committed
system.cpu.committedOps                       2899391                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.206431                       # CPI: cycles per instruction
system.cpu.discardedOps                         13494                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1554195                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            144459                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           764816                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2989762                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311873                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      608                       # number of quiesce instructions executed
system.cpu.numCycles                          9136106                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       608                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1963103     67.71%     67.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2971      0.10%     67.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                 147693      5.09%     72.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                785623     27.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2899391                       # Class of committed instruction
system.cpu.quiesceCycles                     10602432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6146344                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          696                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        705653                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257916                       # Transaction distribution
system.membus.trans_dist::ReadResp             263943                       # Transaction distribution
system.membus.trans_dist::WriteReq              95141                       # Transaction distribution
system.membus.trans_dist::WriteResp             95141                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          632                       # Transaction distribution
system.membus.trans_dist::WriteClean                1                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5464                       # Transaction distribution
system.membus.trans_dist::ReadExReq               251                       # Transaction distribution
system.membus.trans_dist::ReadExResp              251                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5328                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           699                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       346637                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        346637                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       696071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       708965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       693274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       693274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1418041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       340992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       340992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        99840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22184624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22184624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22645612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1052741                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000673                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025943                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1052032     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     709      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1052741                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1656993315                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13173250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15463390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2471500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12466470                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1509275825                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27160500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       186368                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       186368                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       527439                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       527439                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4662                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1363968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1363968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1427614                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7326                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21823488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21823488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22689844                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2474658250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             20.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2029895151                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1087311000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5312329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3984246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9296575                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5312329                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3984246                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9296575                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5312329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9296575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3984246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18593150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3984246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9296575                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13280822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3984246                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1369909                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5354155                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3984246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13280822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1369909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18634977                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257293                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257293                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        89344                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        89344                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       681984                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       693274                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21823488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22184624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       405089                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       405089    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       405089                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    857648125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1375803000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    449916362                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15936986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    465853347                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     15936986                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10638599                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26575585                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    465853347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26575585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    492428933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36438016                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16318464                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33947648                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7890944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       509952                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4917248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5312329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2502106772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    446235603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2953654703                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1429016394                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1322769822                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2751786216                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5312329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3931123166                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1769005425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5705440920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15772272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1328082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     17100355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6640411                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5312329                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     11952739                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     22412683                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6640411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     29053094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     20590461                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5312329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     25902790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5312329                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     10624657                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     15936986                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     25902790                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     10624657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5312329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     41839776                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       340992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       342464                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       340992                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       340992                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5351                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     27640710                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       119320                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       27760030                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     27640710                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     27640710                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     27640710                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       119320                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      27760030                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16318464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          59328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16525936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5758528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       254976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          633                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89977                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5312329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5326271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1322769822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1369909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4809110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1339587441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3283891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15936986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1328082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    446235603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            466784561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3283891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5312329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21263257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1328082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1769005425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1369909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4809110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1806372002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    340733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001469944250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          128                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          128                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464776                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              95574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258220                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89977                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89977                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5610                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8305020275                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1289720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15076050275                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32196.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58446.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       127                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240606                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83477                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258219                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89977                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  227411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    254                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.910418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   844.648571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.739440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          777      3.26%      3.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          616      2.58%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          417      1.75%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          282      1.18%      8.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          362      1.52%     10.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          323      1.35%     11.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          319      1.34%     12.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          317      1.33%     14.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20431     85.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23844                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2015.203125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2007.677706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            47     36.72%     36.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19     14.84%     51.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.78%     52.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.78%     53.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      2.34%     55.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      3.12%     58.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     21.88%     80.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.56%     82.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      1.56%     83.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      4.69%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            9      7.03%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      4.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           128                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     702.968750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    367.515884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    454.302475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             18     14.06%     14.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      3.12%     17.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      8.59%     25.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      2.34%     28.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      2.34%     30.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.78%     31.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.34%     33.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.78%     34.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.78%     35.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      3.91%     39.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           78     60.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           128                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16508416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5758720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16525936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5758528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1338.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       466.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1339.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    466.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12336631250                       # Total gap between requests
system.mem_ctrls.avgGap                      35430.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16301888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        59200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41664                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5234511.289539275691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5326270.871733255684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1321426176.548638105392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1369908.956782918889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4798734.333819455467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3377271.406828611158                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15936985.809182018042                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1250264.837243771646                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 446235602.657096505165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       254976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          633                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     57975720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59557290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14886205310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     32915550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39396405                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  42261609940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3615323625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     47213875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 202840502875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     56616.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57935.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58382.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    124209.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42498.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66763996.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1176863.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    184429.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2358171.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7071049405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    667380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4600053345                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1216                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           608                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10899295.847039                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    17833144.450109                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          608    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1200000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    397093000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             608                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12656836875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6626771875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1394548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1394548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1394548                       # number of overall hits
system.cpu.icache.overall_hits::total         1394548                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5328                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5328                       # number of overall misses
system.cpu.icache.overall_misses::total          5328                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    232006875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232006875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    232006875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232006875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1399876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1399876                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1399876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1399876                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003806                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003806                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003806                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003806                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43544.833896                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43544.833896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43544.833896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43544.833896                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5328                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5328                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5328                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5328                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    223769375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    223769375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    223769375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    223769375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003806                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003806                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41998.756569                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41998.756569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41998.756569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41998.756569                       # average overall mshr miss latency
system.cpu.icache.replacements                   5146                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1394548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1394548                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5328                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5328                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    232006875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232006875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1399876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1399876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003806                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003806                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43544.833896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43544.833896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    223769375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    223769375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41998.756569                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41998.756569                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.917848                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4441889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5577                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            796.465663                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.917848                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.820152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.820152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2805080                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2805080                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       232022                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           232022                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       232022                       # number of overall hits
system.cpu.dcache.overall_hits::total          232022                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1198                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1198                       # number of overall misses
system.cpu.dcache.overall_misses::total          1198                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     91192000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     91192000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     91192000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     91192000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       233220                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       233220                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       233220                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       233220                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005137                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76120.200334                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76120.200334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76120.200334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76120.200334                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          632                       # number of writebacks
system.cpu.dcache.writebacks::total               632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          950                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          950                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          950                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          950                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6420                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     70753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     70753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     70753000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     70753000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13547375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13547375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004073                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004073                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74476.842105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74476.842105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74476.842105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74476.842105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.183022                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.183022                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    950                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       146864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          146864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     53872375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     53872375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       147575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       147575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004818                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004818                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75769.866385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75769.866385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          699                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          623                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          623                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52016375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52016375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13547375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13547375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74415.414878                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74415.414878                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.385233                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.385233                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        85158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          85158                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37319625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37319625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        85645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        85645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76631.673511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76631.673511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5797                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18736625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18736625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74647.908367                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74647.908367                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       346637                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       346637                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3614228375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3614228375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10426.551046                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10426.551046                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        71400                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        71400                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       275237                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       275237                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3495047940                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3495047940                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12698.321592                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12698.321592                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.841539                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              234919                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1462                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            160.683311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.841539                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999691                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999691                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          400                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3706926                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3706926                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19283608750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
