// Seed: 97743815
module module_0 (
    input tri0 id_0
    , id_7, id_8#(
        .id_9 (1),
        .id_10(1),
        .id_11(1),
        .id_12(-1),
        .id_13(1),
        .id_14(1)
    ),
    output wire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output wand id_4,
    output supply1 id_5
);
  logic [1 : 1] id_15;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output wire id_2,
    inout wor id_3,
    output wire id_4,
    output tri0 id_5,
    output wire id_6,
    input wand id_7,
    input wand id_8,
    input supply1 id_9,
    input tri0 id_10
);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_9,
      id_4,
      id_2
  );
endmodule
