<html>
<head>
<title>verilog.js</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<style type="text/css">
.s0 { color: #7a7e85;}
.s1 { color: #bcbec4;}
.s2 { color: #cf8e6d;}
.s3 { color: #bcbec4;}
.s4 { color: #42c3d4;}
.s5 { color: #6aab73;}
.s6 { color: #2aacb8;}
</style>
</head>
<body bgcolor="#1e1f22">
<table CELLSPACING=0 CELLPADDING=5 COLS=1 WIDTH="100%" BGCOLOR="#606060" >
<tr><td><center>
<font face="Arial, Helvetica" color="#000000">
verilog.js</font>
</center></td></tr></table>
<pre><span class="s0">/* 
Language: Verilog 
Author: Jon Evans &lt;jon@craftyjon.com&gt; 
Contributors: Boone Severson &lt;boone.severson@gmail.com&gt; 
Description: Verilog is a hardware description language used in electronic design automation to describe digital and mixed-signal systems. This highlighter supports Verilog and SystemVerilog through IEEE 1800-2012. 
Website: http://www.verilog.com 
*/</span>

<span class="s2">function </span><span class="s1">verilog</span><span class="s3">(</span><span class="s1">hljs</span><span class="s3">) {</span>
  <span class="s2">const </span><span class="s1">SV_KEYWORDS </span><span class="s3">= {</span>
    <span class="s1">$pattern</span><span class="s3">: </span><span class="s4">/[\w\$]+/</span><span class="s3">,</span>
    <span class="s1">keyword</span><span class="s3">:</span>
      <span class="s5">'accept_on alias always always_comb always_ff always_latch and assert assign ' </span><span class="s3">+</span>
      <span class="s5">'assume automatic before begin bind bins binsof bit break buf|0 bufif0 bufif1 ' </span><span class="s3">+</span>
      <span class="s5">'byte case casex casez cell chandle checker class clocking cmos config const ' </span><span class="s3">+</span>
      <span class="s5">'constraint context continue cover covergroup coverpoint cross deassign default ' </span><span class="s3">+</span>
      <span class="s5">'defparam design disable dist do edge else end endcase endchecker endclass ' </span><span class="s3">+</span>
      <span class="s5">'endclocking endconfig endfunction endgenerate endgroup endinterface endmodule ' </span><span class="s3">+</span>
      <span class="s5">'endpackage endprimitive endprogram endproperty endspecify endsequence endtable ' </span><span class="s3">+</span>
      <span class="s5">'endtask enum event eventually expect export extends extern final first_match for ' </span><span class="s3">+</span>
      <span class="s5">'force foreach forever fork forkjoin function generate|5 genvar global highz0 highz1 ' </span><span class="s3">+</span>
      <span class="s5">'if iff ifnone ignore_bins illegal_bins implements implies import incdir include ' </span><span class="s3">+</span>
      <span class="s5">'initial inout input inside instance int integer interconnect interface intersect ' </span><span class="s3">+</span>
      <span class="s5">'join join_any join_none large let liblist library local localparam logic longint ' </span><span class="s3">+</span>
      <span class="s5">'macromodule matches medium modport module nand negedge nettype new nexttime nmos ' </span><span class="s3">+</span>
      <span class="s5">'nor noshowcancelled not notif0 notif1 or output package packed parameter pmos ' </span><span class="s3">+</span>
      <span class="s5">'posedge primitive priority program property protected pull0 pull1 pulldown pullup ' </span><span class="s3">+</span>
      <span class="s5">'pulsestyle_ondetect pulsestyle_onevent pure rand randc randcase randsequence rcmos ' </span><span class="s3">+</span>
      <span class="s5">'real realtime ref reg reject_on release repeat restrict return rnmos rpmos rtran ' </span><span class="s3">+</span>
      <span class="s5">'rtranif0 rtranif1 s_always s_eventually s_nexttime s_until s_until_with scalared ' </span><span class="s3">+</span>
      <span class="s5">'sequence shortint shortreal showcancelled signed small soft solve specify specparam ' </span><span class="s3">+</span>
      <span class="s5">'static string strong strong0 strong1 struct super supply0 supply1 sync_accept_on ' </span><span class="s3">+</span>
      <span class="s5">'sync_reject_on table tagged task this throughout time timeprecision timeunit tran ' </span><span class="s3">+</span>
      <span class="s5">'tranif0 tranif1 tri tri0 tri1 triand trior trireg type typedef union unique unique0 ' </span><span class="s3">+</span>
      <span class="s5">'unsigned until until_with untyped use uwire var vectored virtual void wait wait_order ' </span><span class="s3">+</span>
      <span class="s5">'wand weak weak0 weak1 while wildcard wire with within wor xnor xor'</span><span class="s3">,</span>
    <span class="s1">literal</span><span class="s3">:</span>
      <span class="s5">'null'</span><span class="s3">,</span>
    <span class="s1">built_in</span><span class="s3">:</span>
      <span class="s5">'$finish $stop $exit $fatal $error $warning $info $realtime $time $printtimescale ' </span><span class="s3">+</span>
      <span class="s5">'$bitstoreal $bitstoshortreal $itor $signed $cast $bits $stime $timeformat ' </span><span class="s3">+</span>
      <span class="s5">'$realtobits $shortrealtobits $rtoi $unsigned $asserton $assertkill $assertpasson ' </span><span class="s3">+</span>
      <span class="s5">'$assertfailon $assertnonvacuouson $assertoff $assertcontrol $assertpassoff ' </span><span class="s3">+</span>
      <span class="s5">'$assertfailoff $assertvacuousoff $isunbounded $sampled $fell $changed $past_gclk ' </span><span class="s3">+</span>
      <span class="s5">'$fell_gclk $changed_gclk $rising_gclk $steady_gclk $coverage_control ' </span><span class="s3">+</span>
      <span class="s5">'$coverage_get $coverage_save $set_coverage_db_name $rose $stable $past ' </span><span class="s3">+</span>
      <span class="s5">'$rose_gclk $stable_gclk $future_gclk $falling_gclk $changing_gclk $display ' </span><span class="s3">+</span>
      <span class="s5">'$coverage_get_max $coverage_merge $get_coverage $load_coverage_db $typename ' </span><span class="s3">+</span>
      <span class="s5">'$unpacked_dimensions $left $low $increment $clog2 $ln $log10 $exp $sqrt $pow ' </span><span class="s3">+</span>
      <span class="s5">'$floor $ceil $sin $cos $tan $countbits $onehot $isunknown $fatal $warning ' </span><span class="s3">+</span>
      <span class="s5">'$dimensions $right $high $size $asin $acos $atan $atan2 $hypot $sinh $cosh ' </span><span class="s3">+</span>
      <span class="s5">'$tanh $asinh $acosh $atanh $countones $onehot0 $error $info $random ' </span><span class="s3">+</span>
      <span class="s5">'$dist_chi_square $dist_erlang $dist_exponential $dist_normal $dist_poisson ' </span><span class="s3">+</span>
      <span class="s5">'$dist_t $dist_uniform $q_initialize $q_remove $q_exam $async$and$array ' </span><span class="s3">+</span>
      <span class="s5">'$async$nand$array $async$or$array $async$nor$array $sync$and$array ' </span><span class="s3">+</span>
      <span class="s5">'$sync$nand$array $sync$or$array $sync$nor$array $q_add $q_full $psprintf ' </span><span class="s3">+</span>
      <span class="s5">'$async$and$plane $async$nand$plane $async$or$plane $async$nor$plane ' </span><span class="s3">+</span>
      <span class="s5">'$sync$and$plane $sync$nand$plane $sync$or$plane $sync$nor$plane $system ' </span><span class="s3">+</span>
      <span class="s5">'$display $displayb $displayh $displayo $strobe $strobeb $strobeh $strobeo ' </span><span class="s3">+</span>
      <span class="s5">'$write $readmemb $readmemh $writememh $value$plusargs ' </span><span class="s3">+</span>
      <span class="s5">'$dumpvars $dumpon $dumplimit $dumpports $dumpportson $dumpportslimit ' </span><span class="s3">+</span>
      <span class="s5">'$writeb $writeh $writeo $monitor $monitorb $monitorh $monitoro $writememb ' </span><span class="s3">+</span>
      <span class="s5">'$dumpfile $dumpoff $dumpall $dumpflush $dumpportsoff $dumpportsall ' </span><span class="s3">+</span>
      <span class="s5">'$dumpportsflush $fclose $fdisplay $fdisplayb $fdisplayh $fdisplayo ' </span><span class="s3">+</span>
      <span class="s5">'$fstrobe $fstrobeb $fstrobeh $fstrobeo $swrite $swriteb $swriteh ' </span><span class="s3">+</span>
      <span class="s5">'$swriteo $fscanf $fread $fseek $fflush $feof $fopen $fwrite $fwriteb ' </span><span class="s3">+</span>
      <span class="s5">'$fwriteh $fwriteo $fmonitor $fmonitorb $fmonitorh $fmonitoro $sformat ' </span><span class="s3">+</span>
      <span class="s5">'$sformatf $fgetc $ungetc $fgets $sscanf $rewind $ftell $ferror'</span>
  <span class="s3">};</span>

  <span class="s2">return </span><span class="s3">{</span>
    <span class="s1">name</span><span class="s3">: </span><span class="s5">'Verilog'</span><span class="s3">,</span>
    <span class="s1">aliases</span><span class="s3">: [</span>
      <span class="s5">'v'</span><span class="s3">,</span>
      <span class="s5">'sv'</span><span class="s3">,</span>
      <span class="s5">'svh'</span>
    <span class="s3">],</span>
    <span class="s1">case_insensitive</span><span class="s3">: </span><span class="s2">false</span><span class="s3">,</span>
    <span class="s1">keywords</span><span class="s3">: </span><span class="s1">SV_KEYWORDS</span><span class="s3">,</span>
    <span class="s1">contains</span><span class="s3">: [</span>
      <span class="s1">hljs</span><span class="s3">.</span><span class="s1">C_BLOCK_COMMENT_MODE</span><span class="s3">,</span>
      <span class="s1">hljs</span><span class="s3">.</span><span class="s1">C_LINE_COMMENT_MODE</span><span class="s3">,</span>
      <span class="s1">hljs</span><span class="s3">.</span><span class="s1">QUOTE_STRING_MODE</span><span class="s3">,</span>
      <span class="s3">{</span>
        <span class="s1">className</span><span class="s3">: </span><span class="s5">'number'</span><span class="s3">,</span>
        <span class="s1">contains</span><span class="s3">: [ </span><span class="s1">hljs</span><span class="s3">.</span><span class="s1">BACKSLASH_ESCAPE </span><span class="s3">],</span>
        <span class="s1">variants</span><span class="s3">: [</span>
          <span class="s3">{</span>
            <span class="s1">begin</span><span class="s3">: </span><span class="s5">'</span><span class="s2">\\</span><span class="s5">b((</span><span class="s2">\\</span><span class="s5">d+</span><span class="s2">\'</span><span class="s5">(b|h|o|d|B|H|O|D))[0-9xzXZa-fA-F_]+)'</span>
          <span class="s3">},</span>
          <span class="s3">{</span>
            <span class="s1">begin</span><span class="s3">: </span><span class="s5">'</span><span class="s2">\\</span><span class="s5">B((</span><span class="s2">\'</span><span class="s5">(b|h|o|d|B|H|O|D))[0-9xzXZa-fA-F_]+)'</span>
          <span class="s3">},</span>
          <span class="s3">{</span>
            <span class="s1">begin</span><span class="s3">: </span><span class="s5">'</span><span class="s2">\\</span><span class="s5">b([0-9_])+'</span><span class="s3">,</span>
            <span class="s1">relevance</span><span class="s3">: </span><span class="s6">0</span>
          <span class="s3">}</span>
        <span class="s3">]</span>
      <span class="s3">},</span>
      <span class="s0">/* parameters to instances */</span>
      <span class="s3">{</span>
        <span class="s1">className</span><span class="s3">: </span><span class="s5">'variable'</span><span class="s3">,</span>
        <span class="s1">variants</span><span class="s3">: [</span>
          <span class="s3">{</span>
            <span class="s1">begin</span><span class="s3">: </span><span class="s5">'#</span><span class="s2">\\</span><span class="s5">((?!parameter).+</span><span class="s2">\\</span><span class="s5">)'</span>
          <span class="s3">},</span>
          <span class="s3">{</span>
            <span class="s1">begin</span><span class="s3">: </span><span class="s5">'</span><span class="s2">\\</span><span class="s5">.</span><span class="s2">\\</span><span class="s5">w+'</span><span class="s3">,</span>
            <span class="s1">relevance</span><span class="s3">: </span><span class="s6">0</span>
          <span class="s3">}</span>
        <span class="s3">]</span>
      <span class="s3">},</span>
      <span class="s3">{</span>
        <span class="s1">className</span><span class="s3">: </span><span class="s5">'meta'</span><span class="s3">,</span>
        <span class="s1">begin</span><span class="s3">: </span><span class="s5">'`'</span><span class="s3">,</span>
        <span class="s1">end</span><span class="s3">: </span><span class="s5">'$'</span><span class="s3">,</span>
        <span class="s1">keywords</span><span class="s3">: {</span>
          <span class="s5">'meta-keyword'</span><span class="s3">:</span>
            <span class="s5">'define __FILE__ ' </span><span class="s3">+</span>
            <span class="s5">'__LINE__ begin_keywords celldefine default_nettype define ' </span><span class="s3">+</span>
            <span class="s5">'else elsif end_keywords endcelldefine endif ifdef ifndef ' </span><span class="s3">+</span>
            <span class="s5">'include line nounconnected_drive pragma resetall timescale ' </span><span class="s3">+</span>
            <span class="s5">'unconnected_drive undef undefineall'</span>
        <span class="s3">},</span>
        <span class="s1">relevance</span><span class="s3">: </span><span class="s6">0</span>
      <span class="s3">}</span>
    <span class="s3">]</span>
  <span class="s3">};</span>
<span class="s3">}</span>

<span class="s1">module</span><span class="s3">.</span><span class="s1">exports </span><span class="s3">= </span><span class="s1">verilog</span><span class="s3">;</span>
</pre>
</body>
</html>