Source Block: hdl/library/axi_dmac/dest_axi_stream.v@123:139@HdlStmProcess
  end else if (fifo_eot_beat == 1'b1) begin
    active <= 1'b0;
  end
end

always @(posedge s_axis_aclk) begin
  if (s_axis_aresetn == 1'b0) begin
    id <= 'h00;
  end else if (fifo_last_beat == 1'b1) begin
    id <= inc_id(id);
  end
end

response_generator # (
  .ID_WIDTH(ID_WIDTH)
) i_response_generator (
  .clk(s_axis_aclk),

Diff Content:
- 128 always @(posedge s_axis_aclk) begin
- 129   if (s_axis_aresetn == 1'b0) begin
- 130     id <= 'h00;
- 131   end else if (fifo_last_beat == 1'b1) begin
- 132     id <= inc_id(id);
- 134 end
+ 132   always @(posedge s_axis_aclk) begin
+ 132     if (s_axis_aresetn == 1'b0) begin
+ 132       id <= 'h00;
+ 132     end else if (fifo_last_beat == 1'b1) begin
+ 132       id <= inc_id(id);
+ 132     end

Clone Blocks:
