
cyclelimit = 3034
isa = mips32

bus 
	name = cpu1IL1bus
	ports = 1 
end	

bus 
	name = cpu1DL1bus
	ports = 1 
end	

bus 
	name = cpu2IL1bus
	ports = 1 
end	

bus 
	name = cpu2DL1bus
	ports = 1 
end	
	
bus 
	name = membus
	ports = 1 
end

bus
	name = cpu1L1cacheL2cacheBus
	ports = 1
end

bus
	name = cpu2L1cacheL2cacheBus
	ports = 1
end

simpleunpipedprocessor
	name = simpleprocessor1
	datameminterface = cpu1DL1bus 
	instmeminterface = cpu1IL1bus
	pcvalue = 20480
end

simpleunpipedprocessor
	name = simpleprocessor2
	datameminterface = cpu2DL1bus 
	instmeminterface = cpu2IL1bus
	pcvalue = 24576
end
	
ram
	name = ram
	capacity = 32768
	ports = 1
	latency = 3
	interface = membus
end

cache
	name = cpu1Il1cache
	setcount = 8 
	associativity = 2
	linesize = 16
	replpolicy = lru
	writepolicy = writeback
	coherence = msi
	ports = 1
	latency = 1
	upperinterface = cpu1IL1bus
	lowerinterface = cpu1L1cacheL2cacheBus
end

cache
	name = cpu1Dl1cache
	setcount = 8 
	associativity = 2
	linesize = 16
	replpolicy = lru
	writepolicy = writethrough
	coherence = msi
	ports = 1
	latency = 1
	upperinterface = cpu1DL1bus
	lowerinterface = cpu1L1cacheL2cacheBus
end

cache
	name = cpu2Il1cache
	setcount = 8 
	associativity = 2
	linesize = 16
	replpolicy = lru
	writepolicy = writeback
	coherence = msi
	ports = 1
	latency = 1
	upperinterface = cpu2IL1bus
	lowerinterface = cpu2L1cacheL2cacheBus
end

cache
	name = cpu2Dl1cache
	setcount = 8 
	associativity = 2
	linesize = 16
	replpolicy = lru
	writepolicy = writethrough
	coherence = msi
	ports = 1
	latency = 1
	upperinterface = cpu2DL1bus
	lowerinterface = cpu2L1cacheL2cacheBus
end

cache
	name = cpu1L2cache
	setcount = 16
	associativity = 4
	linesize = 32
	replpolicy = lru
	writepolicy = writeback
	coherence = msi
	ports = 1
	latency = 1
	upperinterface = cpu1L1cacheL2cacheBus
	lowerinterface = membus
end

cache
	name = cpu2L2cache
	setcount = 16
	associativity = 4
	linesize = 32
	replpolicy = lru
	writepolicy = writeback
	coherence = msi
	ports = 1
	latency = 1
	upperinterface = cpu2L1cacheL2cacheBus
	lowerinterface = membus
end
