
TESTPRO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d930  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000070c  0800d9f0  0800d9f0  0001d9f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e0fc  0800e0fc  00020380  2**0
                  CONTENTS
  4 .ARM          00000000  0800e0fc  0800e0fc  00020380  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e0fc  0800e0fc  00020380  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e0fc  0800e0fc  0001e0fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e100  0800e100  0001e100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000380  20000000  0800e104  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015cc  20000380  0800e484  00020380  2**3
                  ALLOC
 10 ._user_heap_stack 00000804  2000194c  0800e484  0002194c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020380  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a168  00000000  00000000  000203a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004216  00000000  00000000  0003a510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001150  00000000  00000000  0003e726  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001360  00000000  00000000  0003f876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e11f  00000000  00000000  00040bd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d9e2  00000000  00000000  0005ecf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ab9e  00000000  00000000  0007c6d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00117275  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004300  00000000  00000000  001172c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00011245  00000000  00000000  0011b5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000380 	.word	0x20000380
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800d9d8 	.word	0x0800d9d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000384 	.word	0x20000384
 8000104:	0800d9d8 	.word	0x0800d9d8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fedd 	bl	80021fc <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fe2d 	bl	80020ac <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fecf 	bl	80021fc <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fec5 	bl	80021fc <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fe55 	bl	8002130 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fe4b 	bl	8002130 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fc01 	bl	8000cb8 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fb8d 	bl	8000be0 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fbf3 	bl	8000cb8 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fbe9 	bl	8000cb8 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fb99 	bl	8000c2c <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fb8f 	bl	8000c2c <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_f2uiz>:
 800051c:	219e      	movs	r1, #158	; 0x9e
 800051e:	b510      	push	{r4, lr}
 8000520:	05c9      	lsls	r1, r1, #23
 8000522:	1c04      	adds	r4, r0, #0
 8000524:	f7ff fff0 	bl	8000508 <__aeabi_fcmpge>
 8000528:	2800      	cmp	r0, #0
 800052a:	d103      	bne.n	8000534 <__aeabi_f2uiz+0x18>
 800052c:	1c20      	adds	r0, r4, #0
 800052e:	f000 fedb 	bl	80012e8 <__aeabi_f2iz>
 8000532:	bd10      	pop	{r4, pc}
 8000534:	219e      	movs	r1, #158	; 0x9e
 8000536:	1c20      	adds	r0, r4, #0
 8000538:	05c9      	lsls	r1, r1, #23
 800053a:	f000 fd27 	bl	8000f8c <__aeabi_fsub>
 800053e:	f000 fed3 	bl	80012e8 <__aeabi_f2iz>
 8000542:	2380      	movs	r3, #128	; 0x80
 8000544:	061b      	lsls	r3, r3, #24
 8000546:	469c      	mov	ip, r3
 8000548:	4460      	add	r0, ip
 800054a:	e7f2      	b.n	8000532 <__aeabi_f2uiz+0x16>

0800054c <__aeabi_d2uiz>:
 800054c:	b570      	push	{r4, r5, r6, lr}
 800054e:	2200      	movs	r2, #0
 8000550:	4b0c      	ldr	r3, [pc, #48]	; (8000584 <__aeabi_d2uiz+0x38>)
 8000552:	0004      	movs	r4, r0
 8000554:	000d      	movs	r5, r1
 8000556:	f7ff ff9d 	bl	8000494 <__aeabi_dcmpge>
 800055a:	2800      	cmp	r0, #0
 800055c:	d104      	bne.n	8000568 <__aeabi_d2uiz+0x1c>
 800055e:	0020      	movs	r0, r4
 8000560:	0029      	movs	r1, r5
 8000562:	f002 fccb 	bl	8002efc <__aeabi_d2iz>
 8000566:	bd70      	pop	{r4, r5, r6, pc}
 8000568:	4b06      	ldr	r3, [pc, #24]	; (8000584 <__aeabi_d2uiz+0x38>)
 800056a:	2200      	movs	r2, #0
 800056c:	0020      	movs	r0, r4
 800056e:	0029      	movs	r1, r5
 8000570:	f002 f914 	bl	800279c <__aeabi_dsub>
 8000574:	f002 fcc2 	bl	8002efc <__aeabi_d2iz>
 8000578:	2380      	movs	r3, #128	; 0x80
 800057a:	061b      	lsls	r3, r3, #24
 800057c:	469c      	mov	ip, r3
 800057e:	4460      	add	r0, ip
 8000580:	e7f1      	b.n	8000566 <__aeabi_d2uiz+0x1a>
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	41e00000 	.word	0x41e00000

08000588 <__aeabi_d2lz>:
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	0005      	movs	r5, r0
 800058c:	000c      	movs	r4, r1
 800058e:	2200      	movs	r2, #0
 8000590:	2300      	movs	r3, #0
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f7ff ff5f 	bl	8000458 <__aeabi_dcmplt>
 800059a:	2800      	cmp	r0, #0
 800059c:	d108      	bne.n	80005b0 <__aeabi_d2lz+0x28>
 800059e:	0028      	movs	r0, r5
 80005a0:	0021      	movs	r1, r4
 80005a2:	f000 f80f 	bl	80005c4 <__aeabi_d2ulz>
 80005a6:	0002      	movs	r2, r0
 80005a8:	000b      	movs	r3, r1
 80005aa:	0010      	movs	r0, r2
 80005ac:	0019      	movs	r1, r3
 80005ae:	bd70      	pop	{r4, r5, r6, pc}
 80005b0:	2380      	movs	r3, #128	; 0x80
 80005b2:	061b      	lsls	r3, r3, #24
 80005b4:	18e1      	adds	r1, r4, r3
 80005b6:	0028      	movs	r0, r5
 80005b8:	f000 f804 	bl	80005c4 <__aeabi_d2ulz>
 80005bc:	2300      	movs	r3, #0
 80005be:	4242      	negs	r2, r0
 80005c0:	418b      	sbcs	r3, r1
 80005c2:	e7f2      	b.n	80005aa <__aeabi_d2lz+0x22>

080005c4 <__aeabi_d2ulz>:
 80005c4:	b570      	push	{r4, r5, r6, lr}
 80005c6:	2200      	movs	r2, #0
 80005c8:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <__aeabi_d2ulz+0x34>)
 80005ca:	000d      	movs	r5, r1
 80005cc:	0004      	movs	r4, r0
 80005ce:	f001 fe79 	bl	80022c4 <__aeabi_dmul>
 80005d2:	f7ff ffbb 	bl	800054c <__aeabi_d2uiz>
 80005d6:	0006      	movs	r6, r0
 80005d8:	f002 fcf6 	bl	8002fc8 <__aeabi_ui2d>
 80005dc:	2200      	movs	r2, #0
 80005de:	4b07      	ldr	r3, [pc, #28]	; (80005fc <__aeabi_d2ulz+0x38>)
 80005e0:	f001 fe70 	bl	80022c4 <__aeabi_dmul>
 80005e4:	0002      	movs	r2, r0
 80005e6:	000b      	movs	r3, r1
 80005e8:	0020      	movs	r0, r4
 80005ea:	0029      	movs	r1, r5
 80005ec:	f002 f8d6 	bl	800279c <__aeabi_dsub>
 80005f0:	f7ff ffac 	bl	800054c <__aeabi_d2uiz>
 80005f4:	0031      	movs	r1, r6
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	3df00000 	.word	0x3df00000
 80005fc:	41f00000 	.word	0x41f00000

08000600 <__aeabi_l2d>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	0006      	movs	r6, r0
 8000604:	0008      	movs	r0, r1
 8000606:	f002 fcaf 	bl	8002f68 <__aeabi_i2d>
 800060a:	2200      	movs	r2, #0
 800060c:	4b06      	ldr	r3, [pc, #24]	; (8000628 <__aeabi_l2d+0x28>)
 800060e:	f001 fe59 	bl	80022c4 <__aeabi_dmul>
 8000612:	000d      	movs	r5, r1
 8000614:	0004      	movs	r4, r0
 8000616:	0030      	movs	r0, r6
 8000618:	f002 fcd6 	bl	8002fc8 <__aeabi_ui2d>
 800061c:	002b      	movs	r3, r5
 800061e:	0022      	movs	r2, r4
 8000620:	f000 ff12 	bl	8001448 <__aeabi_dadd>
 8000624:	bd70      	pop	{r4, r5, r6, pc}
 8000626:	46c0      	nop			; (mov r8, r8)
 8000628:	41f00000 	.word	0x41f00000

0800062c <__aeabi_ul2f>:
 800062c:	2380      	movs	r3, #128	; 0x80
 800062e:	b5d0      	push	{r4, r6, r7, lr}
 8000630:	039b      	lsls	r3, r3, #14
 8000632:	0004      	movs	r4, r0
 8000634:	0008      	movs	r0, r1
 8000636:	4299      	cmp	r1, r3
 8000638:	d301      	bcc.n	800063e <__aeabi_ul2f+0x12>
 800063a:	0563      	lsls	r3, r4, #21
 800063c:	d111      	bne.n	8000662 <__aeabi_ul2f+0x36>
 800063e:	f002 fcc3 	bl	8002fc8 <__aeabi_ui2d>
 8000642:	2200      	movs	r2, #0
 8000644:	4b0a      	ldr	r3, [pc, #40]	; (8000670 <__aeabi_ul2f+0x44>)
 8000646:	f001 fe3d 	bl	80022c4 <__aeabi_dmul>
 800064a:	0006      	movs	r6, r0
 800064c:	000f      	movs	r7, r1
 800064e:	0020      	movs	r0, r4
 8000650:	f002 fcba 	bl	8002fc8 <__aeabi_ui2d>
 8000654:	0032      	movs	r2, r6
 8000656:	003b      	movs	r3, r7
 8000658:	f000 fef6 	bl	8001448 <__aeabi_dadd>
 800065c:	f002 fd22 	bl	80030a4 <__aeabi_d2f>
 8000660:	bdd0      	pop	{r4, r6, r7, pc}
 8000662:	2380      	movs	r3, #128	; 0x80
 8000664:	0ae4      	lsrs	r4, r4, #11
 8000666:	02e4      	lsls	r4, r4, #11
 8000668:	011b      	lsls	r3, r3, #4
 800066a:	431c      	orrs	r4, r3
 800066c:	e7e7      	b.n	800063e <__aeabi_ul2f+0x12>
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	41f00000 	.word	0x41f00000

08000674 <__aeabi_fadd>:
 8000674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000676:	46c6      	mov	lr, r8
 8000678:	0243      	lsls	r3, r0, #9
 800067a:	0a5b      	lsrs	r3, r3, #9
 800067c:	024e      	lsls	r6, r1, #9
 800067e:	0045      	lsls	r5, r0, #1
 8000680:	004f      	lsls	r7, r1, #1
 8000682:	00da      	lsls	r2, r3, #3
 8000684:	0fc4      	lsrs	r4, r0, #31
 8000686:	469c      	mov	ip, r3
 8000688:	0a70      	lsrs	r0, r6, #9
 800068a:	4690      	mov	r8, r2
 800068c:	b500      	push	{lr}
 800068e:	0e2d      	lsrs	r5, r5, #24
 8000690:	0e3f      	lsrs	r7, r7, #24
 8000692:	0fc9      	lsrs	r1, r1, #31
 8000694:	09b6      	lsrs	r6, r6, #6
 8000696:	428c      	cmp	r4, r1
 8000698:	d04b      	beq.n	8000732 <__aeabi_fadd+0xbe>
 800069a:	1bea      	subs	r2, r5, r7
 800069c:	2a00      	cmp	r2, #0
 800069e:	dd36      	ble.n	800070e <__aeabi_fadd+0x9a>
 80006a0:	2f00      	cmp	r7, #0
 80006a2:	d061      	beq.n	8000768 <__aeabi_fadd+0xf4>
 80006a4:	2dff      	cmp	r5, #255	; 0xff
 80006a6:	d100      	bne.n	80006aa <__aeabi_fadd+0x36>
 80006a8:	e0ad      	b.n	8000806 <__aeabi_fadd+0x192>
 80006aa:	2380      	movs	r3, #128	; 0x80
 80006ac:	04db      	lsls	r3, r3, #19
 80006ae:	431e      	orrs	r6, r3
 80006b0:	2a1b      	cmp	r2, #27
 80006b2:	dc00      	bgt.n	80006b6 <__aeabi_fadd+0x42>
 80006b4:	e0d3      	b.n	800085e <__aeabi_fadd+0x1ea>
 80006b6:	2001      	movs	r0, #1
 80006b8:	4643      	mov	r3, r8
 80006ba:	1a18      	subs	r0, r3, r0
 80006bc:	0143      	lsls	r3, r0, #5
 80006be:	d400      	bmi.n	80006c2 <__aeabi_fadd+0x4e>
 80006c0:	e08c      	b.n	80007dc <__aeabi_fadd+0x168>
 80006c2:	0180      	lsls	r0, r0, #6
 80006c4:	0987      	lsrs	r7, r0, #6
 80006c6:	0038      	movs	r0, r7
 80006c8:	f002 fd74 	bl	80031b4 <__clzsi2>
 80006cc:	3805      	subs	r0, #5
 80006ce:	4087      	lsls	r7, r0
 80006d0:	4285      	cmp	r5, r0
 80006d2:	dc00      	bgt.n	80006d6 <__aeabi_fadd+0x62>
 80006d4:	e0b6      	b.n	8000844 <__aeabi_fadd+0x1d0>
 80006d6:	1a2d      	subs	r5, r5, r0
 80006d8:	48b3      	ldr	r0, [pc, #716]	; (80009a8 <__aeabi_fadd+0x334>)
 80006da:	4038      	ands	r0, r7
 80006dc:	0743      	lsls	r3, r0, #29
 80006de:	d004      	beq.n	80006ea <__aeabi_fadd+0x76>
 80006e0:	230f      	movs	r3, #15
 80006e2:	4003      	ands	r3, r0
 80006e4:	2b04      	cmp	r3, #4
 80006e6:	d000      	beq.n	80006ea <__aeabi_fadd+0x76>
 80006e8:	3004      	adds	r0, #4
 80006ea:	0143      	lsls	r3, r0, #5
 80006ec:	d400      	bmi.n	80006f0 <__aeabi_fadd+0x7c>
 80006ee:	e078      	b.n	80007e2 <__aeabi_fadd+0x16e>
 80006f0:	1c6a      	adds	r2, r5, #1
 80006f2:	2dfe      	cmp	r5, #254	; 0xfe
 80006f4:	d065      	beq.n	80007c2 <__aeabi_fadd+0x14e>
 80006f6:	0180      	lsls	r0, r0, #6
 80006f8:	0a43      	lsrs	r3, r0, #9
 80006fa:	469c      	mov	ip, r3
 80006fc:	b2d2      	uxtb	r2, r2
 80006fe:	4663      	mov	r3, ip
 8000700:	05d0      	lsls	r0, r2, #23
 8000702:	4318      	orrs	r0, r3
 8000704:	07e4      	lsls	r4, r4, #31
 8000706:	4320      	orrs	r0, r4
 8000708:	bc80      	pop	{r7}
 800070a:	46b8      	mov	r8, r7
 800070c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800070e:	2a00      	cmp	r2, #0
 8000710:	d035      	beq.n	800077e <__aeabi_fadd+0x10a>
 8000712:	1b7a      	subs	r2, r7, r5
 8000714:	2d00      	cmp	r5, #0
 8000716:	d000      	beq.n	800071a <__aeabi_fadd+0xa6>
 8000718:	e0af      	b.n	800087a <__aeabi_fadd+0x206>
 800071a:	4643      	mov	r3, r8
 800071c:	2b00      	cmp	r3, #0
 800071e:	d100      	bne.n	8000722 <__aeabi_fadd+0xae>
 8000720:	e0a7      	b.n	8000872 <__aeabi_fadd+0x1fe>
 8000722:	1e53      	subs	r3, r2, #1
 8000724:	2a01      	cmp	r2, #1
 8000726:	d100      	bne.n	800072a <__aeabi_fadd+0xb6>
 8000728:	e12f      	b.n	800098a <__aeabi_fadd+0x316>
 800072a:	2aff      	cmp	r2, #255	; 0xff
 800072c:	d069      	beq.n	8000802 <__aeabi_fadd+0x18e>
 800072e:	001a      	movs	r2, r3
 8000730:	e0aa      	b.n	8000888 <__aeabi_fadd+0x214>
 8000732:	1be9      	subs	r1, r5, r7
 8000734:	2900      	cmp	r1, #0
 8000736:	dd70      	ble.n	800081a <__aeabi_fadd+0x1a6>
 8000738:	2f00      	cmp	r7, #0
 800073a:	d037      	beq.n	80007ac <__aeabi_fadd+0x138>
 800073c:	2dff      	cmp	r5, #255	; 0xff
 800073e:	d062      	beq.n	8000806 <__aeabi_fadd+0x192>
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	04db      	lsls	r3, r3, #19
 8000744:	431e      	orrs	r6, r3
 8000746:	291b      	cmp	r1, #27
 8000748:	dc00      	bgt.n	800074c <__aeabi_fadd+0xd8>
 800074a:	e0b0      	b.n	80008ae <__aeabi_fadd+0x23a>
 800074c:	2001      	movs	r0, #1
 800074e:	4440      	add	r0, r8
 8000750:	0143      	lsls	r3, r0, #5
 8000752:	d543      	bpl.n	80007dc <__aeabi_fadd+0x168>
 8000754:	3501      	adds	r5, #1
 8000756:	2dff      	cmp	r5, #255	; 0xff
 8000758:	d033      	beq.n	80007c2 <__aeabi_fadd+0x14e>
 800075a:	2301      	movs	r3, #1
 800075c:	4a93      	ldr	r2, [pc, #588]	; (80009ac <__aeabi_fadd+0x338>)
 800075e:	4003      	ands	r3, r0
 8000760:	0840      	lsrs	r0, r0, #1
 8000762:	4010      	ands	r0, r2
 8000764:	4318      	orrs	r0, r3
 8000766:	e7b9      	b.n	80006dc <__aeabi_fadd+0x68>
 8000768:	2e00      	cmp	r6, #0
 800076a:	d100      	bne.n	800076e <__aeabi_fadd+0xfa>
 800076c:	e083      	b.n	8000876 <__aeabi_fadd+0x202>
 800076e:	1e51      	subs	r1, r2, #1
 8000770:	2a01      	cmp	r2, #1
 8000772:	d100      	bne.n	8000776 <__aeabi_fadd+0x102>
 8000774:	e0d8      	b.n	8000928 <__aeabi_fadd+0x2b4>
 8000776:	2aff      	cmp	r2, #255	; 0xff
 8000778:	d045      	beq.n	8000806 <__aeabi_fadd+0x192>
 800077a:	000a      	movs	r2, r1
 800077c:	e798      	b.n	80006b0 <__aeabi_fadd+0x3c>
 800077e:	27fe      	movs	r7, #254	; 0xfe
 8000780:	1c6a      	adds	r2, r5, #1
 8000782:	4217      	tst	r7, r2
 8000784:	d000      	beq.n	8000788 <__aeabi_fadd+0x114>
 8000786:	e086      	b.n	8000896 <__aeabi_fadd+0x222>
 8000788:	2d00      	cmp	r5, #0
 800078a:	d000      	beq.n	800078e <__aeabi_fadd+0x11a>
 800078c:	e0b7      	b.n	80008fe <__aeabi_fadd+0x28a>
 800078e:	4643      	mov	r3, r8
 8000790:	2b00      	cmp	r3, #0
 8000792:	d100      	bne.n	8000796 <__aeabi_fadd+0x122>
 8000794:	e0f3      	b.n	800097e <__aeabi_fadd+0x30a>
 8000796:	2200      	movs	r2, #0
 8000798:	2e00      	cmp	r6, #0
 800079a:	d0b0      	beq.n	80006fe <__aeabi_fadd+0x8a>
 800079c:	1b98      	subs	r0, r3, r6
 800079e:	0143      	lsls	r3, r0, #5
 80007a0:	d400      	bmi.n	80007a4 <__aeabi_fadd+0x130>
 80007a2:	e0fa      	b.n	800099a <__aeabi_fadd+0x326>
 80007a4:	4643      	mov	r3, r8
 80007a6:	000c      	movs	r4, r1
 80007a8:	1af0      	subs	r0, r6, r3
 80007aa:	e797      	b.n	80006dc <__aeabi_fadd+0x68>
 80007ac:	2e00      	cmp	r6, #0
 80007ae:	d100      	bne.n	80007b2 <__aeabi_fadd+0x13e>
 80007b0:	e0c8      	b.n	8000944 <__aeabi_fadd+0x2d0>
 80007b2:	1e4a      	subs	r2, r1, #1
 80007b4:	2901      	cmp	r1, #1
 80007b6:	d100      	bne.n	80007ba <__aeabi_fadd+0x146>
 80007b8:	e0ae      	b.n	8000918 <__aeabi_fadd+0x2a4>
 80007ba:	29ff      	cmp	r1, #255	; 0xff
 80007bc:	d023      	beq.n	8000806 <__aeabi_fadd+0x192>
 80007be:	0011      	movs	r1, r2
 80007c0:	e7c1      	b.n	8000746 <__aeabi_fadd+0xd2>
 80007c2:	2300      	movs	r3, #0
 80007c4:	22ff      	movs	r2, #255	; 0xff
 80007c6:	469c      	mov	ip, r3
 80007c8:	e799      	b.n	80006fe <__aeabi_fadd+0x8a>
 80007ca:	21fe      	movs	r1, #254	; 0xfe
 80007cc:	1c6a      	adds	r2, r5, #1
 80007ce:	4211      	tst	r1, r2
 80007d0:	d077      	beq.n	80008c2 <__aeabi_fadd+0x24e>
 80007d2:	2aff      	cmp	r2, #255	; 0xff
 80007d4:	d0f5      	beq.n	80007c2 <__aeabi_fadd+0x14e>
 80007d6:	0015      	movs	r5, r2
 80007d8:	4446      	add	r6, r8
 80007da:	0870      	lsrs	r0, r6, #1
 80007dc:	0743      	lsls	r3, r0, #29
 80007de:	d000      	beq.n	80007e2 <__aeabi_fadd+0x16e>
 80007e0:	e77e      	b.n	80006e0 <__aeabi_fadd+0x6c>
 80007e2:	08c3      	lsrs	r3, r0, #3
 80007e4:	2dff      	cmp	r5, #255	; 0xff
 80007e6:	d00e      	beq.n	8000806 <__aeabi_fadd+0x192>
 80007e8:	025b      	lsls	r3, r3, #9
 80007ea:	0a5b      	lsrs	r3, r3, #9
 80007ec:	469c      	mov	ip, r3
 80007ee:	b2ea      	uxtb	r2, r5
 80007f0:	e785      	b.n	80006fe <__aeabi_fadd+0x8a>
 80007f2:	2e00      	cmp	r6, #0
 80007f4:	d007      	beq.n	8000806 <__aeabi_fadd+0x192>
 80007f6:	2280      	movs	r2, #128	; 0x80
 80007f8:	03d2      	lsls	r2, r2, #15
 80007fa:	4213      	tst	r3, r2
 80007fc:	d003      	beq.n	8000806 <__aeabi_fadd+0x192>
 80007fe:	4210      	tst	r0, r2
 8000800:	d101      	bne.n	8000806 <__aeabi_fadd+0x192>
 8000802:	000c      	movs	r4, r1
 8000804:	0003      	movs	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d0db      	beq.n	80007c2 <__aeabi_fadd+0x14e>
 800080a:	2080      	movs	r0, #128	; 0x80
 800080c:	03c0      	lsls	r0, r0, #15
 800080e:	4318      	orrs	r0, r3
 8000810:	0240      	lsls	r0, r0, #9
 8000812:	0a43      	lsrs	r3, r0, #9
 8000814:	469c      	mov	ip, r3
 8000816:	22ff      	movs	r2, #255	; 0xff
 8000818:	e771      	b.n	80006fe <__aeabi_fadd+0x8a>
 800081a:	2900      	cmp	r1, #0
 800081c:	d0d5      	beq.n	80007ca <__aeabi_fadd+0x156>
 800081e:	1b7a      	subs	r2, r7, r5
 8000820:	2d00      	cmp	r5, #0
 8000822:	d160      	bne.n	80008e6 <__aeabi_fadd+0x272>
 8000824:	4643      	mov	r3, r8
 8000826:	2b00      	cmp	r3, #0
 8000828:	d024      	beq.n	8000874 <__aeabi_fadd+0x200>
 800082a:	1e53      	subs	r3, r2, #1
 800082c:	2a01      	cmp	r2, #1
 800082e:	d073      	beq.n	8000918 <__aeabi_fadd+0x2a4>
 8000830:	2aff      	cmp	r2, #255	; 0xff
 8000832:	d0e7      	beq.n	8000804 <__aeabi_fadd+0x190>
 8000834:	001a      	movs	r2, r3
 8000836:	2a1b      	cmp	r2, #27
 8000838:	dc00      	bgt.n	800083c <__aeabi_fadd+0x1c8>
 800083a:	e085      	b.n	8000948 <__aeabi_fadd+0x2d4>
 800083c:	2001      	movs	r0, #1
 800083e:	003d      	movs	r5, r7
 8000840:	1980      	adds	r0, r0, r6
 8000842:	e785      	b.n	8000750 <__aeabi_fadd+0xdc>
 8000844:	2320      	movs	r3, #32
 8000846:	003a      	movs	r2, r7
 8000848:	1b45      	subs	r5, r0, r5
 800084a:	0038      	movs	r0, r7
 800084c:	3501      	adds	r5, #1
 800084e:	40ea      	lsrs	r2, r5
 8000850:	1b5d      	subs	r5, r3, r5
 8000852:	40a8      	lsls	r0, r5
 8000854:	1e43      	subs	r3, r0, #1
 8000856:	4198      	sbcs	r0, r3
 8000858:	2500      	movs	r5, #0
 800085a:	4310      	orrs	r0, r2
 800085c:	e73e      	b.n	80006dc <__aeabi_fadd+0x68>
 800085e:	2320      	movs	r3, #32
 8000860:	0030      	movs	r0, r6
 8000862:	1a9b      	subs	r3, r3, r2
 8000864:	0031      	movs	r1, r6
 8000866:	4098      	lsls	r0, r3
 8000868:	40d1      	lsrs	r1, r2
 800086a:	1e43      	subs	r3, r0, #1
 800086c:	4198      	sbcs	r0, r3
 800086e:	4308      	orrs	r0, r1
 8000870:	e722      	b.n	80006b8 <__aeabi_fadd+0x44>
 8000872:	000c      	movs	r4, r1
 8000874:	0003      	movs	r3, r0
 8000876:	0015      	movs	r5, r2
 8000878:	e7b4      	b.n	80007e4 <__aeabi_fadd+0x170>
 800087a:	2fff      	cmp	r7, #255	; 0xff
 800087c:	d0c1      	beq.n	8000802 <__aeabi_fadd+0x18e>
 800087e:	2380      	movs	r3, #128	; 0x80
 8000880:	4640      	mov	r0, r8
 8000882:	04db      	lsls	r3, r3, #19
 8000884:	4318      	orrs	r0, r3
 8000886:	4680      	mov	r8, r0
 8000888:	2a1b      	cmp	r2, #27
 800088a:	dd51      	ble.n	8000930 <__aeabi_fadd+0x2bc>
 800088c:	2001      	movs	r0, #1
 800088e:	000c      	movs	r4, r1
 8000890:	003d      	movs	r5, r7
 8000892:	1a30      	subs	r0, r6, r0
 8000894:	e712      	b.n	80006bc <__aeabi_fadd+0x48>
 8000896:	4643      	mov	r3, r8
 8000898:	1b9f      	subs	r7, r3, r6
 800089a:	017b      	lsls	r3, r7, #5
 800089c:	d42b      	bmi.n	80008f6 <__aeabi_fadd+0x282>
 800089e:	2f00      	cmp	r7, #0
 80008a0:	d000      	beq.n	80008a4 <__aeabi_fadd+0x230>
 80008a2:	e710      	b.n	80006c6 <__aeabi_fadd+0x52>
 80008a4:	2300      	movs	r3, #0
 80008a6:	2400      	movs	r4, #0
 80008a8:	2200      	movs	r2, #0
 80008aa:	469c      	mov	ip, r3
 80008ac:	e727      	b.n	80006fe <__aeabi_fadd+0x8a>
 80008ae:	2320      	movs	r3, #32
 80008b0:	0032      	movs	r2, r6
 80008b2:	0030      	movs	r0, r6
 80008b4:	40ca      	lsrs	r2, r1
 80008b6:	1a59      	subs	r1, r3, r1
 80008b8:	4088      	lsls	r0, r1
 80008ba:	1e43      	subs	r3, r0, #1
 80008bc:	4198      	sbcs	r0, r3
 80008be:	4310      	orrs	r0, r2
 80008c0:	e745      	b.n	800074e <__aeabi_fadd+0xda>
 80008c2:	2d00      	cmp	r5, #0
 80008c4:	d14a      	bne.n	800095c <__aeabi_fadd+0x2e8>
 80008c6:	4643      	mov	r3, r8
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d063      	beq.n	8000994 <__aeabi_fadd+0x320>
 80008cc:	2200      	movs	r2, #0
 80008ce:	2e00      	cmp	r6, #0
 80008d0:	d100      	bne.n	80008d4 <__aeabi_fadd+0x260>
 80008d2:	e714      	b.n	80006fe <__aeabi_fadd+0x8a>
 80008d4:	0030      	movs	r0, r6
 80008d6:	4440      	add	r0, r8
 80008d8:	0143      	lsls	r3, r0, #5
 80008da:	d400      	bmi.n	80008de <__aeabi_fadd+0x26a>
 80008dc:	e77e      	b.n	80007dc <__aeabi_fadd+0x168>
 80008de:	4b32      	ldr	r3, [pc, #200]	; (80009a8 <__aeabi_fadd+0x334>)
 80008e0:	3501      	adds	r5, #1
 80008e2:	4018      	ands	r0, r3
 80008e4:	e77a      	b.n	80007dc <__aeabi_fadd+0x168>
 80008e6:	2fff      	cmp	r7, #255	; 0xff
 80008e8:	d08c      	beq.n	8000804 <__aeabi_fadd+0x190>
 80008ea:	2380      	movs	r3, #128	; 0x80
 80008ec:	4641      	mov	r1, r8
 80008ee:	04db      	lsls	r3, r3, #19
 80008f0:	4319      	orrs	r1, r3
 80008f2:	4688      	mov	r8, r1
 80008f4:	e79f      	b.n	8000836 <__aeabi_fadd+0x1c2>
 80008f6:	4643      	mov	r3, r8
 80008f8:	000c      	movs	r4, r1
 80008fa:	1af7      	subs	r7, r6, r3
 80008fc:	e6e3      	b.n	80006c6 <__aeabi_fadd+0x52>
 80008fe:	4642      	mov	r2, r8
 8000900:	2a00      	cmp	r2, #0
 8000902:	d000      	beq.n	8000906 <__aeabi_fadd+0x292>
 8000904:	e775      	b.n	80007f2 <__aeabi_fadd+0x17e>
 8000906:	2e00      	cmp	r6, #0
 8000908:	d000      	beq.n	800090c <__aeabi_fadd+0x298>
 800090a:	e77a      	b.n	8000802 <__aeabi_fadd+0x18e>
 800090c:	2380      	movs	r3, #128	; 0x80
 800090e:	03db      	lsls	r3, r3, #15
 8000910:	2400      	movs	r4, #0
 8000912:	469c      	mov	ip, r3
 8000914:	22ff      	movs	r2, #255	; 0xff
 8000916:	e6f2      	b.n	80006fe <__aeabi_fadd+0x8a>
 8000918:	0030      	movs	r0, r6
 800091a:	4440      	add	r0, r8
 800091c:	2501      	movs	r5, #1
 800091e:	0143      	lsls	r3, r0, #5
 8000920:	d400      	bmi.n	8000924 <__aeabi_fadd+0x2b0>
 8000922:	e75b      	b.n	80007dc <__aeabi_fadd+0x168>
 8000924:	2502      	movs	r5, #2
 8000926:	e718      	b.n	800075a <__aeabi_fadd+0xe6>
 8000928:	4643      	mov	r3, r8
 800092a:	2501      	movs	r5, #1
 800092c:	1b98      	subs	r0, r3, r6
 800092e:	e6c5      	b.n	80006bc <__aeabi_fadd+0x48>
 8000930:	2320      	movs	r3, #32
 8000932:	4644      	mov	r4, r8
 8000934:	4640      	mov	r0, r8
 8000936:	40d4      	lsrs	r4, r2
 8000938:	1a9a      	subs	r2, r3, r2
 800093a:	4090      	lsls	r0, r2
 800093c:	1e43      	subs	r3, r0, #1
 800093e:	4198      	sbcs	r0, r3
 8000940:	4320      	orrs	r0, r4
 8000942:	e7a4      	b.n	800088e <__aeabi_fadd+0x21a>
 8000944:	000d      	movs	r5, r1
 8000946:	e74d      	b.n	80007e4 <__aeabi_fadd+0x170>
 8000948:	2320      	movs	r3, #32
 800094a:	4641      	mov	r1, r8
 800094c:	4640      	mov	r0, r8
 800094e:	40d1      	lsrs	r1, r2
 8000950:	1a9a      	subs	r2, r3, r2
 8000952:	4090      	lsls	r0, r2
 8000954:	1e43      	subs	r3, r0, #1
 8000956:	4198      	sbcs	r0, r3
 8000958:	4308      	orrs	r0, r1
 800095a:	e770      	b.n	800083e <__aeabi_fadd+0x1ca>
 800095c:	4642      	mov	r2, r8
 800095e:	2a00      	cmp	r2, #0
 8000960:	d100      	bne.n	8000964 <__aeabi_fadd+0x2f0>
 8000962:	e74f      	b.n	8000804 <__aeabi_fadd+0x190>
 8000964:	2e00      	cmp	r6, #0
 8000966:	d100      	bne.n	800096a <__aeabi_fadd+0x2f6>
 8000968:	e74d      	b.n	8000806 <__aeabi_fadd+0x192>
 800096a:	2280      	movs	r2, #128	; 0x80
 800096c:	03d2      	lsls	r2, r2, #15
 800096e:	4213      	tst	r3, r2
 8000970:	d100      	bne.n	8000974 <__aeabi_fadd+0x300>
 8000972:	e748      	b.n	8000806 <__aeabi_fadd+0x192>
 8000974:	4210      	tst	r0, r2
 8000976:	d000      	beq.n	800097a <__aeabi_fadd+0x306>
 8000978:	e745      	b.n	8000806 <__aeabi_fadd+0x192>
 800097a:	0003      	movs	r3, r0
 800097c:	e743      	b.n	8000806 <__aeabi_fadd+0x192>
 800097e:	2e00      	cmp	r6, #0
 8000980:	d090      	beq.n	80008a4 <__aeabi_fadd+0x230>
 8000982:	000c      	movs	r4, r1
 8000984:	4684      	mov	ip, r0
 8000986:	2200      	movs	r2, #0
 8000988:	e6b9      	b.n	80006fe <__aeabi_fadd+0x8a>
 800098a:	4643      	mov	r3, r8
 800098c:	000c      	movs	r4, r1
 800098e:	1af0      	subs	r0, r6, r3
 8000990:	3501      	adds	r5, #1
 8000992:	e693      	b.n	80006bc <__aeabi_fadd+0x48>
 8000994:	4684      	mov	ip, r0
 8000996:	2200      	movs	r2, #0
 8000998:	e6b1      	b.n	80006fe <__aeabi_fadd+0x8a>
 800099a:	2800      	cmp	r0, #0
 800099c:	d000      	beq.n	80009a0 <__aeabi_fadd+0x32c>
 800099e:	e71d      	b.n	80007dc <__aeabi_fadd+0x168>
 80009a0:	2300      	movs	r3, #0
 80009a2:	2400      	movs	r4, #0
 80009a4:	469c      	mov	ip, r3
 80009a6:	e6aa      	b.n	80006fe <__aeabi_fadd+0x8a>
 80009a8:	fbffffff 	.word	0xfbffffff
 80009ac:	7dffffff 	.word	0x7dffffff

080009b0 <__aeabi_fdiv>:
 80009b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009b2:	464f      	mov	r7, r9
 80009b4:	4646      	mov	r6, r8
 80009b6:	46d6      	mov	lr, sl
 80009b8:	0245      	lsls	r5, r0, #9
 80009ba:	b5c0      	push	{r6, r7, lr}
 80009bc:	0047      	lsls	r7, r0, #1
 80009be:	1c0c      	adds	r4, r1, #0
 80009c0:	0a6d      	lsrs	r5, r5, #9
 80009c2:	0e3f      	lsrs	r7, r7, #24
 80009c4:	0fc6      	lsrs	r6, r0, #31
 80009c6:	2f00      	cmp	r7, #0
 80009c8:	d100      	bne.n	80009cc <__aeabi_fdiv+0x1c>
 80009ca:	e070      	b.n	8000aae <__aeabi_fdiv+0xfe>
 80009cc:	2fff      	cmp	r7, #255	; 0xff
 80009ce:	d100      	bne.n	80009d2 <__aeabi_fdiv+0x22>
 80009d0:	e075      	b.n	8000abe <__aeabi_fdiv+0x10e>
 80009d2:	00eb      	lsls	r3, r5, #3
 80009d4:	2580      	movs	r5, #128	; 0x80
 80009d6:	04ed      	lsls	r5, r5, #19
 80009d8:	431d      	orrs	r5, r3
 80009da:	2300      	movs	r3, #0
 80009dc:	4699      	mov	r9, r3
 80009de:	469a      	mov	sl, r3
 80009e0:	3f7f      	subs	r7, #127	; 0x7f
 80009e2:	0260      	lsls	r0, r4, #9
 80009e4:	0a43      	lsrs	r3, r0, #9
 80009e6:	4698      	mov	r8, r3
 80009e8:	0063      	lsls	r3, r4, #1
 80009ea:	0e1b      	lsrs	r3, r3, #24
 80009ec:	0fe4      	lsrs	r4, r4, #31
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d04e      	beq.n	8000a90 <__aeabi_fdiv+0xe0>
 80009f2:	2bff      	cmp	r3, #255	; 0xff
 80009f4:	d046      	beq.n	8000a84 <__aeabi_fdiv+0xd4>
 80009f6:	4642      	mov	r2, r8
 80009f8:	00d0      	lsls	r0, r2, #3
 80009fa:	2280      	movs	r2, #128	; 0x80
 80009fc:	04d2      	lsls	r2, r2, #19
 80009fe:	4302      	orrs	r2, r0
 8000a00:	4690      	mov	r8, r2
 8000a02:	2200      	movs	r2, #0
 8000a04:	3b7f      	subs	r3, #127	; 0x7f
 8000a06:	0031      	movs	r1, r6
 8000a08:	1aff      	subs	r7, r7, r3
 8000a0a:	464b      	mov	r3, r9
 8000a0c:	4061      	eors	r1, r4
 8000a0e:	b2c9      	uxtb	r1, r1
 8000a10:	4313      	orrs	r3, r2
 8000a12:	2b0f      	cmp	r3, #15
 8000a14:	d900      	bls.n	8000a18 <__aeabi_fdiv+0x68>
 8000a16:	e0b5      	b.n	8000b84 <__aeabi_fdiv+0x1d4>
 8000a18:	486e      	ldr	r0, [pc, #440]	; (8000bd4 <__aeabi_fdiv+0x224>)
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	58c3      	ldr	r3, [r0, r3]
 8000a1e:	469f      	mov	pc, r3
 8000a20:	2300      	movs	r3, #0
 8000a22:	4698      	mov	r8, r3
 8000a24:	0026      	movs	r6, r4
 8000a26:	4645      	mov	r5, r8
 8000a28:	4692      	mov	sl, r2
 8000a2a:	4653      	mov	r3, sl
 8000a2c:	2b02      	cmp	r3, #2
 8000a2e:	d100      	bne.n	8000a32 <__aeabi_fdiv+0x82>
 8000a30:	e089      	b.n	8000b46 <__aeabi_fdiv+0x196>
 8000a32:	2b03      	cmp	r3, #3
 8000a34:	d100      	bne.n	8000a38 <__aeabi_fdiv+0x88>
 8000a36:	e09e      	b.n	8000b76 <__aeabi_fdiv+0x1c6>
 8000a38:	2b01      	cmp	r3, #1
 8000a3a:	d018      	beq.n	8000a6e <__aeabi_fdiv+0xbe>
 8000a3c:	003b      	movs	r3, r7
 8000a3e:	337f      	adds	r3, #127	; 0x7f
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	dd69      	ble.n	8000b18 <__aeabi_fdiv+0x168>
 8000a44:	076a      	lsls	r2, r5, #29
 8000a46:	d004      	beq.n	8000a52 <__aeabi_fdiv+0xa2>
 8000a48:	220f      	movs	r2, #15
 8000a4a:	402a      	ands	r2, r5
 8000a4c:	2a04      	cmp	r2, #4
 8000a4e:	d000      	beq.n	8000a52 <__aeabi_fdiv+0xa2>
 8000a50:	3504      	adds	r5, #4
 8000a52:	012a      	lsls	r2, r5, #4
 8000a54:	d503      	bpl.n	8000a5e <__aeabi_fdiv+0xae>
 8000a56:	4b60      	ldr	r3, [pc, #384]	; (8000bd8 <__aeabi_fdiv+0x228>)
 8000a58:	401d      	ands	r5, r3
 8000a5a:	003b      	movs	r3, r7
 8000a5c:	3380      	adds	r3, #128	; 0x80
 8000a5e:	2bfe      	cmp	r3, #254	; 0xfe
 8000a60:	dd00      	ble.n	8000a64 <__aeabi_fdiv+0xb4>
 8000a62:	e070      	b.n	8000b46 <__aeabi_fdiv+0x196>
 8000a64:	01ad      	lsls	r5, r5, #6
 8000a66:	0a6d      	lsrs	r5, r5, #9
 8000a68:	b2d8      	uxtb	r0, r3
 8000a6a:	e002      	b.n	8000a72 <__aeabi_fdiv+0xc2>
 8000a6c:	000e      	movs	r6, r1
 8000a6e:	2000      	movs	r0, #0
 8000a70:	2500      	movs	r5, #0
 8000a72:	05c0      	lsls	r0, r0, #23
 8000a74:	4328      	orrs	r0, r5
 8000a76:	07f6      	lsls	r6, r6, #31
 8000a78:	4330      	orrs	r0, r6
 8000a7a:	bce0      	pop	{r5, r6, r7}
 8000a7c:	46ba      	mov	sl, r7
 8000a7e:	46b1      	mov	r9, r6
 8000a80:	46a8      	mov	r8, r5
 8000a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a84:	4643      	mov	r3, r8
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d13f      	bne.n	8000b0a <__aeabi_fdiv+0x15a>
 8000a8a:	2202      	movs	r2, #2
 8000a8c:	3fff      	subs	r7, #255	; 0xff
 8000a8e:	e003      	b.n	8000a98 <__aeabi_fdiv+0xe8>
 8000a90:	4643      	mov	r3, r8
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d12d      	bne.n	8000af2 <__aeabi_fdiv+0x142>
 8000a96:	2201      	movs	r2, #1
 8000a98:	0031      	movs	r1, r6
 8000a9a:	464b      	mov	r3, r9
 8000a9c:	4061      	eors	r1, r4
 8000a9e:	b2c9      	uxtb	r1, r1
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	2b0f      	cmp	r3, #15
 8000aa4:	d834      	bhi.n	8000b10 <__aeabi_fdiv+0x160>
 8000aa6:	484d      	ldr	r0, [pc, #308]	; (8000bdc <__aeabi_fdiv+0x22c>)
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	58c3      	ldr	r3, [r0, r3]
 8000aac:	469f      	mov	pc, r3
 8000aae:	2d00      	cmp	r5, #0
 8000ab0:	d113      	bne.n	8000ada <__aeabi_fdiv+0x12a>
 8000ab2:	2304      	movs	r3, #4
 8000ab4:	4699      	mov	r9, r3
 8000ab6:	3b03      	subs	r3, #3
 8000ab8:	2700      	movs	r7, #0
 8000aba:	469a      	mov	sl, r3
 8000abc:	e791      	b.n	80009e2 <__aeabi_fdiv+0x32>
 8000abe:	2d00      	cmp	r5, #0
 8000ac0:	d105      	bne.n	8000ace <__aeabi_fdiv+0x11e>
 8000ac2:	2308      	movs	r3, #8
 8000ac4:	4699      	mov	r9, r3
 8000ac6:	3b06      	subs	r3, #6
 8000ac8:	27ff      	movs	r7, #255	; 0xff
 8000aca:	469a      	mov	sl, r3
 8000acc:	e789      	b.n	80009e2 <__aeabi_fdiv+0x32>
 8000ace:	230c      	movs	r3, #12
 8000ad0:	4699      	mov	r9, r3
 8000ad2:	3b09      	subs	r3, #9
 8000ad4:	27ff      	movs	r7, #255	; 0xff
 8000ad6:	469a      	mov	sl, r3
 8000ad8:	e783      	b.n	80009e2 <__aeabi_fdiv+0x32>
 8000ada:	0028      	movs	r0, r5
 8000adc:	f002 fb6a 	bl	80031b4 <__clzsi2>
 8000ae0:	2776      	movs	r7, #118	; 0x76
 8000ae2:	1f43      	subs	r3, r0, #5
 8000ae4:	409d      	lsls	r5, r3
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	427f      	negs	r7, r7
 8000aea:	4699      	mov	r9, r3
 8000aec:	469a      	mov	sl, r3
 8000aee:	1a3f      	subs	r7, r7, r0
 8000af0:	e777      	b.n	80009e2 <__aeabi_fdiv+0x32>
 8000af2:	4640      	mov	r0, r8
 8000af4:	f002 fb5e 	bl	80031b4 <__clzsi2>
 8000af8:	4642      	mov	r2, r8
 8000afa:	1f43      	subs	r3, r0, #5
 8000afc:	409a      	lsls	r2, r3
 8000afe:	2376      	movs	r3, #118	; 0x76
 8000b00:	425b      	negs	r3, r3
 8000b02:	4690      	mov	r8, r2
 8000b04:	1a1b      	subs	r3, r3, r0
 8000b06:	2200      	movs	r2, #0
 8000b08:	e77d      	b.n	8000a06 <__aeabi_fdiv+0x56>
 8000b0a:	23ff      	movs	r3, #255	; 0xff
 8000b0c:	2203      	movs	r2, #3
 8000b0e:	e77a      	b.n	8000a06 <__aeabi_fdiv+0x56>
 8000b10:	000e      	movs	r6, r1
 8000b12:	20ff      	movs	r0, #255	; 0xff
 8000b14:	2500      	movs	r5, #0
 8000b16:	e7ac      	b.n	8000a72 <__aeabi_fdiv+0xc2>
 8000b18:	2001      	movs	r0, #1
 8000b1a:	1ac0      	subs	r0, r0, r3
 8000b1c:	281b      	cmp	r0, #27
 8000b1e:	dca6      	bgt.n	8000a6e <__aeabi_fdiv+0xbe>
 8000b20:	379e      	adds	r7, #158	; 0x9e
 8000b22:	002a      	movs	r2, r5
 8000b24:	40bd      	lsls	r5, r7
 8000b26:	40c2      	lsrs	r2, r0
 8000b28:	1e6b      	subs	r3, r5, #1
 8000b2a:	419d      	sbcs	r5, r3
 8000b2c:	4315      	orrs	r5, r2
 8000b2e:	076b      	lsls	r3, r5, #29
 8000b30:	d004      	beq.n	8000b3c <__aeabi_fdiv+0x18c>
 8000b32:	230f      	movs	r3, #15
 8000b34:	402b      	ands	r3, r5
 8000b36:	2b04      	cmp	r3, #4
 8000b38:	d000      	beq.n	8000b3c <__aeabi_fdiv+0x18c>
 8000b3a:	3504      	adds	r5, #4
 8000b3c:	016b      	lsls	r3, r5, #5
 8000b3e:	d544      	bpl.n	8000bca <__aeabi_fdiv+0x21a>
 8000b40:	2001      	movs	r0, #1
 8000b42:	2500      	movs	r5, #0
 8000b44:	e795      	b.n	8000a72 <__aeabi_fdiv+0xc2>
 8000b46:	20ff      	movs	r0, #255	; 0xff
 8000b48:	2500      	movs	r5, #0
 8000b4a:	e792      	b.n	8000a72 <__aeabi_fdiv+0xc2>
 8000b4c:	2580      	movs	r5, #128	; 0x80
 8000b4e:	2600      	movs	r6, #0
 8000b50:	20ff      	movs	r0, #255	; 0xff
 8000b52:	03ed      	lsls	r5, r5, #15
 8000b54:	e78d      	b.n	8000a72 <__aeabi_fdiv+0xc2>
 8000b56:	2300      	movs	r3, #0
 8000b58:	4698      	mov	r8, r3
 8000b5a:	2080      	movs	r0, #128	; 0x80
 8000b5c:	03c0      	lsls	r0, r0, #15
 8000b5e:	4205      	tst	r5, r0
 8000b60:	d009      	beq.n	8000b76 <__aeabi_fdiv+0x1c6>
 8000b62:	4643      	mov	r3, r8
 8000b64:	4203      	tst	r3, r0
 8000b66:	d106      	bne.n	8000b76 <__aeabi_fdiv+0x1c6>
 8000b68:	4645      	mov	r5, r8
 8000b6a:	4305      	orrs	r5, r0
 8000b6c:	026d      	lsls	r5, r5, #9
 8000b6e:	0026      	movs	r6, r4
 8000b70:	20ff      	movs	r0, #255	; 0xff
 8000b72:	0a6d      	lsrs	r5, r5, #9
 8000b74:	e77d      	b.n	8000a72 <__aeabi_fdiv+0xc2>
 8000b76:	2080      	movs	r0, #128	; 0x80
 8000b78:	03c0      	lsls	r0, r0, #15
 8000b7a:	4305      	orrs	r5, r0
 8000b7c:	026d      	lsls	r5, r5, #9
 8000b7e:	20ff      	movs	r0, #255	; 0xff
 8000b80:	0a6d      	lsrs	r5, r5, #9
 8000b82:	e776      	b.n	8000a72 <__aeabi_fdiv+0xc2>
 8000b84:	4642      	mov	r2, r8
 8000b86:	016b      	lsls	r3, r5, #5
 8000b88:	0150      	lsls	r0, r2, #5
 8000b8a:	4283      	cmp	r3, r0
 8000b8c:	d219      	bcs.n	8000bc2 <__aeabi_fdiv+0x212>
 8000b8e:	221b      	movs	r2, #27
 8000b90:	2500      	movs	r5, #0
 8000b92:	3f01      	subs	r7, #1
 8000b94:	2601      	movs	r6, #1
 8000b96:	001c      	movs	r4, r3
 8000b98:	006d      	lsls	r5, r5, #1
 8000b9a:	005b      	lsls	r3, r3, #1
 8000b9c:	2c00      	cmp	r4, #0
 8000b9e:	db01      	blt.n	8000ba4 <__aeabi_fdiv+0x1f4>
 8000ba0:	4298      	cmp	r0, r3
 8000ba2:	d801      	bhi.n	8000ba8 <__aeabi_fdiv+0x1f8>
 8000ba4:	1a1b      	subs	r3, r3, r0
 8000ba6:	4335      	orrs	r5, r6
 8000ba8:	3a01      	subs	r2, #1
 8000baa:	2a00      	cmp	r2, #0
 8000bac:	d1f3      	bne.n	8000b96 <__aeabi_fdiv+0x1e6>
 8000bae:	1e5a      	subs	r2, r3, #1
 8000bb0:	4193      	sbcs	r3, r2
 8000bb2:	431d      	orrs	r5, r3
 8000bb4:	003b      	movs	r3, r7
 8000bb6:	337f      	adds	r3, #127	; 0x7f
 8000bb8:	000e      	movs	r6, r1
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	dd00      	ble.n	8000bc0 <__aeabi_fdiv+0x210>
 8000bbe:	e741      	b.n	8000a44 <__aeabi_fdiv+0x94>
 8000bc0:	e7aa      	b.n	8000b18 <__aeabi_fdiv+0x168>
 8000bc2:	221a      	movs	r2, #26
 8000bc4:	2501      	movs	r5, #1
 8000bc6:	1a1b      	subs	r3, r3, r0
 8000bc8:	e7e4      	b.n	8000b94 <__aeabi_fdiv+0x1e4>
 8000bca:	01ad      	lsls	r5, r5, #6
 8000bcc:	2000      	movs	r0, #0
 8000bce:	0a6d      	lsrs	r5, r5, #9
 8000bd0:	e74f      	b.n	8000a72 <__aeabi_fdiv+0xc2>
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	0800d9f0 	.word	0x0800d9f0
 8000bd8:	f7ffffff 	.word	0xf7ffffff
 8000bdc:	0800da30 	.word	0x0800da30

08000be0 <__eqsf2>:
 8000be0:	b570      	push	{r4, r5, r6, lr}
 8000be2:	0042      	lsls	r2, r0, #1
 8000be4:	0245      	lsls	r5, r0, #9
 8000be6:	024e      	lsls	r6, r1, #9
 8000be8:	004c      	lsls	r4, r1, #1
 8000bea:	0fc3      	lsrs	r3, r0, #31
 8000bec:	0a6d      	lsrs	r5, r5, #9
 8000bee:	2001      	movs	r0, #1
 8000bf0:	0e12      	lsrs	r2, r2, #24
 8000bf2:	0a76      	lsrs	r6, r6, #9
 8000bf4:	0e24      	lsrs	r4, r4, #24
 8000bf6:	0fc9      	lsrs	r1, r1, #31
 8000bf8:	2aff      	cmp	r2, #255	; 0xff
 8000bfa:	d006      	beq.n	8000c0a <__eqsf2+0x2a>
 8000bfc:	2cff      	cmp	r4, #255	; 0xff
 8000bfe:	d003      	beq.n	8000c08 <__eqsf2+0x28>
 8000c00:	42a2      	cmp	r2, r4
 8000c02:	d101      	bne.n	8000c08 <__eqsf2+0x28>
 8000c04:	42b5      	cmp	r5, r6
 8000c06:	d006      	beq.n	8000c16 <__eqsf2+0x36>
 8000c08:	bd70      	pop	{r4, r5, r6, pc}
 8000c0a:	2d00      	cmp	r5, #0
 8000c0c:	d1fc      	bne.n	8000c08 <__eqsf2+0x28>
 8000c0e:	2cff      	cmp	r4, #255	; 0xff
 8000c10:	d1fa      	bne.n	8000c08 <__eqsf2+0x28>
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	d1f8      	bne.n	8000c08 <__eqsf2+0x28>
 8000c16:	428b      	cmp	r3, r1
 8000c18:	d006      	beq.n	8000c28 <__eqsf2+0x48>
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	d1f3      	bne.n	8000c08 <__eqsf2+0x28>
 8000c20:	0028      	movs	r0, r5
 8000c22:	1e43      	subs	r3, r0, #1
 8000c24:	4198      	sbcs	r0, r3
 8000c26:	e7ef      	b.n	8000c08 <__eqsf2+0x28>
 8000c28:	2000      	movs	r0, #0
 8000c2a:	e7ed      	b.n	8000c08 <__eqsf2+0x28>

08000c2c <__gesf2>:
 8000c2c:	b570      	push	{r4, r5, r6, lr}
 8000c2e:	0042      	lsls	r2, r0, #1
 8000c30:	0245      	lsls	r5, r0, #9
 8000c32:	024e      	lsls	r6, r1, #9
 8000c34:	004c      	lsls	r4, r1, #1
 8000c36:	0fc3      	lsrs	r3, r0, #31
 8000c38:	0a6d      	lsrs	r5, r5, #9
 8000c3a:	0e12      	lsrs	r2, r2, #24
 8000c3c:	0a76      	lsrs	r6, r6, #9
 8000c3e:	0e24      	lsrs	r4, r4, #24
 8000c40:	0fc8      	lsrs	r0, r1, #31
 8000c42:	2aff      	cmp	r2, #255	; 0xff
 8000c44:	d01b      	beq.n	8000c7e <__gesf2+0x52>
 8000c46:	2cff      	cmp	r4, #255	; 0xff
 8000c48:	d00e      	beq.n	8000c68 <__gesf2+0x3c>
 8000c4a:	2a00      	cmp	r2, #0
 8000c4c:	d11b      	bne.n	8000c86 <__gesf2+0x5a>
 8000c4e:	2c00      	cmp	r4, #0
 8000c50:	d101      	bne.n	8000c56 <__gesf2+0x2a>
 8000c52:	2e00      	cmp	r6, #0
 8000c54:	d01c      	beq.n	8000c90 <__gesf2+0x64>
 8000c56:	2d00      	cmp	r5, #0
 8000c58:	d00c      	beq.n	8000c74 <__gesf2+0x48>
 8000c5a:	4283      	cmp	r3, r0
 8000c5c:	d01c      	beq.n	8000c98 <__gesf2+0x6c>
 8000c5e:	2102      	movs	r1, #2
 8000c60:	1e58      	subs	r0, r3, #1
 8000c62:	4008      	ands	r0, r1
 8000c64:	3801      	subs	r0, #1
 8000c66:	bd70      	pop	{r4, r5, r6, pc}
 8000c68:	2e00      	cmp	r6, #0
 8000c6a:	d122      	bne.n	8000cb2 <__gesf2+0x86>
 8000c6c:	2a00      	cmp	r2, #0
 8000c6e:	d1f4      	bne.n	8000c5a <__gesf2+0x2e>
 8000c70:	2d00      	cmp	r5, #0
 8000c72:	d1f2      	bne.n	8000c5a <__gesf2+0x2e>
 8000c74:	2800      	cmp	r0, #0
 8000c76:	d1f6      	bne.n	8000c66 <__gesf2+0x3a>
 8000c78:	2001      	movs	r0, #1
 8000c7a:	4240      	negs	r0, r0
 8000c7c:	e7f3      	b.n	8000c66 <__gesf2+0x3a>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	d117      	bne.n	8000cb2 <__gesf2+0x86>
 8000c82:	2cff      	cmp	r4, #255	; 0xff
 8000c84:	d0f0      	beq.n	8000c68 <__gesf2+0x3c>
 8000c86:	2c00      	cmp	r4, #0
 8000c88:	d1e7      	bne.n	8000c5a <__gesf2+0x2e>
 8000c8a:	2e00      	cmp	r6, #0
 8000c8c:	d1e5      	bne.n	8000c5a <__gesf2+0x2e>
 8000c8e:	e7e6      	b.n	8000c5e <__gesf2+0x32>
 8000c90:	2000      	movs	r0, #0
 8000c92:	2d00      	cmp	r5, #0
 8000c94:	d0e7      	beq.n	8000c66 <__gesf2+0x3a>
 8000c96:	e7e2      	b.n	8000c5e <__gesf2+0x32>
 8000c98:	42a2      	cmp	r2, r4
 8000c9a:	dc05      	bgt.n	8000ca8 <__gesf2+0x7c>
 8000c9c:	dbea      	blt.n	8000c74 <__gesf2+0x48>
 8000c9e:	42b5      	cmp	r5, r6
 8000ca0:	d802      	bhi.n	8000ca8 <__gesf2+0x7c>
 8000ca2:	d3e7      	bcc.n	8000c74 <__gesf2+0x48>
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	e7de      	b.n	8000c66 <__gesf2+0x3a>
 8000ca8:	4243      	negs	r3, r0
 8000caa:	4158      	adcs	r0, r3
 8000cac:	0040      	lsls	r0, r0, #1
 8000cae:	3801      	subs	r0, #1
 8000cb0:	e7d9      	b.n	8000c66 <__gesf2+0x3a>
 8000cb2:	2002      	movs	r0, #2
 8000cb4:	4240      	negs	r0, r0
 8000cb6:	e7d6      	b.n	8000c66 <__gesf2+0x3a>

08000cb8 <__lesf2>:
 8000cb8:	b570      	push	{r4, r5, r6, lr}
 8000cba:	0042      	lsls	r2, r0, #1
 8000cbc:	0245      	lsls	r5, r0, #9
 8000cbe:	024e      	lsls	r6, r1, #9
 8000cc0:	004c      	lsls	r4, r1, #1
 8000cc2:	0fc3      	lsrs	r3, r0, #31
 8000cc4:	0a6d      	lsrs	r5, r5, #9
 8000cc6:	0e12      	lsrs	r2, r2, #24
 8000cc8:	0a76      	lsrs	r6, r6, #9
 8000cca:	0e24      	lsrs	r4, r4, #24
 8000ccc:	0fc8      	lsrs	r0, r1, #31
 8000cce:	2aff      	cmp	r2, #255	; 0xff
 8000cd0:	d00b      	beq.n	8000cea <__lesf2+0x32>
 8000cd2:	2cff      	cmp	r4, #255	; 0xff
 8000cd4:	d00d      	beq.n	8000cf2 <__lesf2+0x3a>
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d11f      	bne.n	8000d1a <__lesf2+0x62>
 8000cda:	2c00      	cmp	r4, #0
 8000cdc:	d116      	bne.n	8000d0c <__lesf2+0x54>
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d114      	bne.n	8000d0c <__lesf2+0x54>
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	2d00      	cmp	r5, #0
 8000ce6:	d010      	beq.n	8000d0a <__lesf2+0x52>
 8000ce8:	e009      	b.n	8000cfe <__lesf2+0x46>
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d10c      	bne.n	8000d08 <__lesf2+0x50>
 8000cee:	2cff      	cmp	r4, #255	; 0xff
 8000cf0:	d113      	bne.n	8000d1a <__lesf2+0x62>
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d108      	bne.n	8000d08 <__lesf2+0x50>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	d008      	beq.n	8000d0c <__lesf2+0x54>
 8000cfa:	4283      	cmp	r3, r0
 8000cfc:	d012      	beq.n	8000d24 <__lesf2+0x6c>
 8000cfe:	2102      	movs	r1, #2
 8000d00:	1e58      	subs	r0, r3, #1
 8000d02:	4008      	ands	r0, r1
 8000d04:	3801      	subs	r0, #1
 8000d06:	e000      	b.n	8000d0a <__lesf2+0x52>
 8000d08:	2002      	movs	r0, #2
 8000d0a:	bd70      	pop	{r4, r5, r6, pc}
 8000d0c:	2d00      	cmp	r5, #0
 8000d0e:	d1f4      	bne.n	8000cfa <__lesf2+0x42>
 8000d10:	2800      	cmp	r0, #0
 8000d12:	d1fa      	bne.n	8000d0a <__lesf2+0x52>
 8000d14:	2001      	movs	r0, #1
 8000d16:	4240      	negs	r0, r0
 8000d18:	e7f7      	b.n	8000d0a <__lesf2+0x52>
 8000d1a:	2c00      	cmp	r4, #0
 8000d1c:	d1ed      	bne.n	8000cfa <__lesf2+0x42>
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	d1eb      	bne.n	8000cfa <__lesf2+0x42>
 8000d22:	e7ec      	b.n	8000cfe <__lesf2+0x46>
 8000d24:	42a2      	cmp	r2, r4
 8000d26:	dc05      	bgt.n	8000d34 <__lesf2+0x7c>
 8000d28:	dbf2      	blt.n	8000d10 <__lesf2+0x58>
 8000d2a:	42b5      	cmp	r5, r6
 8000d2c:	d802      	bhi.n	8000d34 <__lesf2+0x7c>
 8000d2e:	d3ef      	bcc.n	8000d10 <__lesf2+0x58>
 8000d30:	2000      	movs	r0, #0
 8000d32:	e7ea      	b.n	8000d0a <__lesf2+0x52>
 8000d34:	4243      	negs	r3, r0
 8000d36:	4158      	adcs	r0, r3
 8000d38:	0040      	lsls	r0, r0, #1
 8000d3a:	3801      	subs	r0, #1
 8000d3c:	e7e5      	b.n	8000d0a <__lesf2+0x52>
 8000d3e:	46c0      	nop			; (mov r8, r8)

08000d40 <__aeabi_fmul>:
 8000d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d42:	464f      	mov	r7, r9
 8000d44:	4646      	mov	r6, r8
 8000d46:	46d6      	mov	lr, sl
 8000d48:	0244      	lsls	r4, r0, #9
 8000d4a:	0045      	lsls	r5, r0, #1
 8000d4c:	b5c0      	push	{r6, r7, lr}
 8000d4e:	0a64      	lsrs	r4, r4, #9
 8000d50:	1c0f      	adds	r7, r1, #0
 8000d52:	0e2d      	lsrs	r5, r5, #24
 8000d54:	0fc6      	lsrs	r6, r0, #31
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d100      	bne.n	8000d5c <__aeabi_fmul+0x1c>
 8000d5a:	e08d      	b.n	8000e78 <__aeabi_fmul+0x138>
 8000d5c:	2dff      	cmp	r5, #255	; 0xff
 8000d5e:	d100      	bne.n	8000d62 <__aeabi_fmul+0x22>
 8000d60:	e092      	b.n	8000e88 <__aeabi_fmul+0x148>
 8000d62:	2300      	movs	r3, #0
 8000d64:	2080      	movs	r0, #128	; 0x80
 8000d66:	4699      	mov	r9, r3
 8000d68:	469a      	mov	sl, r3
 8000d6a:	00e4      	lsls	r4, r4, #3
 8000d6c:	04c0      	lsls	r0, r0, #19
 8000d6e:	4304      	orrs	r4, r0
 8000d70:	3d7f      	subs	r5, #127	; 0x7f
 8000d72:	0278      	lsls	r0, r7, #9
 8000d74:	0a43      	lsrs	r3, r0, #9
 8000d76:	4698      	mov	r8, r3
 8000d78:	007b      	lsls	r3, r7, #1
 8000d7a:	0e1b      	lsrs	r3, r3, #24
 8000d7c:	0fff      	lsrs	r7, r7, #31
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d100      	bne.n	8000d84 <__aeabi_fmul+0x44>
 8000d82:	e070      	b.n	8000e66 <__aeabi_fmul+0x126>
 8000d84:	2bff      	cmp	r3, #255	; 0xff
 8000d86:	d100      	bne.n	8000d8a <__aeabi_fmul+0x4a>
 8000d88:	e086      	b.n	8000e98 <__aeabi_fmul+0x158>
 8000d8a:	4642      	mov	r2, r8
 8000d8c:	00d0      	lsls	r0, r2, #3
 8000d8e:	2280      	movs	r2, #128	; 0x80
 8000d90:	3b7f      	subs	r3, #127	; 0x7f
 8000d92:	18ed      	adds	r5, r5, r3
 8000d94:	2300      	movs	r3, #0
 8000d96:	04d2      	lsls	r2, r2, #19
 8000d98:	4302      	orrs	r2, r0
 8000d9a:	4690      	mov	r8, r2
 8000d9c:	469c      	mov	ip, r3
 8000d9e:	0031      	movs	r1, r6
 8000da0:	464b      	mov	r3, r9
 8000da2:	4079      	eors	r1, r7
 8000da4:	1c68      	adds	r0, r5, #1
 8000da6:	2b0f      	cmp	r3, #15
 8000da8:	d81c      	bhi.n	8000de4 <__aeabi_fmul+0xa4>
 8000daa:	4a76      	ldr	r2, [pc, #472]	; (8000f84 <__aeabi_fmul+0x244>)
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	58d3      	ldr	r3, [r2, r3]
 8000db0:	469f      	mov	pc, r3
 8000db2:	0039      	movs	r1, r7
 8000db4:	4644      	mov	r4, r8
 8000db6:	46e2      	mov	sl, ip
 8000db8:	4653      	mov	r3, sl
 8000dba:	2b02      	cmp	r3, #2
 8000dbc:	d00f      	beq.n	8000dde <__aeabi_fmul+0x9e>
 8000dbe:	2b03      	cmp	r3, #3
 8000dc0:	d100      	bne.n	8000dc4 <__aeabi_fmul+0x84>
 8000dc2:	e0d7      	b.n	8000f74 <__aeabi_fmul+0x234>
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d137      	bne.n	8000e38 <__aeabi_fmul+0xf8>
 8000dc8:	2000      	movs	r0, #0
 8000dca:	2400      	movs	r4, #0
 8000dcc:	05c0      	lsls	r0, r0, #23
 8000dce:	4320      	orrs	r0, r4
 8000dd0:	07c9      	lsls	r1, r1, #31
 8000dd2:	4308      	orrs	r0, r1
 8000dd4:	bce0      	pop	{r5, r6, r7}
 8000dd6:	46ba      	mov	sl, r7
 8000dd8:	46b1      	mov	r9, r6
 8000dda:	46a8      	mov	r8, r5
 8000ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dde:	20ff      	movs	r0, #255	; 0xff
 8000de0:	2400      	movs	r4, #0
 8000de2:	e7f3      	b.n	8000dcc <__aeabi_fmul+0x8c>
 8000de4:	0c26      	lsrs	r6, r4, #16
 8000de6:	0424      	lsls	r4, r4, #16
 8000de8:	0c22      	lsrs	r2, r4, #16
 8000dea:	4644      	mov	r4, r8
 8000dec:	0424      	lsls	r4, r4, #16
 8000dee:	0c24      	lsrs	r4, r4, #16
 8000df0:	4643      	mov	r3, r8
 8000df2:	0027      	movs	r7, r4
 8000df4:	0c1b      	lsrs	r3, r3, #16
 8000df6:	4357      	muls	r7, r2
 8000df8:	4374      	muls	r4, r6
 8000dfa:	435a      	muls	r2, r3
 8000dfc:	435e      	muls	r6, r3
 8000dfe:	1912      	adds	r2, r2, r4
 8000e00:	0c3b      	lsrs	r3, r7, #16
 8000e02:	189b      	adds	r3, r3, r2
 8000e04:	429c      	cmp	r4, r3
 8000e06:	d903      	bls.n	8000e10 <__aeabi_fmul+0xd0>
 8000e08:	2280      	movs	r2, #128	; 0x80
 8000e0a:	0252      	lsls	r2, r2, #9
 8000e0c:	4694      	mov	ip, r2
 8000e0e:	4466      	add	r6, ip
 8000e10:	043f      	lsls	r7, r7, #16
 8000e12:	041a      	lsls	r2, r3, #16
 8000e14:	0c3f      	lsrs	r7, r7, #16
 8000e16:	19d2      	adds	r2, r2, r7
 8000e18:	0194      	lsls	r4, r2, #6
 8000e1a:	1e67      	subs	r7, r4, #1
 8000e1c:	41bc      	sbcs	r4, r7
 8000e1e:	0c1b      	lsrs	r3, r3, #16
 8000e20:	0e92      	lsrs	r2, r2, #26
 8000e22:	199b      	adds	r3, r3, r6
 8000e24:	4314      	orrs	r4, r2
 8000e26:	019b      	lsls	r3, r3, #6
 8000e28:	431c      	orrs	r4, r3
 8000e2a:	011b      	lsls	r3, r3, #4
 8000e2c:	d400      	bmi.n	8000e30 <__aeabi_fmul+0xf0>
 8000e2e:	e09b      	b.n	8000f68 <__aeabi_fmul+0x228>
 8000e30:	2301      	movs	r3, #1
 8000e32:	0862      	lsrs	r2, r4, #1
 8000e34:	401c      	ands	r4, r3
 8000e36:	4314      	orrs	r4, r2
 8000e38:	0002      	movs	r2, r0
 8000e3a:	327f      	adds	r2, #127	; 0x7f
 8000e3c:	2a00      	cmp	r2, #0
 8000e3e:	dd64      	ble.n	8000f0a <__aeabi_fmul+0x1ca>
 8000e40:	0763      	lsls	r3, r4, #29
 8000e42:	d004      	beq.n	8000e4e <__aeabi_fmul+0x10e>
 8000e44:	230f      	movs	r3, #15
 8000e46:	4023      	ands	r3, r4
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d000      	beq.n	8000e4e <__aeabi_fmul+0x10e>
 8000e4c:	3404      	adds	r4, #4
 8000e4e:	0123      	lsls	r3, r4, #4
 8000e50:	d503      	bpl.n	8000e5a <__aeabi_fmul+0x11a>
 8000e52:	0002      	movs	r2, r0
 8000e54:	4b4c      	ldr	r3, [pc, #304]	; (8000f88 <__aeabi_fmul+0x248>)
 8000e56:	3280      	adds	r2, #128	; 0x80
 8000e58:	401c      	ands	r4, r3
 8000e5a:	2afe      	cmp	r2, #254	; 0xfe
 8000e5c:	dcbf      	bgt.n	8000dde <__aeabi_fmul+0x9e>
 8000e5e:	01a4      	lsls	r4, r4, #6
 8000e60:	0a64      	lsrs	r4, r4, #9
 8000e62:	b2d0      	uxtb	r0, r2
 8000e64:	e7b2      	b.n	8000dcc <__aeabi_fmul+0x8c>
 8000e66:	4643      	mov	r3, r8
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d13d      	bne.n	8000ee8 <__aeabi_fmul+0x1a8>
 8000e6c:	464a      	mov	r2, r9
 8000e6e:	3301      	adds	r3, #1
 8000e70:	431a      	orrs	r2, r3
 8000e72:	4691      	mov	r9, r2
 8000e74:	469c      	mov	ip, r3
 8000e76:	e792      	b.n	8000d9e <__aeabi_fmul+0x5e>
 8000e78:	2c00      	cmp	r4, #0
 8000e7a:	d129      	bne.n	8000ed0 <__aeabi_fmul+0x190>
 8000e7c:	2304      	movs	r3, #4
 8000e7e:	4699      	mov	r9, r3
 8000e80:	3b03      	subs	r3, #3
 8000e82:	2500      	movs	r5, #0
 8000e84:	469a      	mov	sl, r3
 8000e86:	e774      	b.n	8000d72 <__aeabi_fmul+0x32>
 8000e88:	2c00      	cmp	r4, #0
 8000e8a:	d11b      	bne.n	8000ec4 <__aeabi_fmul+0x184>
 8000e8c:	2308      	movs	r3, #8
 8000e8e:	4699      	mov	r9, r3
 8000e90:	3b06      	subs	r3, #6
 8000e92:	25ff      	movs	r5, #255	; 0xff
 8000e94:	469a      	mov	sl, r3
 8000e96:	e76c      	b.n	8000d72 <__aeabi_fmul+0x32>
 8000e98:	4643      	mov	r3, r8
 8000e9a:	35ff      	adds	r5, #255	; 0xff
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d10b      	bne.n	8000eb8 <__aeabi_fmul+0x178>
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	464a      	mov	r2, r9
 8000ea4:	431a      	orrs	r2, r3
 8000ea6:	4691      	mov	r9, r2
 8000ea8:	469c      	mov	ip, r3
 8000eaa:	e778      	b.n	8000d9e <__aeabi_fmul+0x5e>
 8000eac:	4653      	mov	r3, sl
 8000eae:	0031      	movs	r1, r6
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d000      	beq.n	8000eb6 <__aeabi_fmul+0x176>
 8000eb4:	e783      	b.n	8000dbe <__aeabi_fmul+0x7e>
 8000eb6:	e792      	b.n	8000dde <__aeabi_fmul+0x9e>
 8000eb8:	2303      	movs	r3, #3
 8000eba:	464a      	mov	r2, r9
 8000ebc:	431a      	orrs	r2, r3
 8000ebe:	4691      	mov	r9, r2
 8000ec0:	469c      	mov	ip, r3
 8000ec2:	e76c      	b.n	8000d9e <__aeabi_fmul+0x5e>
 8000ec4:	230c      	movs	r3, #12
 8000ec6:	4699      	mov	r9, r3
 8000ec8:	3b09      	subs	r3, #9
 8000eca:	25ff      	movs	r5, #255	; 0xff
 8000ecc:	469a      	mov	sl, r3
 8000ece:	e750      	b.n	8000d72 <__aeabi_fmul+0x32>
 8000ed0:	0020      	movs	r0, r4
 8000ed2:	f002 f96f 	bl	80031b4 <__clzsi2>
 8000ed6:	2576      	movs	r5, #118	; 0x76
 8000ed8:	1f43      	subs	r3, r0, #5
 8000eda:	409c      	lsls	r4, r3
 8000edc:	2300      	movs	r3, #0
 8000ede:	426d      	negs	r5, r5
 8000ee0:	4699      	mov	r9, r3
 8000ee2:	469a      	mov	sl, r3
 8000ee4:	1a2d      	subs	r5, r5, r0
 8000ee6:	e744      	b.n	8000d72 <__aeabi_fmul+0x32>
 8000ee8:	4640      	mov	r0, r8
 8000eea:	f002 f963 	bl	80031b4 <__clzsi2>
 8000eee:	4642      	mov	r2, r8
 8000ef0:	1f43      	subs	r3, r0, #5
 8000ef2:	409a      	lsls	r2, r3
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	1a2d      	subs	r5, r5, r0
 8000ef8:	4690      	mov	r8, r2
 8000efa:	469c      	mov	ip, r3
 8000efc:	3d76      	subs	r5, #118	; 0x76
 8000efe:	e74e      	b.n	8000d9e <__aeabi_fmul+0x5e>
 8000f00:	2480      	movs	r4, #128	; 0x80
 8000f02:	2100      	movs	r1, #0
 8000f04:	20ff      	movs	r0, #255	; 0xff
 8000f06:	03e4      	lsls	r4, r4, #15
 8000f08:	e760      	b.n	8000dcc <__aeabi_fmul+0x8c>
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	1a9b      	subs	r3, r3, r2
 8000f0e:	2b1b      	cmp	r3, #27
 8000f10:	dd00      	ble.n	8000f14 <__aeabi_fmul+0x1d4>
 8000f12:	e759      	b.n	8000dc8 <__aeabi_fmul+0x88>
 8000f14:	0022      	movs	r2, r4
 8000f16:	309e      	adds	r0, #158	; 0x9e
 8000f18:	40da      	lsrs	r2, r3
 8000f1a:	4084      	lsls	r4, r0
 8000f1c:	0013      	movs	r3, r2
 8000f1e:	1e62      	subs	r2, r4, #1
 8000f20:	4194      	sbcs	r4, r2
 8000f22:	431c      	orrs	r4, r3
 8000f24:	0763      	lsls	r3, r4, #29
 8000f26:	d004      	beq.n	8000f32 <__aeabi_fmul+0x1f2>
 8000f28:	230f      	movs	r3, #15
 8000f2a:	4023      	ands	r3, r4
 8000f2c:	2b04      	cmp	r3, #4
 8000f2e:	d000      	beq.n	8000f32 <__aeabi_fmul+0x1f2>
 8000f30:	3404      	adds	r4, #4
 8000f32:	0163      	lsls	r3, r4, #5
 8000f34:	d51a      	bpl.n	8000f6c <__aeabi_fmul+0x22c>
 8000f36:	2001      	movs	r0, #1
 8000f38:	2400      	movs	r4, #0
 8000f3a:	e747      	b.n	8000dcc <__aeabi_fmul+0x8c>
 8000f3c:	2080      	movs	r0, #128	; 0x80
 8000f3e:	03c0      	lsls	r0, r0, #15
 8000f40:	4204      	tst	r4, r0
 8000f42:	d009      	beq.n	8000f58 <__aeabi_fmul+0x218>
 8000f44:	4643      	mov	r3, r8
 8000f46:	4203      	tst	r3, r0
 8000f48:	d106      	bne.n	8000f58 <__aeabi_fmul+0x218>
 8000f4a:	4644      	mov	r4, r8
 8000f4c:	4304      	orrs	r4, r0
 8000f4e:	0264      	lsls	r4, r4, #9
 8000f50:	0039      	movs	r1, r7
 8000f52:	20ff      	movs	r0, #255	; 0xff
 8000f54:	0a64      	lsrs	r4, r4, #9
 8000f56:	e739      	b.n	8000dcc <__aeabi_fmul+0x8c>
 8000f58:	2080      	movs	r0, #128	; 0x80
 8000f5a:	03c0      	lsls	r0, r0, #15
 8000f5c:	4304      	orrs	r4, r0
 8000f5e:	0264      	lsls	r4, r4, #9
 8000f60:	0031      	movs	r1, r6
 8000f62:	20ff      	movs	r0, #255	; 0xff
 8000f64:	0a64      	lsrs	r4, r4, #9
 8000f66:	e731      	b.n	8000dcc <__aeabi_fmul+0x8c>
 8000f68:	0028      	movs	r0, r5
 8000f6a:	e765      	b.n	8000e38 <__aeabi_fmul+0xf8>
 8000f6c:	01a4      	lsls	r4, r4, #6
 8000f6e:	2000      	movs	r0, #0
 8000f70:	0a64      	lsrs	r4, r4, #9
 8000f72:	e72b      	b.n	8000dcc <__aeabi_fmul+0x8c>
 8000f74:	2080      	movs	r0, #128	; 0x80
 8000f76:	03c0      	lsls	r0, r0, #15
 8000f78:	4304      	orrs	r4, r0
 8000f7a:	0264      	lsls	r4, r4, #9
 8000f7c:	20ff      	movs	r0, #255	; 0xff
 8000f7e:	0a64      	lsrs	r4, r4, #9
 8000f80:	e724      	b.n	8000dcc <__aeabi_fmul+0x8c>
 8000f82:	46c0      	nop			; (mov r8, r8)
 8000f84:	0800da70 	.word	0x0800da70
 8000f88:	f7ffffff 	.word	0xf7ffffff

08000f8c <__aeabi_fsub>:
 8000f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f8e:	46ce      	mov	lr, r9
 8000f90:	4647      	mov	r7, r8
 8000f92:	0243      	lsls	r3, r0, #9
 8000f94:	0a5b      	lsrs	r3, r3, #9
 8000f96:	024e      	lsls	r6, r1, #9
 8000f98:	00da      	lsls	r2, r3, #3
 8000f9a:	4694      	mov	ip, r2
 8000f9c:	0a72      	lsrs	r2, r6, #9
 8000f9e:	4691      	mov	r9, r2
 8000fa0:	0045      	lsls	r5, r0, #1
 8000fa2:	004a      	lsls	r2, r1, #1
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	0e2d      	lsrs	r5, r5, #24
 8000fa8:	001f      	movs	r7, r3
 8000faa:	0fc4      	lsrs	r4, r0, #31
 8000fac:	0e12      	lsrs	r2, r2, #24
 8000fae:	0fc9      	lsrs	r1, r1, #31
 8000fb0:	09b6      	lsrs	r6, r6, #6
 8000fb2:	2aff      	cmp	r2, #255	; 0xff
 8000fb4:	d05b      	beq.n	800106e <__aeabi_fsub+0xe2>
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	4041      	eors	r1, r0
 8000fba:	428c      	cmp	r4, r1
 8000fbc:	d039      	beq.n	8001032 <__aeabi_fsub+0xa6>
 8000fbe:	1aa8      	subs	r0, r5, r2
 8000fc0:	2800      	cmp	r0, #0
 8000fc2:	dd5a      	ble.n	800107a <__aeabi_fsub+0xee>
 8000fc4:	2a00      	cmp	r2, #0
 8000fc6:	d06a      	beq.n	800109e <__aeabi_fsub+0x112>
 8000fc8:	2dff      	cmp	r5, #255	; 0xff
 8000fca:	d100      	bne.n	8000fce <__aeabi_fsub+0x42>
 8000fcc:	e0d9      	b.n	8001182 <__aeabi_fsub+0x1f6>
 8000fce:	2280      	movs	r2, #128	; 0x80
 8000fd0:	04d2      	lsls	r2, r2, #19
 8000fd2:	4316      	orrs	r6, r2
 8000fd4:	281b      	cmp	r0, #27
 8000fd6:	dc00      	bgt.n	8000fda <__aeabi_fsub+0x4e>
 8000fd8:	e0e9      	b.n	80011ae <__aeabi_fsub+0x222>
 8000fda:	2001      	movs	r0, #1
 8000fdc:	4663      	mov	r3, ip
 8000fde:	1a18      	subs	r0, r3, r0
 8000fe0:	0143      	lsls	r3, r0, #5
 8000fe2:	d400      	bmi.n	8000fe6 <__aeabi_fsub+0x5a>
 8000fe4:	e0b4      	b.n	8001150 <__aeabi_fsub+0x1c4>
 8000fe6:	0180      	lsls	r0, r0, #6
 8000fe8:	0987      	lsrs	r7, r0, #6
 8000fea:	0038      	movs	r0, r7
 8000fec:	f002 f8e2 	bl	80031b4 <__clzsi2>
 8000ff0:	3805      	subs	r0, #5
 8000ff2:	4087      	lsls	r7, r0
 8000ff4:	4285      	cmp	r5, r0
 8000ff6:	dc00      	bgt.n	8000ffa <__aeabi_fsub+0x6e>
 8000ff8:	e0cc      	b.n	8001194 <__aeabi_fsub+0x208>
 8000ffa:	1a2d      	subs	r5, r5, r0
 8000ffc:	48b5      	ldr	r0, [pc, #724]	; (80012d4 <__aeabi_fsub+0x348>)
 8000ffe:	4038      	ands	r0, r7
 8001000:	0743      	lsls	r3, r0, #29
 8001002:	d004      	beq.n	800100e <__aeabi_fsub+0x82>
 8001004:	230f      	movs	r3, #15
 8001006:	4003      	ands	r3, r0
 8001008:	2b04      	cmp	r3, #4
 800100a:	d000      	beq.n	800100e <__aeabi_fsub+0x82>
 800100c:	3004      	adds	r0, #4
 800100e:	0143      	lsls	r3, r0, #5
 8001010:	d400      	bmi.n	8001014 <__aeabi_fsub+0x88>
 8001012:	e0a0      	b.n	8001156 <__aeabi_fsub+0x1ca>
 8001014:	1c6a      	adds	r2, r5, #1
 8001016:	2dfe      	cmp	r5, #254	; 0xfe
 8001018:	d100      	bne.n	800101c <__aeabi_fsub+0x90>
 800101a:	e08d      	b.n	8001138 <__aeabi_fsub+0x1ac>
 800101c:	0180      	lsls	r0, r0, #6
 800101e:	0a47      	lsrs	r7, r0, #9
 8001020:	b2d2      	uxtb	r2, r2
 8001022:	05d0      	lsls	r0, r2, #23
 8001024:	4338      	orrs	r0, r7
 8001026:	07e4      	lsls	r4, r4, #31
 8001028:	4320      	orrs	r0, r4
 800102a:	bcc0      	pop	{r6, r7}
 800102c:	46b9      	mov	r9, r7
 800102e:	46b0      	mov	r8, r6
 8001030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001032:	1aa8      	subs	r0, r5, r2
 8001034:	4680      	mov	r8, r0
 8001036:	2800      	cmp	r0, #0
 8001038:	dd45      	ble.n	80010c6 <__aeabi_fsub+0x13a>
 800103a:	2a00      	cmp	r2, #0
 800103c:	d070      	beq.n	8001120 <__aeabi_fsub+0x194>
 800103e:	2dff      	cmp	r5, #255	; 0xff
 8001040:	d100      	bne.n	8001044 <__aeabi_fsub+0xb8>
 8001042:	e09e      	b.n	8001182 <__aeabi_fsub+0x1f6>
 8001044:	2380      	movs	r3, #128	; 0x80
 8001046:	04db      	lsls	r3, r3, #19
 8001048:	431e      	orrs	r6, r3
 800104a:	4643      	mov	r3, r8
 800104c:	2b1b      	cmp	r3, #27
 800104e:	dc00      	bgt.n	8001052 <__aeabi_fsub+0xc6>
 8001050:	e0d2      	b.n	80011f8 <__aeabi_fsub+0x26c>
 8001052:	2001      	movs	r0, #1
 8001054:	4460      	add	r0, ip
 8001056:	0143      	lsls	r3, r0, #5
 8001058:	d57a      	bpl.n	8001150 <__aeabi_fsub+0x1c4>
 800105a:	3501      	adds	r5, #1
 800105c:	2dff      	cmp	r5, #255	; 0xff
 800105e:	d06b      	beq.n	8001138 <__aeabi_fsub+0x1ac>
 8001060:	2301      	movs	r3, #1
 8001062:	4a9d      	ldr	r2, [pc, #628]	; (80012d8 <__aeabi_fsub+0x34c>)
 8001064:	4003      	ands	r3, r0
 8001066:	0840      	lsrs	r0, r0, #1
 8001068:	4010      	ands	r0, r2
 800106a:	4318      	orrs	r0, r3
 800106c:	e7c8      	b.n	8001000 <__aeabi_fsub+0x74>
 800106e:	2e00      	cmp	r6, #0
 8001070:	d020      	beq.n	80010b4 <__aeabi_fsub+0x128>
 8001072:	428c      	cmp	r4, r1
 8001074:	d023      	beq.n	80010be <__aeabi_fsub+0x132>
 8001076:	0028      	movs	r0, r5
 8001078:	38ff      	subs	r0, #255	; 0xff
 800107a:	2800      	cmp	r0, #0
 800107c:	d039      	beq.n	80010f2 <__aeabi_fsub+0x166>
 800107e:	1b57      	subs	r7, r2, r5
 8001080:	2d00      	cmp	r5, #0
 8001082:	d000      	beq.n	8001086 <__aeabi_fsub+0xfa>
 8001084:	e09d      	b.n	80011c2 <__aeabi_fsub+0x236>
 8001086:	4663      	mov	r3, ip
 8001088:	2b00      	cmp	r3, #0
 800108a:	d100      	bne.n	800108e <__aeabi_fsub+0x102>
 800108c:	e0db      	b.n	8001246 <__aeabi_fsub+0x2ba>
 800108e:	1e7b      	subs	r3, r7, #1
 8001090:	2f01      	cmp	r7, #1
 8001092:	d100      	bne.n	8001096 <__aeabi_fsub+0x10a>
 8001094:	e10d      	b.n	80012b2 <__aeabi_fsub+0x326>
 8001096:	2fff      	cmp	r7, #255	; 0xff
 8001098:	d071      	beq.n	800117e <__aeabi_fsub+0x1f2>
 800109a:	001f      	movs	r7, r3
 800109c:	e098      	b.n	80011d0 <__aeabi_fsub+0x244>
 800109e:	2e00      	cmp	r6, #0
 80010a0:	d100      	bne.n	80010a4 <__aeabi_fsub+0x118>
 80010a2:	e0a7      	b.n	80011f4 <__aeabi_fsub+0x268>
 80010a4:	1e42      	subs	r2, r0, #1
 80010a6:	2801      	cmp	r0, #1
 80010a8:	d100      	bne.n	80010ac <__aeabi_fsub+0x120>
 80010aa:	e0e6      	b.n	800127a <__aeabi_fsub+0x2ee>
 80010ac:	28ff      	cmp	r0, #255	; 0xff
 80010ae:	d068      	beq.n	8001182 <__aeabi_fsub+0x1f6>
 80010b0:	0010      	movs	r0, r2
 80010b2:	e78f      	b.n	8000fd4 <__aeabi_fsub+0x48>
 80010b4:	2001      	movs	r0, #1
 80010b6:	4041      	eors	r1, r0
 80010b8:	42a1      	cmp	r1, r4
 80010ba:	d000      	beq.n	80010be <__aeabi_fsub+0x132>
 80010bc:	e77f      	b.n	8000fbe <__aeabi_fsub+0x32>
 80010be:	20ff      	movs	r0, #255	; 0xff
 80010c0:	4240      	negs	r0, r0
 80010c2:	4680      	mov	r8, r0
 80010c4:	44a8      	add	r8, r5
 80010c6:	4640      	mov	r0, r8
 80010c8:	2800      	cmp	r0, #0
 80010ca:	d038      	beq.n	800113e <__aeabi_fsub+0x1b2>
 80010cc:	1b51      	subs	r1, r2, r5
 80010ce:	2d00      	cmp	r5, #0
 80010d0:	d100      	bne.n	80010d4 <__aeabi_fsub+0x148>
 80010d2:	e0ae      	b.n	8001232 <__aeabi_fsub+0x2a6>
 80010d4:	2aff      	cmp	r2, #255	; 0xff
 80010d6:	d100      	bne.n	80010da <__aeabi_fsub+0x14e>
 80010d8:	e0df      	b.n	800129a <__aeabi_fsub+0x30e>
 80010da:	2380      	movs	r3, #128	; 0x80
 80010dc:	4660      	mov	r0, ip
 80010de:	04db      	lsls	r3, r3, #19
 80010e0:	4318      	orrs	r0, r3
 80010e2:	4684      	mov	ip, r0
 80010e4:	291b      	cmp	r1, #27
 80010e6:	dc00      	bgt.n	80010ea <__aeabi_fsub+0x15e>
 80010e8:	e0d9      	b.n	800129e <__aeabi_fsub+0x312>
 80010ea:	2001      	movs	r0, #1
 80010ec:	0015      	movs	r5, r2
 80010ee:	1980      	adds	r0, r0, r6
 80010f0:	e7b1      	b.n	8001056 <__aeabi_fsub+0xca>
 80010f2:	20fe      	movs	r0, #254	; 0xfe
 80010f4:	1c6a      	adds	r2, r5, #1
 80010f6:	4210      	tst	r0, r2
 80010f8:	d171      	bne.n	80011de <__aeabi_fsub+0x252>
 80010fa:	2d00      	cmp	r5, #0
 80010fc:	d000      	beq.n	8001100 <__aeabi_fsub+0x174>
 80010fe:	e0a6      	b.n	800124e <__aeabi_fsub+0x2c2>
 8001100:	4663      	mov	r3, ip
 8001102:	2b00      	cmp	r3, #0
 8001104:	d100      	bne.n	8001108 <__aeabi_fsub+0x17c>
 8001106:	e0d9      	b.n	80012bc <__aeabi_fsub+0x330>
 8001108:	2200      	movs	r2, #0
 800110a:	2e00      	cmp	r6, #0
 800110c:	d100      	bne.n	8001110 <__aeabi_fsub+0x184>
 800110e:	e788      	b.n	8001022 <__aeabi_fsub+0x96>
 8001110:	1b98      	subs	r0, r3, r6
 8001112:	0143      	lsls	r3, r0, #5
 8001114:	d400      	bmi.n	8001118 <__aeabi_fsub+0x18c>
 8001116:	e0e1      	b.n	80012dc <__aeabi_fsub+0x350>
 8001118:	4663      	mov	r3, ip
 800111a:	000c      	movs	r4, r1
 800111c:	1af0      	subs	r0, r6, r3
 800111e:	e76f      	b.n	8001000 <__aeabi_fsub+0x74>
 8001120:	2e00      	cmp	r6, #0
 8001122:	d100      	bne.n	8001126 <__aeabi_fsub+0x19a>
 8001124:	e0b7      	b.n	8001296 <__aeabi_fsub+0x30a>
 8001126:	0002      	movs	r2, r0
 8001128:	3a01      	subs	r2, #1
 800112a:	2801      	cmp	r0, #1
 800112c:	d100      	bne.n	8001130 <__aeabi_fsub+0x1a4>
 800112e:	e09c      	b.n	800126a <__aeabi_fsub+0x2de>
 8001130:	28ff      	cmp	r0, #255	; 0xff
 8001132:	d026      	beq.n	8001182 <__aeabi_fsub+0x1f6>
 8001134:	4690      	mov	r8, r2
 8001136:	e788      	b.n	800104a <__aeabi_fsub+0xbe>
 8001138:	22ff      	movs	r2, #255	; 0xff
 800113a:	2700      	movs	r7, #0
 800113c:	e771      	b.n	8001022 <__aeabi_fsub+0x96>
 800113e:	20fe      	movs	r0, #254	; 0xfe
 8001140:	1c6a      	adds	r2, r5, #1
 8001142:	4210      	tst	r0, r2
 8001144:	d064      	beq.n	8001210 <__aeabi_fsub+0x284>
 8001146:	2aff      	cmp	r2, #255	; 0xff
 8001148:	d0f6      	beq.n	8001138 <__aeabi_fsub+0x1ac>
 800114a:	0015      	movs	r5, r2
 800114c:	4466      	add	r6, ip
 800114e:	0870      	lsrs	r0, r6, #1
 8001150:	0743      	lsls	r3, r0, #29
 8001152:	d000      	beq.n	8001156 <__aeabi_fsub+0x1ca>
 8001154:	e756      	b.n	8001004 <__aeabi_fsub+0x78>
 8001156:	08c3      	lsrs	r3, r0, #3
 8001158:	2dff      	cmp	r5, #255	; 0xff
 800115a:	d012      	beq.n	8001182 <__aeabi_fsub+0x1f6>
 800115c:	025b      	lsls	r3, r3, #9
 800115e:	0a5f      	lsrs	r7, r3, #9
 8001160:	b2ea      	uxtb	r2, r5
 8001162:	e75e      	b.n	8001022 <__aeabi_fsub+0x96>
 8001164:	4662      	mov	r2, ip
 8001166:	2a00      	cmp	r2, #0
 8001168:	d100      	bne.n	800116c <__aeabi_fsub+0x1e0>
 800116a:	e096      	b.n	800129a <__aeabi_fsub+0x30e>
 800116c:	2e00      	cmp	r6, #0
 800116e:	d008      	beq.n	8001182 <__aeabi_fsub+0x1f6>
 8001170:	2280      	movs	r2, #128	; 0x80
 8001172:	03d2      	lsls	r2, r2, #15
 8001174:	4213      	tst	r3, r2
 8001176:	d004      	beq.n	8001182 <__aeabi_fsub+0x1f6>
 8001178:	4648      	mov	r0, r9
 800117a:	4210      	tst	r0, r2
 800117c:	d101      	bne.n	8001182 <__aeabi_fsub+0x1f6>
 800117e:	000c      	movs	r4, r1
 8001180:	464b      	mov	r3, r9
 8001182:	2b00      	cmp	r3, #0
 8001184:	d0d8      	beq.n	8001138 <__aeabi_fsub+0x1ac>
 8001186:	2780      	movs	r7, #128	; 0x80
 8001188:	03ff      	lsls	r7, r7, #15
 800118a:	431f      	orrs	r7, r3
 800118c:	027f      	lsls	r7, r7, #9
 800118e:	22ff      	movs	r2, #255	; 0xff
 8001190:	0a7f      	lsrs	r7, r7, #9
 8001192:	e746      	b.n	8001022 <__aeabi_fsub+0x96>
 8001194:	2320      	movs	r3, #32
 8001196:	003a      	movs	r2, r7
 8001198:	1b45      	subs	r5, r0, r5
 800119a:	0038      	movs	r0, r7
 800119c:	3501      	adds	r5, #1
 800119e:	40ea      	lsrs	r2, r5
 80011a0:	1b5d      	subs	r5, r3, r5
 80011a2:	40a8      	lsls	r0, r5
 80011a4:	1e43      	subs	r3, r0, #1
 80011a6:	4198      	sbcs	r0, r3
 80011a8:	2500      	movs	r5, #0
 80011aa:	4310      	orrs	r0, r2
 80011ac:	e728      	b.n	8001000 <__aeabi_fsub+0x74>
 80011ae:	2320      	movs	r3, #32
 80011b0:	1a1b      	subs	r3, r3, r0
 80011b2:	0032      	movs	r2, r6
 80011b4:	409e      	lsls	r6, r3
 80011b6:	40c2      	lsrs	r2, r0
 80011b8:	0030      	movs	r0, r6
 80011ba:	1e43      	subs	r3, r0, #1
 80011bc:	4198      	sbcs	r0, r3
 80011be:	4310      	orrs	r0, r2
 80011c0:	e70c      	b.n	8000fdc <__aeabi_fsub+0x50>
 80011c2:	2aff      	cmp	r2, #255	; 0xff
 80011c4:	d0db      	beq.n	800117e <__aeabi_fsub+0x1f2>
 80011c6:	2380      	movs	r3, #128	; 0x80
 80011c8:	4660      	mov	r0, ip
 80011ca:	04db      	lsls	r3, r3, #19
 80011cc:	4318      	orrs	r0, r3
 80011ce:	4684      	mov	ip, r0
 80011d0:	2f1b      	cmp	r7, #27
 80011d2:	dd56      	ble.n	8001282 <__aeabi_fsub+0x2f6>
 80011d4:	2001      	movs	r0, #1
 80011d6:	000c      	movs	r4, r1
 80011d8:	0015      	movs	r5, r2
 80011da:	1a30      	subs	r0, r6, r0
 80011dc:	e700      	b.n	8000fe0 <__aeabi_fsub+0x54>
 80011de:	4663      	mov	r3, ip
 80011e0:	1b9f      	subs	r7, r3, r6
 80011e2:	017b      	lsls	r3, r7, #5
 80011e4:	d43d      	bmi.n	8001262 <__aeabi_fsub+0x2d6>
 80011e6:	2f00      	cmp	r7, #0
 80011e8:	d000      	beq.n	80011ec <__aeabi_fsub+0x260>
 80011ea:	e6fe      	b.n	8000fea <__aeabi_fsub+0x5e>
 80011ec:	2400      	movs	r4, #0
 80011ee:	2200      	movs	r2, #0
 80011f0:	2700      	movs	r7, #0
 80011f2:	e716      	b.n	8001022 <__aeabi_fsub+0x96>
 80011f4:	0005      	movs	r5, r0
 80011f6:	e7af      	b.n	8001158 <__aeabi_fsub+0x1cc>
 80011f8:	0032      	movs	r2, r6
 80011fa:	4643      	mov	r3, r8
 80011fc:	4641      	mov	r1, r8
 80011fe:	40da      	lsrs	r2, r3
 8001200:	2320      	movs	r3, #32
 8001202:	1a5b      	subs	r3, r3, r1
 8001204:	409e      	lsls	r6, r3
 8001206:	0030      	movs	r0, r6
 8001208:	1e43      	subs	r3, r0, #1
 800120a:	4198      	sbcs	r0, r3
 800120c:	4310      	orrs	r0, r2
 800120e:	e721      	b.n	8001054 <__aeabi_fsub+0xc8>
 8001210:	2d00      	cmp	r5, #0
 8001212:	d1a7      	bne.n	8001164 <__aeabi_fsub+0x1d8>
 8001214:	4663      	mov	r3, ip
 8001216:	2b00      	cmp	r3, #0
 8001218:	d059      	beq.n	80012ce <__aeabi_fsub+0x342>
 800121a:	2200      	movs	r2, #0
 800121c:	2e00      	cmp	r6, #0
 800121e:	d100      	bne.n	8001222 <__aeabi_fsub+0x296>
 8001220:	e6ff      	b.n	8001022 <__aeabi_fsub+0x96>
 8001222:	0030      	movs	r0, r6
 8001224:	4460      	add	r0, ip
 8001226:	0143      	lsls	r3, r0, #5
 8001228:	d592      	bpl.n	8001150 <__aeabi_fsub+0x1c4>
 800122a:	4b2a      	ldr	r3, [pc, #168]	; (80012d4 <__aeabi_fsub+0x348>)
 800122c:	3501      	adds	r5, #1
 800122e:	4018      	ands	r0, r3
 8001230:	e78e      	b.n	8001150 <__aeabi_fsub+0x1c4>
 8001232:	4663      	mov	r3, ip
 8001234:	2b00      	cmp	r3, #0
 8001236:	d047      	beq.n	80012c8 <__aeabi_fsub+0x33c>
 8001238:	1e4b      	subs	r3, r1, #1
 800123a:	2901      	cmp	r1, #1
 800123c:	d015      	beq.n	800126a <__aeabi_fsub+0x2de>
 800123e:	29ff      	cmp	r1, #255	; 0xff
 8001240:	d02b      	beq.n	800129a <__aeabi_fsub+0x30e>
 8001242:	0019      	movs	r1, r3
 8001244:	e74e      	b.n	80010e4 <__aeabi_fsub+0x158>
 8001246:	000c      	movs	r4, r1
 8001248:	464b      	mov	r3, r9
 800124a:	003d      	movs	r5, r7
 800124c:	e784      	b.n	8001158 <__aeabi_fsub+0x1cc>
 800124e:	4662      	mov	r2, ip
 8001250:	2a00      	cmp	r2, #0
 8001252:	d18b      	bne.n	800116c <__aeabi_fsub+0x1e0>
 8001254:	2e00      	cmp	r6, #0
 8001256:	d192      	bne.n	800117e <__aeabi_fsub+0x1f2>
 8001258:	2780      	movs	r7, #128	; 0x80
 800125a:	2400      	movs	r4, #0
 800125c:	22ff      	movs	r2, #255	; 0xff
 800125e:	03ff      	lsls	r7, r7, #15
 8001260:	e6df      	b.n	8001022 <__aeabi_fsub+0x96>
 8001262:	4663      	mov	r3, ip
 8001264:	000c      	movs	r4, r1
 8001266:	1af7      	subs	r7, r6, r3
 8001268:	e6bf      	b.n	8000fea <__aeabi_fsub+0x5e>
 800126a:	0030      	movs	r0, r6
 800126c:	4460      	add	r0, ip
 800126e:	2501      	movs	r5, #1
 8001270:	0143      	lsls	r3, r0, #5
 8001272:	d400      	bmi.n	8001276 <__aeabi_fsub+0x2ea>
 8001274:	e76c      	b.n	8001150 <__aeabi_fsub+0x1c4>
 8001276:	2502      	movs	r5, #2
 8001278:	e6f2      	b.n	8001060 <__aeabi_fsub+0xd4>
 800127a:	4663      	mov	r3, ip
 800127c:	2501      	movs	r5, #1
 800127e:	1b98      	subs	r0, r3, r6
 8001280:	e6ae      	b.n	8000fe0 <__aeabi_fsub+0x54>
 8001282:	2320      	movs	r3, #32
 8001284:	4664      	mov	r4, ip
 8001286:	4660      	mov	r0, ip
 8001288:	40fc      	lsrs	r4, r7
 800128a:	1bdf      	subs	r7, r3, r7
 800128c:	40b8      	lsls	r0, r7
 800128e:	1e43      	subs	r3, r0, #1
 8001290:	4198      	sbcs	r0, r3
 8001292:	4320      	orrs	r0, r4
 8001294:	e79f      	b.n	80011d6 <__aeabi_fsub+0x24a>
 8001296:	0005      	movs	r5, r0
 8001298:	e75e      	b.n	8001158 <__aeabi_fsub+0x1cc>
 800129a:	464b      	mov	r3, r9
 800129c:	e771      	b.n	8001182 <__aeabi_fsub+0x1f6>
 800129e:	2320      	movs	r3, #32
 80012a0:	4665      	mov	r5, ip
 80012a2:	4660      	mov	r0, ip
 80012a4:	40cd      	lsrs	r5, r1
 80012a6:	1a59      	subs	r1, r3, r1
 80012a8:	4088      	lsls	r0, r1
 80012aa:	1e43      	subs	r3, r0, #1
 80012ac:	4198      	sbcs	r0, r3
 80012ae:	4328      	orrs	r0, r5
 80012b0:	e71c      	b.n	80010ec <__aeabi_fsub+0x160>
 80012b2:	4663      	mov	r3, ip
 80012b4:	000c      	movs	r4, r1
 80012b6:	2501      	movs	r5, #1
 80012b8:	1af0      	subs	r0, r6, r3
 80012ba:	e691      	b.n	8000fe0 <__aeabi_fsub+0x54>
 80012bc:	2e00      	cmp	r6, #0
 80012be:	d095      	beq.n	80011ec <__aeabi_fsub+0x260>
 80012c0:	000c      	movs	r4, r1
 80012c2:	464f      	mov	r7, r9
 80012c4:	2200      	movs	r2, #0
 80012c6:	e6ac      	b.n	8001022 <__aeabi_fsub+0x96>
 80012c8:	464b      	mov	r3, r9
 80012ca:	000d      	movs	r5, r1
 80012cc:	e744      	b.n	8001158 <__aeabi_fsub+0x1cc>
 80012ce:	464f      	mov	r7, r9
 80012d0:	2200      	movs	r2, #0
 80012d2:	e6a6      	b.n	8001022 <__aeabi_fsub+0x96>
 80012d4:	fbffffff 	.word	0xfbffffff
 80012d8:	7dffffff 	.word	0x7dffffff
 80012dc:	2800      	cmp	r0, #0
 80012de:	d000      	beq.n	80012e2 <__aeabi_fsub+0x356>
 80012e0:	e736      	b.n	8001150 <__aeabi_fsub+0x1c4>
 80012e2:	2400      	movs	r4, #0
 80012e4:	2700      	movs	r7, #0
 80012e6:	e69c      	b.n	8001022 <__aeabi_fsub+0x96>

080012e8 <__aeabi_f2iz>:
 80012e8:	0241      	lsls	r1, r0, #9
 80012ea:	0042      	lsls	r2, r0, #1
 80012ec:	0fc3      	lsrs	r3, r0, #31
 80012ee:	0a49      	lsrs	r1, r1, #9
 80012f0:	2000      	movs	r0, #0
 80012f2:	0e12      	lsrs	r2, r2, #24
 80012f4:	2a7e      	cmp	r2, #126	; 0x7e
 80012f6:	dd03      	ble.n	8001300 <__aeabi_f2iz+0x18>
 80012f8:	2a9d      	cmp	r2, #157	; 0x9d
 80012fa:	dd02      	ble.n	8001302 <__aeabi_f2iz+0x1a>
 80012fc:	4a09      	ldr	r2, [pc, #36]	; (8001324 <__aeabi_f2iz+0x3c>)
 80012fe:	1898      	adds	r0, r3, r2
 8001300:	4770      	bx	lr
 8001302:	2080      	movs	r0, #128	; 0x80
 8001304:	0400      	lsls	r0, r0, #16
 8001306:	4301      	orrs	r1, r0
 8001308:	2a95      	cmp	r2, #149	; 0x95
 800130a:	dc07      	bgt.n	800131c <__aeabi_f2iz+0x34>
 800130c:	2096      	movs	r0, #150	; 0x96
 800130e:	1a82      	subs	r2, r0, r2
 8001310:	40d1      	lsrs	r1, r2
 8001312:	4248      	negs	r0, r1
 8001314:	2b00      	cmp	r3, #0
 8001316:	d1f3      	bne.n	8001300 <__aeabi_f2iz+0x18>
 8001318:	0008      	movs	r0, r1
 800131a:	e7f1      	b.n	8001300 <__aeabi_f2iz+0x18>
 800131c:	3a96      	subs	r2, #150	; 0x96
 800131e:	4091      	lsls	r1, r2
 8001320:	e7f7      	b.n	8001312 <__aeabi_f2iz+0x2a>
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	7fffffff 	.word	0x7fffffff

08001328 <__aeabi_i2f>:
 8001328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800132a:	2800      	cmp	r0, #0
 800132c:	d013      	beq.n	8001356 <__aeabi_i2f+0x2e>
 800132e:	17c3      	asrs	r3, r0, #31
 8001330:	18c6      	adds	r6, r0, r3
 8001332:	405e      	eors	r6, r3
 8001334:	0fc4      	lsrs	r4, r0, #31
 8001336:	0030      	movs	r0, r6
 8001338:	f001 ff3c 	bl	80031b4 <__clzsi2>
 800133c:	239e      	movs	r3, #158	; 0x9e
 800133e:	0005      	movs	r5, r0
 8001340:	1a1b      	subs	r3, r3, r0
 8001342:	2b96      	cmp	r3, #150	; 0x96
 8001344:	dc0f      	bgt.n	8001366 <__aeabi_i2f+0x3e>
 8001346:	2808      	cmp	r0, #8
 8001348:	dd01      	ble.n	800134e <__aeabi_i2f+0x26>
 800134a:	3d08      	subs	r5, #8
 800134c:	40ae      	lsls	r6, r5
 800134e:	0276      	lsls	r6, r6, #9
 8001350:	0a76      	lsrs	r6, r6, #9
 8001352:	b2d8      	uxtb	r0, r3
 8001354:	e002      	b.n	800135c <__aeabi_i2f+0x34>
 8001356:	2400      	movs	r4, #0
 8001358:	2000      	movs	r0, #0
 800135a:	2600      	movs	r6, #0
 800135c:	05c0      	lsls	r0, r0, #23
 800135e:	4330      	orrs	r0, r6
 8001360:	07e4      	lsls	r4, r4, #31
 8001362:	4320      	orrs	r0, r4
 8001364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001366:	2b99      	cmp	r3, #153	; 0x99
 8001368:	dd0c      	ble.n	8001384 <__aeabi_i2f+0x5c>
 800136a:	2205      	movs	r2, #5
 800136c:	0031      	movs	r1, r6
 800136e:	1a12      	subs	r2, r2, r0
 8001370:	40d1      	lsrs	r1, r2
 8001372:	000a      	movs	r2, r1
 8001374:	0001      	movs	r1, r0
 8001376:	0030      	movs	r0, r6
 8001378:	311b      	adds	r1, #27
 800137a:	4088      	lsls	r0, r1
 800137c:	1e41      	subs	r1, r0, #1
 800137e:	4188      	sbcs	r0, r1
 8001380:	4302      	orrs	r2, r0
 8001382:	0016      	movs	r6, r2
 8001384:	2d05      	cmp	r5, #5
 8001386:	dc12      	bgt.n	80013ae <__aeabi_i2f+0x86>
 8001388:	0031      	movs	r1, r6
 800138a:	4f0d      	ldr	r7, [pc, #52]	; (80013c0 <__aeabi_i2f+0x98>)
 800138c:	4039      	ands	r1, r7
 800138e:	0772      	lsls	r2, r6, #29
 8001390:	d009      	beq.n	80013a6 <__aeabi_i2f+0x7e>
 8001392:	200f      	movs	r0, #15
 8001394:	4030      	ands	r0, r6
 8001396:	2804      	cmp	r0, #4
 8001398:	d005      	beq.n	80013a6 <__aeabi_i2f+0x7e>
 800139a:	3104      	adds	r1, #4
 800139c:	014a      	lsls	r2, r1, #5
 800139e:	d502      	bpl.n	80013a6 <__aeabi_i2f+0x7e>
 80013a0:	239f      	movs	r3, #159	; 0x9f
 80013a2:	4039      	ands	r1, r7
 80013a4:	1b5b      	subs	r3, r3, r5
 80013a6:	0189      	lsls	r1, r1, #6
 80013a8:	0a4e      	lsrs	r6, r1, #9
 80013aa:	b2d8      	uxtb	r0, r3
 80013ac:	e7d6      	b.n	800135c <__aeabi_i2f+0x34>
 80013ae:	1f6a      	subs	r2, r5, #5
 80013b0:	4096      	lsls	r6, r2
 80013b2:	0031      	movs	r1, r6
 80013b4:	4f02      	ldr	r7, [pc, #8]	; (80013c0 <__aeabi_i2f+0x98>)
 80013b6:	4039      	ands	r1, r7
 80013b8:	0772      	lsls	r2, r6, #29
 80013ba:	d0f4      	beq.n	80013a6 <__aeabi_i2f+0x7e>
 80013bc:	e7e9      	b.n	8001392 <__aeabi_i2f+0x6a>
 80013be:	46c0      	nop			; (mov r8, r8)
 80013c0:	fbffffff 	.word	0xfbffffff

080013c4 <__aeabi_ui2f>:
 80013c4:	b570      	push	{r4, r5, r6, lr}
 80013c6:	1e05      	subs	r5, r0, #0
 80013c8:	d00e      	beq.n	80013e8 <__aeabi_ui2f+0x24>
 80013ca:	f001 fef3 	bl	80031b4 <__clzsi2>
 80013ce:	239e      	movs	r3, #158	; 0x9e
 80013d0:	0004      	movs	r4, r0
 80013d2:	1a1b      	subs	r3, r3, r0
 80013d4:	2b96      	cmp	r3, #150	; 0x96
 80013d6:	dc0c      	bgt.n	80013f2 <__aeabi_ui2f+0x2e>
 80013d8:	2808      	cmp	r0, #8
 80013da:	dd01      	ble.n	80013e0 <__aeabi_ui2f+0x1c>
 80013dc:	3c08      	subs	r4, #8
 80013de:	40a5      	lsls	r5, r4
 80013e0:	026d      	lsls	r5, r5, #9
 80013e2:	0a6d      	lsrs	r5, r5, #9
 80013e4:	b2d8      	uxtb	r0, r3
 80013e6:	e001      	b.n	80013ec <__aeabi_ui2f+0x28>
 80013e8:	2000      	movs	r0, #0
 80013ea:	2500      	movs	r5, #0
 80013ec:	05c0      	lsls	r0, r0, #23
 80013ee:	4328      	orrs	r0, r5
 80013f0:	bd70      	pop	{r4, r5, r6, pc}
 80013f2:	2b99      	cmp	r3, #153	; 0x99
 80013f4:	dd09      	ble.n	800140a <__aeabi_ui2f+0x46>
 80013f6:	0002      	movs	r2, r0
 80013f8:	0029      	movs	r1, r5
 80013fa:	321b      	adds	r2, #27
 80013fc:	4091      	lsls	r1, r2
 80013fe:	1e4a      	subs	r2, r1, #1
 8001400:	4191      	sbcs	r1, r2
 8001402:	2205      	movs	r2, #5
 8001404:	1a12      	subs	r2, r2, r0
 8001406:	40d5      	lsrs	r5, r2
 8001408:	430d      	orrs	r5, r1
 800140a:	2c05      	cmp	r4, #5
 800140c:	dc12      	bgt.n	8001434 <__aeabi_ui2f+0x70>
 800140e:	0029      	movs	r1, r5
 8001410:	4e0c      	ldr	r6, [pc, #48]	; (8001444 <__aeabi_ui2f+0x80>)
 8001412:	4031      	ands	r1, r6
 8001414:	076a      	lsls	r2, r5, #29
 8001416:	d009      	beq.n	800142c <__aeabi_ui2f+0x68>
 8001418:	200f      	movs	r0, #15
 800141a:	4028      	ands	r0, r5
 800141c:	2804      	cmp	r0, #4
 800141e:	d005      	beq.n	800142c <__aeabi_ui2f+0x68>
 8001420:	3104      	adds	r1, #4
 8001422:	014a      	lsls	r2, r1, #5
 8001424:	d502      	bpl.n	800142c <__aeabi_ui2f+0x68>
 8001426:	239f      	movs	r3, #159	; 0x9f
 8001428:	4031      	ands	r1, r6
 800142a:	1b1b      	subs	r3, r3, r4
 800142c:	0189      	lsls	r1, r1, #6
 800142e:	0a4d      	lsrs	r5, r1, #9
 8001430:	b2d8      	uxtb	r0, r3
 8001432:	e7db      	b.n	80013ec <__aeabi_ui2f+0x28>
 8001434:	1f62      	subs	r2, r4, #5
 8001436:	4095      	lsls	r5, r2
 8001438:	0029      	movs	r1, r5
 800143a:	4e02      	ldr	r6, [pc, #8]	; (8001444 <__aeabi_ui2f+0x80>)
 800143c:	4031      	ands	r1, r6
 800143e:	076a      	lsls	r2, r5, #29
 8001440:	d0f4      	beq.n	800142c <__aeabi_ui2f+0x68>
 8001442:	e7e9      	b.n	8001418 <__aeabi_ui2f+0x54>
 8001444:	fbffffff 	.word	0xfbffffff

08001448 <__aeabi_dadd>:
 8001448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800144a:	464f      	mov	r7, r9
 800144c:	4646      	mov	r6, r8
 800144e:	46d6      	mov	lr, sl
 8001450:	000d      	movs	r5, r1
 8001452:	0004      	movs	r4, r0
 8001454:	b5c0      	push	{r6, r7, lr}
 8001456:	001f      	movs	r7, r3
 8001458:	0011      	movs	r1, r2
 800145a:	0328      	lsls	r0, r5, #12
 800145c:	0f62      	lsrs	r2, r4, #29
 800145e:	0a40      	lsrs	r0, r0, #9
 8001460:	4310      	orrs	r0, r2
 8001462:	007a      	lsls	r2, r7, #1
 8001464:	0d52      	lsrs	r2, r2, #21
 8001466:	00e3      	lsls	r3, r4, #3
 8001468:	033c      	lsls	r4, r7, #12
 800146a:	4691      	mov	r9, r2
 800146c:	0a64      	lsrs	r4, r4, #9
 800146e:	0ffa      	lsrs	r2, r7, #31
 8001470:	0f4f      	lsrs	r7, r1, #29
 8001472:	006e      	lsls	r6, r5, #1
 8001474:	4327      	orrs	r7, r4
 8001476:	4692      	mov	sl, r2
 8001478:	46b8      	mov	r8, r7
 800147a:	0d76      	lsrs	r6, r6, #21
 800147c:	0fed      	lsrs	r5, r5, #31
 800147e:	00c9      	lsls	r1, r1, #3
 8001480:	4295      	cmp	r5, r2
 8001482:	d100      	bne.n	8001486 <__aeabi_dadd+0x3e>
 8001484:	e099      	b.n	80015ba <__aeabi_dadd+0x172>
 8001486:	464c      	mov	r4, r9
 8001488:	1b34      	subs	r4, r6, r4
 800148a:	46a4      	mov	ip, r4
 800148c:	2c00      	cmp	r4, #0
 800148e:	dc00      	bgt.n	8001492 <__aeabi_dadd+0x4a>
 8001490:	e07c      	b.n	800158c <__aeabi_dadd+0x144>
 8001492:	464a      	mov	r2, r9
 8001494:	2a00      	cmp	r2, #0
 8001496:	d100      	bne.n	800149a <__aeabi_dadd+0x52>
 8001498:	e0b8      	b.n	800160c <__aeabi_dadd+0x1c4>
 800149a:	4ac5      	ldr	r2, [pc, #788]	; (80017b0 <__aeabi_dadd+0x368>)
 800149c:	4296      	cmp	r6, r2
 800149e:	d100      	bne.n	80014a2 <__aeabi_dadd+0x5a>
 80014a0:	e11c      	b.n	80016dc <__aeabi_dadd+0x294>
 80014a2:	2280      	movs	r2, #128	; 0x80
 80014a4:	003c      	movs	r4, r7
 80014a6:	0412      	lsls	r2, r2, #16
 80014a8:	4314      	orrs	r4, r2
 80014aa:	46a0      	mov	r8, r4
 80014ac:	4662      	mov	r2, ip
 80014ae:	2a38      	cmp	r2, #56	; 0x38
 80014b0:	dd00      	ble.n	80014b4 <__aeabi_dadd+0x6c>
 80014b2:	e161      	b.n	8001778 <__aeabi_dadd+0x330>
 80014b4:	2a1f      	cmp	r2, #31
 80014b6:	dd00      	ble.n	80014ba <__aeabi_dadd+0x72>
 80014b8:	e1cc      	b.n	8001854 <__aeabi_dadd+0x40c>
 80014ba:	4664      	mov	r4, ip
 80014bc:	2220      	movs	r2, #32
 80014be:	1b12      	subs	r2, r2, r4
 80014c0:	4644      	mov	r4, r8
 80014c2:	4094      	lsls	r4, r2
 80014c4:	000f      	movs	r7, r1
 80014c6:	46a1      	mov	r9, r4
 80014c8:	4664      	mov	r4, ip
 80014ca:	4091      	lsls	r1, r2
 80014cc:	40e7      	lsrs	r7, r4
 80014ce:	464c      	mov	r4, r9
 80014d0:	1e4a      	subs	r2, r1, #1
 80014d2:	4191      	sbcs	r1, r2
 80014d4:	433c      	orrs	r4, r7
 80014d6:	4642      	mov	r2, r8
 80014d8:	4321      	orrs	r1, r4
 80014da:	4664      	mov	r4, ip
 80014dc:	40e2      	lsrs	r2, r4
 80014de:	1a80      	subs	r0, r0, r2
 80014e0:	1a5c      	subs	r4, r3, r1
 80014e2:	42a3      	cmp	r3, r4
 80014e4:	419b      	sbcs	r3, r3
 80014e6:	425f      	negs	r7, r3
 80014e8:	1bc7      	subs	r7, r0, r7
 80014ea:	023b      	lsls	r3, r7, #8
 80014ec:	d400      	bmi.n	80014f0 <__aeabi_dadd+0xa8>
 80014ee:	e0d0      	b.n	8001692 <__aeabi_dadd+0x24a>
 80014f0:	027f      	lsls	r7, r7, #9
 80014f2:	0a7f      	lsrs	r7, r7, #9
 80014f4:	2f00      	cmp	r7, #0
 80014f6:	d100      	bne.n	80014fa <__aeabi_dadd+0xb2>
 80014f8:	e0ff      	b.n	80016fa <__aeabi_dadd+0x2b2>
 80014fa:	0038      	movs	r0, r7
 80014fc:	f001 fe5a 	bl	80031b4 <__clzsi2>
 8001500:	0001      	movs	r1, r0
 8001502:	3908      	subs	r1, #8
 8001504:	2320      	movs	r3, #32
 8001506:	0022      	movs	r2, r4
 8001508:	1a5b      	subs	r3, r3, r1
 800150a:	408f      	lsls	r7, r1
 800150c:	40da      	lsrs	r2, r3
 800150e:	408c      	lsls	r4, r1
 8001510:	4317      	orrs	r7, r2
 8001512:	42b1      	cmp	r1, r6
 8001514:	da00      	bge.n	8001518 <__aeabi_dadd+0xd0>
 8001516:	e0ff      	b.n	8001718 <__aeabi_dadd+0x2d0>
 8001518:	1b89      	subs	r1, r1, r6
 800151a:	1c4b      	adds	r3, r1, #1
 800151c:	2b1f      	cmp	r3, #31
 800151e:	dd00      	ble.n	8001522 <__aeabi_dadd+0xda>
 8001520:	e0a8      	b.n	8001674 <__aeabi_dadd+0x22c>
 8001522:	2220      	movs	r2, #32
 8001524:	0039      	movs	r1, r7
 8001526:	1ad2      	subs	r2, r2, r3
 8001528:	0020      	movs	r0, r4
 800152a:	4094      	lsls	r4, r2
 800152c:	4091      	lsls	r1, r2
 800152e:	40d8      	lsrs	r0, r3
 8001530:	1e62      	subs	r2, r4, #1
 8001532:	4194      	sbcs	r4, r2
 8001534:	40df      	lsrs	r7, r3
 8001536:	2600      	movs	r6, #0
 8001538:	4301      	orrs	r1, r0
 800153a:	430c      	orrs	r4, r1
 800153c:	0763      	lsls	r3, r4, #29
 800153e:	d009      	beq.n	8001554 <__aeabi_dadd+0x10c>
 8001540:	230f      	movs	r3, #15
 8001542:	4023      	ands	r3, r4
 8001544:	2b04      	cmp	r3, #4
 8001546:	d005      	beq.n	8001554 <__aeabi_dadd+0x10c>
 8001548:	1d23      	adds	r3, r4, #4
 800154a:	42a3      	cmp	r3, r4
 800154c:	41a4      	sbcs	r4, r4
 800154e:	4264      	negs	r4, r4
 8001550:	193f      	adds	r7, r7, r4
 8001552:	001c      	movs	r4, r3
 8001554:	023b      	lsls	r3, r7, #8
 8001556:	d400      	bmi.n	800155a <__aeabi_dadd+0x112>
 8001558:	e09e      	b.n	8001698 <__aeabi_dadd+0x250>
 800155a:	4b95      	ldr	r3, [pc, #596]	; (80017b0 <__aeabi_dadd+0x368>)
 800155c:	3601      	adds	r6, #1
 800155e:	429e      	cmp	r6, r3
 8001560:	d100      	bne.n	8001564 <__aeabi_dadd+0x11c>
 8001562:	e0b7      	b.n	80016d4 <__aeabi_dadd+0x28c>
 8001564:	4a93      	ldr	r2, [pc, #588]	; (80017b4 <__aeabi_dadd+0x36c>)
 8001566:	08e4      	lsrs	r4, r4, #3
 8001568:	4017      	ands	r7, r2
 800156a:	077b      	lsls	r3, r7, #29
 800156c:	0571      	lsls	r1, r6, #21
 800156e:	027f      	lsls	r7, r7, #9
 8001570:	4323      	orrs	r3, r4
 8001572:	0b3f      	lsrs	r7, r7, #12
 8001574:	0d4a      	lsrs	r2, r1, #21
 8001576:	0512      	lsls	r2, r2, #20
 8001578:	433a      	orrs	r2, r7
 800157a:	07ed      	lsls	r5, r5, #31
 800157c:	432a      	orrs	r2, r5
 800157e:	0018      	movs	r0, r3
 8001580:	0011      	movs	r1, r2
 8001582:	bce0      	pop	{r5, r6, r7}
 8001584:	46ba      	mov	sl, r7
 8001586:	46b1      	mov	r9, r6
 8001588:	46a8      	mov	r8, r5
 800158a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800158c:	2c00      	cmp	r4, #0
 800158e:	d04b      	beq.n	8001628 <__aeabi_dadd+0x1e0>
 8001590:	464c      	mov	r4, r9
 8001592:	1ba4      	subs	r4, r4, r6
 8001594:	46a4      	mov	ip, r4
 8001596:	2e00      	cmp	r6, #0
 8001598:	d000      	beq.n	800159c <__aeabi_dadd+0x154>
 800159a:	e123      	b.n	80017e4 <__aeabi_dadd+0x39c>
 800159c:	0004      	movs	r4, r0
 800159e:	431c      	orrs	r4, r3
 80015a0:	d100      	bne.n	80015a4 <__aeabi_dadd+0x15c>
 80015a2:	e1af      	b.n	8001904 <__aeabi_dadd+0x4bc>
 80015a4:	4662      	mov	r2, ip
 80015a6:	1e54      	subs	r4, r2, #1
 80015a8:	2a01      	cmp	r2, #1
 80015aa:	d100      	bne.n	80015ae <__aeabi_dadd+0x166>
 80015ac:	e215      	b.n	80019da <__aeabi_dadd+0x592>
 80015ae:	4d80      	ldr	r5, [pc, #512]	; (80017b0 <__aeabi_dadd+0x368>)
 80015b0:	45ac      	cmp	ip, r5
 80015b2:	d100      	bne.n	80015b6 <__aeabi_dadd+0x16e>
 80015b4:	e1c8      	b.n	8001948 <__aeabi_dadd+0x500>
 80015b6:	46a4      	mov	ip, r4
 80015b8:	e11b      	b.n	80017f2 <__aeabi_dadd+0x3aa>
 80015ba:	464a      	mov	r2, r9
 80015bc:	1ab2      	subs	r2, r6, r2
 80015be:	4694      	mov	ip, r2
 80015c0:	2a00      	cmp	r2, #0
 80015c2:	dc00      	bgt.n	80015c6 <__aeabi_dadd+0x17e>
 80015c4:	e0ac      	b.n	8001720 <__aeabi_dadd+0x2d8>
 80015c6:	464a      	mov	r2, r9
 80015c8:	2a00      	cmp	r2, #0
 80015ca:	d043      	beq.n	8001654 <__aeabi_dadd+0x20c>
 80015cc:	4a78      	ldr	r2, [pc, #480]	; (80017b0 <__aeabi_dadd+0x368>)
 80015ce:	4296      	cmp	r6, r2
 80015d0:	d100      	bne.n	80015d4 <__aeabi_dadd+0x18c>
 80015d2:	e1af      	b.n	8001934 <__aeabi_dadd+0x4ec>
 80015d4:	2280      	movs	r2, #128	; 0x80
 80015d6:	003c      	movs	r4, r7
 80015d8:	0412      	lsls	r2, r2, #16
 80015da:	4314      	orrs	r4, r2
 80015dc:	46a0      	mov	r8, r4
 80015de:	4662      	mov	r2, ip
 80015e0:	2a38      	cmp	r2, #56	; 0x38
 80015e2:	dc67      	bgt.n	80016b4 <__aeabi_dadd+0x26c>
 80015e4:	2a1f      	cmp	r2, #31
 80015e6:	dc00      	bgt.n	80015ea <__aeabi_dadd+0x1a2>
 80015e8:	e15f      	b.n	80018aa <__aeabi_dadd+0x462>
 80015ea:	4647      	mov	r7, r8
 80015ec:	3a20      	subs	r2, #32
 80015ee:	40d7      	lsrs	r7, r2
 80015f0:	4662      	mov	r2, ip
 80015f2:	2a20      	cmp	r2, #32
 80015f4:	d005      	beq.n	8001602 <__aeabi_dadd+0x1ba>
 80015f6:	4664      	mov	r4, ip
 80015f8:	2240      	movs	r2, #64	; 0x40
 80015fa:	1b12      	subs	r2, r2, r4
 80015fc:	4644      	mov	r4, r8
 80015fe:	4094      	lsls	r4, r2
 8001600:	4321      	orrs	r1, r4
 8001602:	1e4a      	subs	r2, r1, #1
 8001604:	4191      	sbcs	r1, r2
 8001606:	000c      	movs	r4, r1
 8001608:	433c      	orrs	r4, r7
 800160a:	e057      	b.n	80016bc <__aeabi_dadd+0x274>
 800160c:	003a      	movs	r2, r7
 800160e:	430a      	orrs	r2, r1
 8001610:	d100      	bne.n	8001614 <__aeabi_dadd+0x1cc>
 8001612:	e105      	b.n	8001820 <__aeabi_dadd+0x3d8>
 8001614:	0022      	movs	r2, r4
 8001616:	3a01      	subs	r2, #1
 8001618:	2c01      	cmp	r4, #1
 800161a:	d100      	bne.n	800161e <__aeabi_dadd+0x1d6>
 800161c:	e182      	b.n	8001924 <__aeabi_dadd+0x4dc>
 800161e:	4c64      	ldr	r4, [pc, #400]	; (80017b0 <__aeabi_dadd+0x368>)
 8001620:	45a4      	cmp	ip, r4
 8001622:	d05b      	beq.n	80016dc <__aeabi_dadd+0x294>
 8001624:	4694      	mov	ip, r2
 8001626:	e741      	b.n	80014ac <__aeabi_dadd+0x64>
 8001628:	4c63      	ldr	r4, [pc, #396]	; (80017b8 <__aeabi_dadd+0x370>)
 800162a:	1c77      	adds	r7, r6, #1
 800162c:	4227      	tst	r7, r4
 800162e:	d000      	beq.n	8001632 <__aeabi_dadd+0x1ea>
 8001630:	e0c4      	b.n	80017bc <__aeabi_dadd+0x374>
 8001632:	0004      	movs	r4, r0
 8001634:	431c      	orrs	r4, r3
 8001636:	2e00      	cmp	r6, #0
 8001638:	d000      	beq.n	800163c <__aeabi_dadd+0x1f4>
 800163a:	e169      	b.n	8001910 <__aeabi_dadd+0x4c8>
 800163c:	2c00      	cmp	r4, #0
 800163e:	d100      	bne.n	8001642 <__aeabi_dadd+0x1fa>
 8001640:	e1bf      	b.n	80019c2 <__aeabi_dadd+0x57a>
 8001642:	4644      	mov	r4, r8
 8001644:	430c      	orrs	r4, r1
 8001646:	d000      	beq.n	800164a <__aeabi_dadd+0x202>
 8001648:	e1d0      	b.n	80019ec <__aeabi_dadd+0x5a4>
 800164a:	0742      	lsls	r2, r0, #29
 800164c:	08db      	lsrs	r3, r3, #3
 800164e:	4313      	orrs	r3, r2
 8001650:	08c0      	lsrs	r0, r0, #3
 8001652:	e029      	b.n	80016a8 <__aeabi_dadd+0x260>
 8001654:	003a      	movs	r2, r7
 8001656:	430a      	orrs	r2, r1
 8001658:	d100      	bne.n	800165c <__aeabi_dadd+0x214>
 800165a:	e170      	b.n	800193e <__aeabi_dadd+0x4f6>
 800165c:	4662      	mov	r2, ip
 800165e:	4664      	mov	r4, ip
 8001660:	3a01      	subs	r2, #1
 8001662:	2c01      	cmp	r4, #1
 8001664:	d100      	bne.n	8001668 <__aeabi_dadd+0x220>
 8001666:	e0e0      	b.n	800182a <__aeabi_dadd+0x3e2>
 8001668:	4c51      	ldr	r4, [pc, #324]	; (80017b0 <__aeabi_dadd+0x368>)
 800166a:	45a4      	cmp	ip, r4
 800166c:	d100      	bne.n	8001670 <__aeabi_dadd+0x228>
 800166e:	e161      	b.n	8001934 <__aeabi_dadd+0x4ec>
 8001670:	4694      	mov	ip, r2
 8001672:	e7b4      	b.n	80015de <__aeabi_dadd+0x196>
 8001674:	003a      	movs	r2, r7
 8001676:	391f      	subs	r1, #31
 8001678:	40ca      	lsrs	r2, r1
 800167a:	0011      	movs	r1, r2
 800167c:	2b20      	cmp	r3, #32
 800167e:	d003      	beq.n	8001688 <__aeabi_dadd+0x240>
 8001680:	2240      	movs	r2, #64	; 0x40
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	409f      	lsls	r7, r3
 8001686:	433c      	orrs	r4, r7
 8001688:	1e63      	subs	r3, r4, #1
 800168a:	419c      	sbcs	r4, r3
 800168c:	2700      	movs	r7, #0
 800168e:	2600      	movs	r6, #0
 8001690:	430c      	orrs	r4, r1
 8001692:	0763      	lsls	r3, r4, #29
 8001694:	d000      	beq.n	8001698 <__aeabi_dadd+0x250>
 8001696:	e753      	b.n	8001540 <__aeabi_dadd+0xf8>
 8001698:	46b4      	mov	ip, r6
 800169a:	08e4      	lsrs	r4, r4, #3
 800169c:	077b      	lsls	r3, r7, #29
 800169e:	4323      	orrs	r3, r4
 80016a0:	08f8      	lsrs	r0, r7, #3
 80016a2:	4a43      	ldr	r2, [pc, #268]	; (80017b0 <__aeabi_dadd+0x368>)
 80016a4:	4594      	cmp	ip, r2
 80016a6:	d01d      	beq.n	80016e4 <__aeabi_dadd+0x29c>
 80016a8:	4662      	mov	r2, ip
 80016aa:	0307      	lsls	r7, r0, #12
 80016ac:	0552      	lsls	r2, r2, #21
 80016ae:	0b3f      	lsrs	r7, r7, #12
 80016b0:	0d52      	lsrs	r2, r2, #21
 80016b2:	e760      	b.n	8001576 <__aeabi_dadd+0x12e>
 80016b4:	4644      	mov	r4, r8
 80016b6:	430c      	orrs	r4, r1
 80016b8:	1e62      	subs	r2, r4, #1
 80016ba:	4194      	sbcs	r4, r2
 80016bc:	18e4      	adds	r4, r4, r3
 80016be:	429c      	cmp	r4, r3
 80016c0:	419b      	sbcs	r3, r3
 80016c2:	425f      	negs	r7, r3
 80016c4:	183f      	adds	r7, r7, r0
 80016c6:	023b      	lsls	r3, r7, #8
 80016c8:	d5e3      	bpl.n	8001692 <__aeabi_dadd+0x24a>
 80016ca:	4b39      	ldr	r3, [pc, #228]	; (80017b0 <__aeabi_dadd+0x368>)
 80016cc:	3601      	adds	r6, #1
 80016ce:	429e      	cmp	r6, r3
 80016d0:	d000      	beq.n	80016d4 <__aeabi_dadd+0x28c>
 80016d2:	e0b5      	b.n	8001840 <__aeabi_dadd+0x3f8>
 80016d4:	0032      	movs	r2, r6
 80016d6:	2700      	movs	r7, #0
 80016d8:	2300      	movs	r3, #0
 80016da:	e74c      	b.n	8001576 <__aeabi_dadd+0x12e>
 80016dc:	0742      	lsls	r2, r0, #29
 80016de:	08db      	lsrs	r3, r3, #3
 80016e0:	4313      	orrs	r3, r2
 80016e2:	08c0      	lsrs	r0, r0, #3
 80016e4:	001a      	movs	r2, r3
 80016e6:	4302      	orrs	r2, r0
 80016e8:	d100      	bne.n	80016ec <__aeabi_dadd+0x2a4>
 80016ea:	e1e1      	b.n	8001ab0 <__aeabi_dadd+0x668>
 80016ec:	2780      	movs	r7, #128	; 0x80
 80016ee:	033f      	lsls	r7, r7, #12
 80016f0:	4307      	orrs	r7, r0
 80016f2:	033f      	lsls	r7, r7, #12
 80016f4:	4a2e      	ldr	r2, [pc, #184]	; (80017b0 <__aeabi_dadd+0x368>)
 80016f6:	0b3f      	lsrs	r7, r7, #12
 80016f8:	e73d      	b.n	8001576 <__aeabi_dadd+0x12e>
 80016fa:	0020      	movs	r0, r4
 80016fc:	f001 fd5a 	bl	80031b4 <__clzsi2>
 8001700:	0001      	movs	r1, r0
 8001702:	3118      	adds	r1, #24
 8001704:	291f      	cmp	r1, #31
 8001706:	dc00      	bgt.n	800170a <__aeabi_dadd+0x2c2>
 8001708:	e6fc      	b.n	8001504 <__aeabi_dadd+0xbc>
 800170a:	3808      	subs	r0, #8
 800170c:	4084      	lsls	r4, r0
 800170e:	0027      	movs	r7, r4
 8001710:	2400      	movs	r4, #0
 8001712:	42b1      	cmp	r1, r6
 8001714:	db00      	blt.n	8001718 <__aeabi_dadd+0x2d0>
 8001716:	e6ff      	b.n	8001518 <__aeabi_dadd+0xd0>
 8001718:	4a26      	ldr	r2, [pc, #152]	; (80017b4 <__aeabi_dadd+0x36c>)
 800171a:	1a76      	subs	r6, r6, r1
 800171c:	4017      	ands	r7, r2
 800171e:	e70d      	b.n	800153c <__aeabi_dadd+0xf4>
 8001720:	2a00      	cmp	r2, #0
 8001722:	d02f      	beq.n	8001784 <__aeabi_dadd+0x33c>
 8001724:	464a      	mov	r2, r9
 8001726:	1b92      	subs	r2, r2, r6
 8001728:	4694      	mov	ip, r2
 800172a:	2e00      	cmp	r6, #0
 800172c:	d100      	bne.n	8001730 <__aeabi_dadd+0x2e8>
 800172e:	e0ad      	b.n	800188c <__aeabi_dadd+0x444>
 8001730:	4a1f      	ldr	r2, [pc, #124]	; (80017b0 <__aeabi_dadd+0x368>)
 8001732:	4591      	cmp	r9, r2
 8001734:	d100      	bne.n	8001738 <__aeabi_dadd+0x2f0>
 8001736:	e10f      	b.n	8001958 <__aeabi_dadd+0x510>
 8001738:	2280      	movs	r2, #128	; 0x80
 800173a:	0412      	lsls	r2, r2, #16
 800173c:	4310      	orrs	r0, r2
 800173e:	4662      	mov	r2, ip
 8001740:	2a38      	cmp	r2, #56	; 0x38
 8001742:	dd00      	ble.n	8001746 <__aeabi_dadd+0x2fe>
 8001744:	e10f      	b.n	8001966 <__aeabi_dadd+0x51e>
 8001746:	2a1f      	cmp	r2, #31
 8001748:	dd00      	ble.n	800174c <__aeabi_dadd+0x304>
 800174a:	e180      	b.n	8001a4e <__aeabi_dadd+0x606>
 800174c:	4664      	mov	r4, ip
 800174e:	2220      	movs	r2, #32
 8001750:	001e      	movs	r6, r3
 8001752:	1b12      	subs	r2, r2, r4
 8001754:	4667      	mov	r7, ip
 8001756:	0004      	movs	r4, r0
 8001758:	4093      	lsls	r3, r2
 800175a:	4094      	lsls	r4, r2
 800175c:	40fe      	lsrs	r6, r7
 800175e:	1e5a      	subs	r2, r3, #1
 8001760:	4193      	sbcs	r3, r2
 8001762:	40f8      	lsrs	r0, r7
 8001764:	4334      	orrs	r4, r6
 8001766:	431c      	orrs	r4, r3
 8001768:	4480      	add	r8, r0
 800176a:	1864      	adds	r4, r4, r1
 800176c:	428c      	cmp	r4, r1
 800176e:	41bf      	sbcs	r7, r7
 8001770:	427f      	negs	r7, r7
 8001772:	464e      	mov	r6, r9
 8001774:	4447      	add	r7, r8
 8001776:	e7a6      	b.n	80016c6 <__aeabi_dadd+0x27e>
 8001778:	4642      	mov	r2, r8
 800177a:	430a      	orrs	r2, r1
 800177c:	0011      	movs	r1, r2
 800177e:	1e4a      	subs	r2, r1, #1
 8001780:	4191      	sbcs	r1, r2
 8001782:	e6ad      	b.n	80014e0 <__aeabi_dadd+0x98>
 8001784:	4c0c      	ldr	r4, [pc, #48]	; (80017b8 <__aeabi_dadd+0x370>)
 8001786:	1c72      	adds	r2, r6, #1
 8001788:	4222      	tst	r2, r4
 800178a:	d000      	beq.n	800178e <__aeabi_dadd+0x346>
 800178c:	e0a1      	b.n	80018d2 <__aeabi_dadd+0x48a>
 800178e:	0002      	movs	r2, r0
 8001790:	431a      	orrs	r2, r3
 8001792:	2e00      	cmp	r6, #0
 8001794:	d000      	beq.n	8001798 <__aeabi_dadd+0x350>
 8001796:	e0fa      	b.n	800198e <__aeabi_dadd+0x546>
 8001798:	2a00      	cmp	r2, #0
 800179a:	d100      	bne.n	800179e <__aeabi_dadd+0x356>
 800179c:	e145      	b.n	8001a2a <__aeabi_dadd+0x5e2>
 800179e:	003a      	movs	r2, r7
 80017a0:	430a      	orrs	r2, r1
 80017a2:	d000      	beq.n	80017a6 <__aeabi_dadd+0x35e>
 80017a4:	e146      	b.n	8001a34 <__aeabi_dadd+0x5ec>
 80017a6:	0742      	lsls	r2, r0, #29
 80017a8:	08db      	lsrs	r3, r3, #3
 80017aa:	4313      	orrs	r3, r2
 80017ac:	08c0      	lsrs	r0, r0, #3
 80017ae:	e77b      	b.n	80016a8 <__aeabi_dadd+0x260>
 80017b0:	000007ff 	.word	0x000007ff
 80017b4:	ff7fffff 	.word	0xff7fffff
 80017b8:	000007fe 	.word	0x000007fe
 80017bc:	4647      	mov	r7, r8
 80017be:	1a5c      	subs	r4, r3, r1
 80017c0:	1bc2      	subs	r2, r0, r7
 80017c2:	42a3      	cmp	r3, r4
 80017c4:	41bf      	sbcs	r7, r7
 80017c6:	427f      	negs	r7, r7
 80017c8:	46b9      	mov	r9, r7
 80017ca:	0017      	movs	r7, r2
 80017cc:	464a      	mov	r2, r9
 80017ce:	1abf      	subs	r7, r7, r2
 80017d0:	023a      	lsls	r2, r7, #8
 80017d2:	d500      	bpl.n	80017d6 <__aeabi_dadd+0x38e>
 80017d4:	e08d      	b.n	80018f2 <__aeabi_dadd+0x4aa>
 80017d6:	0023      	movs	r3, r4
 80017d8:	433b      	orrs	r3, r7
 80017da:	d000      	beq.n	80017de <__aeabi_dadd+0x396>
 80017dc:	e68a      	b.n	80014f4 <__aeabi_dadd+0xac>
 80017de:	2000      	movs	r0, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	e761      	b.n	80016a8 <__aeabi_dadd+0x260>
 80017e4:	4cb4      	ldr	r4, [pc, #720]	; (8001ab8 <__aeabi_dadd+0x670>)
 80017e6:	45a1      	cmp	r9, r4
 80017e8:	d100      	bne.n	80017ec <__aeabi_dadd+0x3a4>
 80017ea:	e0ad      	b.n	8001948 <__aeabi_dadd+0x500>
 80017ec:	2480      	movs	r4, #128	; 0x80
 80017ee:	0424      	lsls	r4, r4, #16
 80017f0:	4320      	orrs	r0, r4
 80017f2:	4664      	mov	r4, ip
 80017f4:	2c38      	cmp	r4, #56	; 0x38
 80017f6:	dc3d      	bgt.n	8001874 <__aeabi_dadd+0x42c>
 80017f8:	4662      	mov	r2, ip
 80017fa:	2c1f      	cmp	r4, #31
 80017fc:	dd00      	ble.n	8001800 <__aeabi_dadd+0x3b8>
 80017fe:	e0b7      	b.n	8001970 <__aeabi_dadd+0x528>
 8001800:	2520      	movs	r5, #32
 8001802:	001e      	movs	r6, r3
 8001804:	1b2d      	subs	r5, r5, r4
 8001806:	0004      	movs	r4, r0
 8001808:	40ab      	lsls	r3, r5
 800180a:	40ac      	lsls	r4, r5
 800180c:	40d6      	lsrs	r6, r2
 800180e:	40d0      	lsrs	r0, r2
 8001810:	4642      	mov	r2, r8
 8001812:	1e5d      	subs	r5, r3, #1
 8001814:	41ab      	sbcs	r3, r5
 8001816:	4334      	orrs	r4, r6
 8001818:	1a12      	subs	r2, r2, r0
 800181a:	4690      	mov	r8, r2
 800181c:	4323      	orrs	r3, r4
 800181e:	e02c      	b.n	800187a <__aeabi_dadd+0x432>
 8001820:	0742      	lsls	r2, r0, #29
 8001822:	08db      	lsrs	r3, r3, #3
 8001824:	4313      	orrs	r3, r2
 8001826:	08c0      	lsrs	r0, r0, #3
 8001828:	e73b      	b.n	80016a2 <__aeabi_dadd+0x25a>
 800182a:	185c      	adds	r4, r3, r1
 800182c:	429c      	cmp	r4, r3
 800182e:	419b      	sbcs	r3, r3
 8001830:	4440      	add	r0, r8
 8001832:	425b      	negs	r3, r3
 8001834:	18c7      	adds	r7, r0, r3
 8001836:	2601      	movs	r6, #1
 8001838:	023b      	lsls	r3, r7, #8
 800183a:	d400      	bmi.n	800183e <__aeabi_dadd+0x3f6>
 800183c:	e729      	b.n	8001692 <__aeabi_dadd+0x24a>
 800183e:	2602      	movs	r6, #2
 8001840:	4a9e      	ldr	r2, [pc, #632]	; (8001abc <__aeabi_dadd+0x674>)
 8001842:	0863      	lsrs	r3, r4, #1
 8001844:	4017      	ands	r7, r2
 8001846:	2201      	movs	r2, #1
 8001848:	4014      	ands	r4, r2
 800184a:	431c      	orrs	r4, r3
 800184c:	07fb      	lsls	r3, r7, #31
 800184e:	431c      	orrs	r4, r3
 8001850:	087f      	lsrs	r7, r7, #1
 8001852:	e673      	b.n	800153c <__aeabi_dadd+0xf4>
 8001854:	4644      	mov	r4, r8
 8001856:	3a20      	subs	r2, #32
 8001858:	40d4      	lsrs	r4, r2
 800185a:	4662      	mov	r2, ip
 800185c:	2a20      	cmp	r2, #32
 800185e:	d005      	beq.n	800186c <__aeabi_dadd+0x424>
 8001860:	4667      	mov	r7, ip
 8001862:	2240      	movs	r2, #64	; 0x40
 8001864:	1bd2      	subs	r2, r2, r7
 8001866:	4647      	mov	r7, r8
 8001868:	4097      	lsls	r7, r2
 800186a:	4339      	orrs	r1, r7
 800186c:	1e4a      	subs	r2, r1, #1
 800186e:	4191      	sbcs	r1, r2
 8001870:	4321      	orrs	r1, r4
 8001872:	e635      	b.n	80014e0 <__aeabi_dadd+0x98>
 8001874:	4303      	orrs	r3, r0
 8001876:	1e58      	subs	r0, r3, #1
 8001878:	4183      	sbcs	r3, r0
 800187a:	1acc      	subs	r4, r1, r3
 800187c:	42a1      	cmp	r1, r4
 800187e:	41bf      	sbcs	r7, r7
 8001880:	4643      	mov	r3, r8
 8001882:	427f      	negs	r7, r7
 8001884:	4655      	mov	r5, sl
 8001886:	464e      	mov	r6, r9
 8001888:	1bdf      	subs	r7, r3, r7
 800188a:	e62e      	b.n	80014ea <__aeabi_dadd+0xa2>
 800188c:	0002      	movs	r2, r0
 800188e:	431a      	orrs	r2, r3
 8001890:	d100      	bne.n	8001894 <__aeabi_dadd+0x44c>
 8001892:	e0bd      	b.n	8001a10 <__aeabi_dadd+0x5c8>
 8001894:	4662      	mov	r2, ip
 8001896:	4664      	mov	r4, ip
 8001898:	3a01      	subs	r2, #1
 800189a:	2c01      	cmp	r4, #1
 800189c:	d100      	bne.n	80018a0 <__aeabi_dadd+0x458>
 800189e:	e0e5      	b.n	8001a6c <__aeabi_dadd+0x624>
 80018a0:	4c85      	ldr	r4, [pc, #532]	; (8001ab8 <__aeabi_dadd+0x670>)
 80018a2:	45a4      	cmp	ip, r4
 80018a4:	d058      	beq.n	8001958 <__aeabi_dadd+0x510>
 80018a6:	4694      	mov	ip, r2
 80018a8:	e749      	b.n	800173e <__aeabi_dadd+0x2f6>
 80018aa:	4664      	mov	r4, ip
 80018ac:	2220      	movs	r2, #32
 80018ae:	1b12      	subs	r2, r2, r4
 80018b0:	4644      	mov	r4, r8
 80018b2:	4094      	lsls	r4, r2
 80018b4:	000f      	movs	r7, r1
 80018b6:	46a1      	mov	r9, r4
 80018b8:	4664      	mov	r4, ip
 80018ba:	4091      	lsls	r1, r2
 80018bc:	40e7      	lsrs	r7, r4
 80018be:	464c      	mov	r4, r9
 80018c0:	1e4a      	subs	r2, r1, #1
 80018c2:	4191      	sbcs	r1, r2
 80018c4:	433c      	orrs	r4, r7
 80018c6:	4642      	mov	r2, r8
 80018c8:	430c      	orrs	r4, r1
 80018ca:	4661      	mov	r1, ip
 80018cc:	40ca      	lsrs	r2, r1
 80018ce:	1880      	adds	r0, r0, r2
 80018d0:	e6f4      	b.n	80016bc <__aeabi_dadd+0x274>
 80018d2:	4c79      	ldr	r4, [pc, #484]	; (8001ab8 <__aeabi_dadd+0x670>)
 80018d4:	42a2      	cmp	r2, r4
 80018d6:	d100      	bne.n	80018da <__aeabi_dadd+0x492>
 80018d8:	e6fd      	b.n	80016d6 <__aeabi_dadd+0x28e>
 80018da:	1859      	adds	r1, r3, r1
 80018dc:	4299      	cmp	r1, r3
 80018de:	419b      	sbcs	r3, r3
 80018e0:	4440      	add	r0, r8
 80018e2:	425f      	negs	r7, r3
 80018e4:	19c7      	adds	r7, r0, r7
 80018e6:	07fc      	lsls	r4, r7, #31
 80018e8:	0849      	lsrs	r1, r1, #1
 80018ea:	0016      	movs	r6, r2
 80018ec:	430c      	orrs	r4, r1
 80018ee:	087f      	lsrs	r7, r7, #1
 80018f0:	e6cf      	b.n	8001692 <__aeabi_dadd+0x24a>
 80018f2:	1acc      	subs	r4, r1, r3
 80018f4:	42a1      	cmp	r1, r4
 80018f6:	41bf      	sbcs	r7, r7
 80018f8:	4643      	mov	r3, r8
 80018fa:	427f      	negs	r7, r7
 80018fc:	1a18      	subs	r0, r3, r0
 80018fe:	4655      	mov	r5, sl
 8001900:	1bc7      	subs	r7, r0, r7
 8001902:	e5f7      	b.n	80014f4 <__aeabi_dadd+0xac>
 8001904:	08c9      	lsrs	r1, r1, #3
 8001906:	077b      	lsls	r3, r7, #29
 8001908:	4655      	mov	r5, sl
 800190a:	430b      	orrs	r3, r1
 800190c:	08f8      	lsrs	r0, r7, #3
 800190e:	e6c8      	b.n	80016a2 <__aeabi_dadd+0x25a>
 8001910:	2c00      	cmp	r4, #0
 8001912:	d000      	beq.n	8001916 <__aeabi_dadd+0x4ce>
 8001914:	e081      	b.n	8001a1a <__aeabi_dadd+0x5d2>
 8001916:	4643      	mov	r3, r8
 8001918:	430b      	orrs	r3, r1
 800191a:	d115      	bne.n	8001948 <__aeabi_dadd+0x500>
 800191c:	2080      	movs	r0, #128	; 0x80
 800191e:	2500      	movs	r5, #0
 8001920:	0300      	lsls	r0, r0, #12
 8001922:	e6e3      	b.n	80016ec <__aeabi_dadd+0x2a4>
 8001924:	1a5c      	subs	r4, r3, r1
 8001926:	42a3      	cmp	r3, r4
 8001928:	419b      	sbcs	r3, r3
 800192a:	1bc7      	subs	r7, r0, r7
 800192c:	425b      	negs	r3, r3
 800192e:	2601      	movs	r6, #1
 8001930:	1aff      	subs	r7, r7, r3
 8001932:	e5da      	b.n	80014ea <__aeabi_dadd+0xa2>
 8001934:	0742      	lsls	r2, r0, #29
 8001936:	08db      	lsrs	r3, r3, #3
 8001938:	4313      	orrs	r3, r2
 800193a:	08c0      	lsrs	r0, r0, #3
 800193c:	e6d2      	b.n	80016e4 <__aeabi_dadd+0x29c>
 800193e:	0742      	lsls	r2, r0, #29
 8001940:	08db      	lsrs	r3, r3, #3
 8001942:	4313      	orrs	r3, r2
 8001944:	08c0      	lsrs	r0, r0, #3
 8001946:	e6ac      	b.n	80016a2 <__aeabi_dadd+0x25a>
 8001948:	4643      	mov	r3, r8
 800194a:	4642      	mov	r2, r8
 800194c:	08c9      	lsrs	r1, r1, #3
 800194e:	075b      	lsls	r3, r3, #29
 8001950:	4655      	mov	r5, sl
 8001952:	430b      	orrs	r3, r1
 8001954:	08d0      	lsrs	r0, r2, #3
 8001956:	e6c5      	b.n	80016e4 <__aeabi_dadd+0x29c>
 8001958:	4643      	mov	r3, r8
 800195a:	4642      	mov	r2, r8
 800195c:	075b      	lsls	r3, r3, #29
 800195e:	08c9      	lsrs	r1, r1, #3
 8001960:	430b      	orrs	r3, r1
 8001962:	08d0      	lsrs	r0, r2, #3
 8001964:	e6be      	b.n	80016e4 <__aeabi_dadd+0x29c>
 8001966:	4303      	orrs	r3, r0
 8001968:	001c      	movs	r4, r3
 800196a:	1e63      	subs	r3, r4, #1
 800196c:	419c      	sbcs	r4, r3
 800196e:	e6fc      	b.n	800176a <__aeabi_dadd+0x322>
 8001970:	0002      	movs	r2, r0
 8001972:	3c20      	subs	r4, #32
 8001974:	40e2      	lsrs	r2, r4
 8001976:	0014      	movs	r4, r2
 8001978:	4662      	mov	r2, ip
 800197a:	2a20      	cmp	r2, #32
 800197c:	d003      	beq.n	8001986 <__aeabi_dadd+0x53e>
 800197e:	2540      	movs	r5, #64	; 0x40
 8001980:	1aad      	subs	r5, r5, r2
 8001982:	40a8      	lsls	r0, r5
 8001984:	4303      	orrs	r3, r0
 8001986:	1e58      	subs	r0, r3, #1
 8001988:	4183      	sbcs	r3, r0
 800198a:	4323      	orrs	r3, r4
 800198c:	e775      	b.n	800187a <__aeabi_dadd+0x432>
 800198e:	2a00      	cmp	r2, #0
 8001990:	d0e2      	beq.n	8001958 <__aeabi_dadd+0x510>
 8001992:	003a      	movs	r2, r7
 8001994:	430a      	orrs	r2, r1
 8001996:	d0cd      	beq.n	8001934 <__aeabi_dadd+0x4ec>
 8001998:	0742      	lsls	r2, r0, #29
 800199a:	08db      	lsrs	r3, r3, #3
 800199c:	4313      	orrs	r3, r2
 800199e:	2280      	movs	r2, #128	; 0x80
 80019a0:	08c0      	lsrs	r0, r0, #3
 80019a2:	0312      	lsls	r2, r2, #12
 80019a4:	4210      	tst	r0, r2
 80019a6:	d006      	beq.n	80019b6 <__aeabi_dadd+0x56e>
 80019a8:	08fc      	lsrs	r4, r7, #3
 80019aa:	4214      	tst	r4, r2
 80019ac:	d103      	bne.n	80019b6 <__aeabi_dadd+0x56e>
 80019ae:	0020      	movs	r0, r4
 80019b0:	08cb      	lsrs	r3, r1, #3
 80019b2:	077a      	lsls	r2, r7, #29
 80019b4:	4313      	orrs	r3, r2
 80019b6:	0f5a      	lsrs	r2, r3, #29
 80019b8:	00db      	lsls	r3, r3, #3
 80019ba:	0752      	lsls	r2, r2, #29
 80019bc:	08db      	lsrs	r3, r3, #3
 80019be:	4313      	orrs	r3, r2
 80019c0:	e690      	b.n	80016e4 <__aeabi_dadd+0x29c>
 80019c2:	4643      	mov	r3, r8
 80019c4:	430b      	orrs	r3, r1
 80019c6:	d100      	bne.n	80019ca <__aeabi_dadd+0x582>
 80019c8:	e709      	b.n	80017de <__aeabi_dadd+0x396>
 80019ca:	4643      	mov	r3, r8
 80019cc:	4642      	mov	r2, r8
 80019ce:	08c9      	lsrs	r1, r1, #3
 80019d0:	075b      	lsls	r3, r3, #29
 80019d2:	4655      	mov	r5, sl
 80019d4:	430b      	orrs	r3, r1
 80019d6:	08d0      	lsrs	r0, r2, #3
 80019d8:	e666      	b.n	80016a8 <__aeabi_dadd+0x260>
 80019da:	1acc      	subs	r4, r1, r3
 80019dc:	42a1      	cmp	r1, r4
 80019de:	4189      	sbcs	r1, r1
 80019e0:	1a3f      	subs	r7, r7, r0
 80019e2:	4249      	negs	r1, r1
 80019e4:	4655      	mov	r5, sl
 80019e6:	2601      	movs	r6, #1
 80019e8:	1a7f      	subs	r7, r7, r1
 80019ea:	e57e      	b.n	80014ea <__aeabi_dadd+0xa2>
 80019ec:	4642      	mov	r2, r8
 80019ee:	1a5c      	subs	r4, r3, r1
 80019f0:	1a87      	subs	r7, r0, r2
 80019f2:	42a3      	cmp	r3, r4
 80019f4:	4192      	sbcs	r2, r2
 80019f6:	4252      	negs	r2, r2
 80019f8:	1abf      	subs	r7, r7, r2
 80019fa:	023a      	lsls	r2, r7, #8
 80019fc:	d53d      	bpl.n	8001a7a <__aeabi_dadd+0x632>
 80019fe:	1acc      	subs	r4, r1, r3
 8001a00:	42a1      	cmp	r1, r4
 8001a02:	4189      	sbcs	r1, r1
 8001a04:	4643      	mov	r3, r8
 8001a06:	4249      	negs	r1, r1
 8001a08:	1a1f      	subs	r7, r3, r0
 8001a0a:	4655      	mov	r5, sl
 8001a0c:	1a7f      	subs	r7, r7, r1
 8001a0e:	e595      	b.n	800153c <__aeabi_dadd+0xf4>
 8001a10:	077b      	lsls	r3, r7, #29
 8001a12:	08c9      	lsrs	r1, r1, #3
 8001a14:	430b      	orrs	r3, r1
 8001a16:	08f8      	lsrs	r0, r7, #3
 8001a18:	e643      	b.n	80016a2 <__aeabi_dadd+0x25a>
 8001a1a:	4644      	mov	r4, r8
 8001a1c:	08db      	lsrs	r3, r3, #3
 8001a1e:	430c      	orrs	r4, r1
 8001a20:	d130      	bne.n	8001a84 <__aeabi_dadd+0x63c>
 8001a22:	0742      	lsls	r2, r0, #29
 8001a24:	4313      	orrs	r3, r2
 8001a26:	08c0      	lsrs	r0, r0, #3
 8001a28:	e65c      	b.n	80016e4 <__aeabi_dadd+0x29c>
 8001a2a:	077b      	lsls	r3, r7, #29
 8001a2c:	08c9      	lsrs	r1, r1, #3
 8001a2e:	430b      	orrs	r3, r1
 8001a30:	08f8      	lsrs	r0, r7, #3
 8001a32:	e639      	b.n	80016a8 <__aeabi_dadd+0x260>
 8001a34:	185c      	adds	r4, r3, r1
 8001a36:	429c      	cmp	r4, r3
 8001a38:	419b      	sbcs	r3, r3
 8001a3a:	4440      	add	r0, r8
 8001a3c:	425b      	negs	r3, r3
 8001a3e:	18c7      	adds	r7, r0, r3
 8001a40:	023b      	lsls	r3, r7, #8
 8001a42:	d400      	bmi.n	8001a46 <__aeabi_dadd+0x5fe>
 8001a44:	e625      	b.n	8001692 <__aeabi_dadd+0x24a>
 8001a46:	4b1d      	ldr	r3, [pc, #116]	; (8001abc <__aeabi_dadd+0x674>)
 8001a48:	2601      	movs	r6, #1
 8001a4a:	401f      	ands	r7, r3
 8001a4c:	e621      	b.n	8001692 <__aeabi_dadd+0x24a>
 8001a4e:	0004      	movs	r4, r0
 8001a50:	3a20      	subs	r2, #32
 8001a52:	40d4      	lsrs	r4, r2
 8001a54:	4662      	mov	r2, ip
 8001a56:	2a20      	cmp	r2, #32
 8001a58:	d004      	beq.n	8001a64 <__aeabi_dadd+0x61c>
 8001a5a:	2240      	movs	r2, #64	; 0x40
 8001a5c:	4666      	mov	r6, ip
 8001a5e:	1b92      	subs	r2, r2, r6
 8001a60:	4090      	lsls	r0, r2
 8001a62:	4303      	orrs	r3, r0
 8001a64:	1e5a      	subs	r2, r3, #1
 8001a66:	4193      	sbcs	r3, r2
 8001a68:	431c      	orrs	r4, r3
 8001a6a:	e67e      	b.n	800176a <__aeabi_dadd+0x322>
 8001a6c:	185c      	adds	r4, r3, r1
 8001a6e:	428c      	cmp	r4, r1
 8001a70:	4189      	sbcs	r1, r1
 8001a72:	4440      	add	r0, r8
 8001a74:	4249      	negs	r1, r1
 8001a76:	1847      	adds	r7, r0, r1
 8001a78:	e6dd      	b.n	8001836 <__aeabi_dadd+0x3ee>
 8001a7a:	0023      	movs	r3, r4
 8001a7c:	433b      	orrs	r3, r7
 8001a7e:	d100      	bne.n	8001a82 <__aeabi_dadd+0x63a>
 8001a80:	e6ad      	b.n	80017de <__aeabi_dadd+0x396>
 8001a82:	e606      	b.n	8001692 <__aeabi_dadd+0x24a>
 8001a84:	0744      	lsls	r4, r0, #29
 8001a86:	4323      	orrs	r3, r4
 8001a88:	2480      	movs	r4, #128	; 0x80
 8001a8a:	08c0      	lsrs	r0, r0, #3
 8001a8c:	0324      	lsls	r4, r4, #12
 8001a8e:	4220      	tst	r0, r4
 8001a90:	d008      	beq.n	8001aa4 <__aeabi_dadd+0x65c>
 8001a92:	4642      	mov	r2, r8
 8001a94:	08d6      	lsrs	r6, r2, #3
 8001a96:	4226      	tst	r6, r4
 8001a98:	d104      	bne.n	8001aa4 <__aeabi_dadd+0x65c>
 8001a9a:	4655      	mov	r5, sl
 8001a9c:	0030      	movs	r0, r6
 8001a9e:	08cb      	lsrs	r3, r1, #3
 8001aa0:	0751      	lsls	r1, r2, #29
 8001aa2:	430b      	orrs	r3, r1
 8001aa4:	0f5a      	lsrs	r2, r3, #29
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	08db      	lsrs	r3, r3, #3
 8001aaa:	0752      	lsls	r2, r2, #29
 8001aac:	4313      	orrs	r3, r2
 8001aae:	e619      	b.n	80016e4 <__aeabi_dadd+0x29c>
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	4a01      	ldr	r2, [pc, #4]	; (8001ab8 <__aeabi_dadd+0x670>)
 8001ab4:	001f      	movs	r7, r3
 8001ab6:	e55e      	b.n	8001576 <__aeabi_dadd+0x12e>
 8001ab8:	000007ff 	.word	0x000007ff
 8001abc:	ff7fffff 	.word	0xff7fffff

08001ac0 <__aeabi_ddiv>:
 8001ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ac2:	4657      	mov	r7, sl
 8001ac4:	464e      	mov	r6, r9
 8001ac6:	4645      	mov	r5, r8
 8001ac8:	46de      	mov	lr, fp
 8001aca:	b5e0      	push	{r5, r6, r7, lr}
 8001acc:	4681      	mov	r9, r0
 8001ace:	0005      	movs	r5, r0
 8001ad0:	030c      	lsls	r4, r1, #12
 8001ad2:	0048      	lsls	r0, r1, #1
 8001ad4:	4692      	mov	sl, r2
 8001ad6:	001f      	movs	r7, r3
 8001ad8:	b085      	sub	sp, #20
 8001ada:	0b24      	lsrs	r4, r4, #12
 8001adc:	0d40      	lsrs	r0, r0, #21
 8001ade:	0fce      	lsrs	r6, r1, #31
 8001ae0:	2800      	cmp	r0, #0
 8001ae2:	d100      	bne.n	8001ae6 <__aeabi_ddiv+0x26>
 8001ae4:	e156      	b.n	8001d94 <__aeabi_ddiv+0x2d4>
 8001ae6:	4bd4      	ldr	r3, [pc, #848]	; (8001e38 <__aeabi_ddiv+0x378>)
 8001ae8:	4298      	cmp	r0, r3
 8001aea:	d100      	bne.n	8001aee <__aeabi_ddiv+0x2e>
 8001aec:	e172      	b.n	8001dd4 <__aeabi_ddiv+0x314>
 8001aee:	0f6b      	lsrs	r3, r5, #29
 8001af0:	00e4      	lsls	r4, r4, #3
 8001af2:	431c      	orrs	r4, r3
 8001af4:	2380      	movs	r3, #128	; 0x80
 8001af6:	041b      	lsls	r3, r3, #16
 8001af8:	4323      	orrs	r3, r4
 8001afa:	4698      	mov	r8, r3
 8001afc:	4bcf      	ldr	r3, [pc, #828]	; (8001e3c <__aeabi_ddiv+0x37c>)
 8001afe:	00ed      	lsls	r5, r5, #3
 8001b00:	469b      	mov	fp, r3
 8001b02:	2300      	movs	r3, #0
 8001b04:	4699      	mov	r9, r3
 8001b06:	4483      	add	fp, r0
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	033c      	lsls	r4, r7, #12
 8001b0c:	007b      	lsls	r3, r7, #1
 8001b0e:	4650      	mov	r0, sl
 8001b10:	0b24      	lsrs	r4, r4, #12
 8001b12:	0d5b      	lsrs	r3, r3, #21
 8001b14:	0fff      	lsrs	r7, r7, #31
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d100      	bne.n	8001b1c <__aeabi_ddiv+0x5c>
 8001b1a:	e11f      	b.n	8001d5c <__aeabi_ddiv+0x29c>
 8001b1c:	4ac6      	ldr	r2, [pc, #792]	; (8001e38 <__aeabi_ddiv+0x378>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d100      	bne.n	8001b24 <__aeabi_ddiv+0x64>
 8001b22:	e162      	b.n	8001dea <__aeabi_ddiv+0x32a>
 8001b24:	49c5      	ldr	r1, [pc, #788]	; (8001e3c <__aeabi_ddiv+0x37c>)
 8001b26:	0f42      	lsrs	r2, r0, #29
 8001b28:	468c      	mov	ip, r1
 8001b2a:	00e4      	lsls	r4, r4, #3
 8001b2c:	4659      	mov	r1, fp
 8001b2e:	4314      	orrs	r4, r2
 8001b30:	2280      	movs	r2, #128	; 0x80
 8001b32:	4463      	add	r3, ip
 8001b34:	0412      	lsls	r2, r2, #16
 8001b36:	1acb      	subs	r3, r1, r3
 8001b38:	4314      	orrs	r4, r2
 8001b3a:	469b      	mov	fp, r3
 8001b3c:	00c2      	lsls	r2, r0, #3
 8001b3e:	2000      	movs	r0, #0
 8001b40:	0033      	movs	r3, r6
 8001b42:	407b      	eors	r3, r7
 8001b44:	469a      	mov	sl, r3
 8001b46:	464b      	mov	r3, r9
 8001b48:	2b0f      	cmp	r3, #15
 8001b4a:	d827      	bhi.n	8001b9c <__aeabi_ddiv+0xdc>
 8001b4c:	49bc      	ldr	r1, [pc, #752]	; (8001e40 <__aeabi_ddiv+0x380>)
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	58cb      	ldr	r3, [r1, r3]
 8001b52:	469f      	mov	pc, r3
 8001b54:	46b2      	mov	sl, r6
 8001b56:	9b00      	ldr	r3, [sp, #0]
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d016      	beq.n	8001b8a <__aeabi_ddiv+0xca>
 8001b5c:	2b03      	cmp	r3, #3
 8001b5e:	d100      	bne.n	8001b62 <__aeabi_ddiv+0xa2>
 8001b60:	e28e      	b.n	8002080 <__aeabi_ddiv+0x5c0>
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d000      	beq.n	8001b68 <__aeabi_ddiv+0xa8>
 8001b66:	e0d9      	b.n	8001d1c <__aeabi_ddiv+0x25c>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	2400      	movs	r4, #0
 8001b6c:	2500      	movs	r5, #0
 8001b6e:	4652      	mov	r2, sl
 8001b70:	051b      	lsls	r3, r3, #20
 8001b72:	4323      	orrs	r3, r4
 8001b74:	07d2      	lsls	r2, r2, #31
 8001b76:	4313      	orrs	r3, r2
 8001b78:	0028      	movs	r0, r5
 8001b7a:	0019      	movs	r1, r3
 8001b7c:	b005      	add	sp, #20
 8001b7e:	bcf0      	pop	{r4, r5, r6, r7}
 8001b80:	46bb      	mov	fp, r7
 8001b82:	46b2      	mov	sl, r6
 8001b84:	46a9      	mov	r9, r5
 8001b86:	46a0      	mov	r8, r4
 8001b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b8a:	2400      	movs	r4, #0
 8001b8c:	2500      	movs	r5, #0
 8001b8e:	4baa      	ldr	r3, [pc, #680]	; (8001e38 <__aeabi_ddiv+0x378>)
 8001b90:	e7ed      	b.n	8001b6e <__aeabi_ddiv+0xae>
 8001b92:	46ba      	mov	sl, r7
 8001b94:	46a0      	mov	r8, r4
 8001b96:	0015      	movs	r5, r2
 8001b98:	9000      	str	r0, [sp, #0]
 8001b9a:	e7dc      	b.n	8001b56 <__aeabi_ddiv+0x96>
 8001b9c:	4544      	cmp	r4, r8
 8001b9e:	d200      	bcs.n	8001ba2 <__aeabi_ddiv+0xe2>
 8001ba0:	e1c7      	b.n	8001f32 <__aeabi_ddiv+0x472>
 8001ba2:	d100      	bne.n	8001ba6 <__aeabi_ddiv+0xe6>
 8001ba4:	e1c2      	b.n	8001f2c <__aeabi_ddiv+0x46c>
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	425b      	negs	r3, r3
 8001baa:	469c      	mov	ip, r3
 8001bac:	002e      	movs	r6, r5
 8001bae:	4640      	mov	r0, r8
 8001bb0:	2500      	movs	r5, #0
 8001bb2:	44e3      	add	fp, ip
 8001bb4:	0223      	lsls	r3, r4, #8
 8001bb6:	0e14      	lsrs	r4, r2, #24
 8001bb8:	431c      	orrs	r4, r3
 8001bba:	0c1b      	lsrs	r3, r3, #16
 8001bbc:	4699      	mov	r9, r3
 8001bbe:	0423      	lsls	r3, r4, #16
 8001bc0:	0c1f      	lsrs	r7, r3, #16
 8001bc2:	0212      	lsls	r2, r2, #8
 8001bc4:	4649      	mov	r1, r9
 8001bc6:	9200      	str	r2, [sp, #0]
 8001bc8:	9701      	str	r7, [sp, #4]
 8001bca:	f7fe fb3f 	bl	800024c <__aeabi_uidivmod>
 8001bce:	0002      	movs	r2, r0
 8001bd0:	437a      	muls	r2, r7
 8001bd2:	040b      	lsls	r3, r1, #16
 8001bd4:	0c31      	lsrs	r1, r6, #16
 8001bd6:	4680      	mov	r8, r0
 8001bd8:	4319      	orrs	r1, r3
 8001bda:	428a      	cmp	r2, r1
 8001bdc:	d907      	bls.n	8001bee <__aeabi_ddiv+0x12e>
 8001bde:	2301      	movs	r3, #1
 8001be0:	425b      	negs	r3, r3
 8001be2:	469c      	mov	ip, r3
 8001be4:	1909      	adds	r1, r1, r4
 8001be6:	44e0      	add	r8, ip
 8001be8:	428c      	cmp	r4, r1
 8001bea:	d800      	bhi.n	8001bee <__aeabi_ddiv+0x12e>
 8001bec:	e207      	b.n	8001ffe <__aeabi_ddiv+0x53e>
 8001bee:	1a88      	subs	r0, r1, r2
 8001bf0:	4649      	mov	r1, r9
 8001bf2:	f7fe fb2b 	bl	800024c <__aeabi_uidivmod>
 8001bf6:	0409      	lsls	r1, r1, #16
 8001bf8:	468c      	mov	ip, r1
 8001bfa:	0431      	lsls	r1, r6, #16
 8001bfc:	4666      	mov	r6, ip
 8001bfe:	9a01      	ldr	r2, [sp, #4]
 8001c00:	0c09      	lsrs	r1, r1, #16
 8001c02:	4342      	muls	r2, r0
 8001c04:	0003      	movs	r3, r0
 8001c06:	4331      	orrs	r1, r6
 8001c08:	428a      	cmp	r2, r1
 8001c0a:	d904      	bls.n	8001c16 <__aeabi_ddiv+0x156>
 8001c0c:	1909      	adds	r1, r1, r4
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	428c      	cmp	r4, r1
 8001c12:	d800      	bhi.n	8001c16 <__aeabi_ddiv+0x156>
 8001c14:	e1ed      	b.n	8001ff2 <__aeabi_ddiv+0x532>
 8001c16:	1a88      	subs	r0, r1, r2
 8001c18:	4642      	mov	r2, r8
 8001c1a:	0412      	lsls	r2, r2, #16
 8001c1c:	431a      	orrs	r2, r3
 8001c1e:	4690      	mov	r8, r2
 8001c20:	4641      	mov	r1, r8
 8001c22:	9b00      	ldr	r3, [sp, #0]
 8001c24:	040e      	lsls	r6, r1, #16
 8001c26:	0c1b      	lsrs	r3, r3, #16
 8001c28:	001f      	movs	r7, r3
 8001c2a:	9302      	str	r3, [sp, #8]
 8001c2c:	9b00      	ldr	r3, [sp, #0]
 8001c2e:	0c36      	lsrs	r6, r6, #16
 8001c30:	041b      	lsls	r3, r3, #16
 8001c32:	0c19      	lsrs	r1, r3, #16
 8001c34:	000b      	movs	r3, r1
 8001c36:	4373      	muls	r3, r6
 8001c38:	0c12      	lsrs	r2, r2, #16
 8001c3a:	437e      	muls	r6, r7
 8001c3c:	9103      	str	r1, [sp, #12]
 8001c3e:	4351      	muls	r1, r2
 8001c40:	437a      	muls	r2, r7
 8001c42:	0c1f      	lsrs	r7, r3, #16
 8001c44:	46bc      	mov	ip, r7
 8001c46:	1876      	adds	r6, r6, r1
 8001c48:	4466      	add	r6, ip
 8001c4a:	42b1      	cmp	r1, r6
 8001c4c:	d903      	bls.n	8001c56 <__aeabi_ddiv+0x196>
 8001c4e:	2180      	movs	r1, #128	; 0x80
 8001c50:	0249      	lsls	r1, r1, #9
 8001c52:	468c      	mov	ip, r1
 8001c54:	4462      	add	r2, ip
 8001c56:	0c31      	lsrs	r1, r6, #16
 8001c58:	188a      	adds	r2, r1, r2
 8001c5a:	0431      	lsls	r1, r6, #16
 8001c5c:	041e      	lsls	r6, r3, #16
 8001c5e:	0c36      	lsrs	r6, r6, #16
 8001c60:	198e      	adds	r6, r1, r6
 8001c62:	4290      	cmp	r0, r2
 8001c64:	d302      	bcc.n	8001c6c <__aeabi_ddiv+0x1ac>
 8001c66:	d112      	bne.n	8001c8e <__aeabi_ddiv+0x1ce>
 8001c68:	42b5      	cmp	r5, r6
 8001c6a:	d210      	bcs.n	8001c8e <__aeabi_ddiv+0x1ce>
 8001c6c:	4643      	mov	r3, r8
 8001c6e:	1e59      	subs	r1, r3, #1
 8001c70:	9b00      	ldr	r3, [sp, #0]
 8001c72:	469c      	mov	ip, r3
 8001c74:	4465      	add	r5, ip
 8001c76:	001f      	movs	r7, r3
 8001c78:	429d      	cmp	r5, r3
 8001c7a:	419b      	sbcs	r3, r3
 8001c7c:	425b      	negs	r3, r3
 8001c7e:	191b      	adds	r3, r3, r4
 8001c80:	18c0      	adds	r0, r0, r3
 8001c82:	4284      	cmp	r4, r0
 8001c84:	d200      	bcs.n	8001c88 <__aeabi_ddiv+0x1c8>
 8001c86:	e1a0      	b.n	8001fca <__aeabi_ddiv+0x50a>
 8001c88:	d100      	bne.n	8001c8c <__aeabi_ddiv+0x1cc>
 8001c8a:	e19b      	b.n	8001fc4 <__aeabi_ddiv+0x504>
 8001c8c:	4688      	mov	r8, r1
 8001c8e:	1bae      	subs	r6, r5, r6
 8001c90:	42b5      	cmp	r5, r6
 8001c92:	41ad      	sbcs	r5, r5
 8001c94:	1a80      	subs	r0, r0, r2
 8001c96:	426d      	negs	r5, r5
 8001c98:	1b40      	subs	r0, r0, r5
 8001c9a:	4284      	cmp	r4, r0
 8001c9c:	d100      	bne.n	8001ca0 <__aeabi_ddiv+0x1e0>
 8001c9e:	e1d5      	b.n	800204c <__aeabi_ddiv+0x58c>
 8001ca0:	4649      	mov	r1, r9
 8001ca2:	f7fe fad3 	bl	800024c <__aeabi_uidivmod>
 8001ca6:	9a01      	ldr	r2, [sp, #4]
 8001ca8:	040b      	lsls	r3, r1, #16
 8001caa:	4342      	muls	r2, r0
 8001cac:	0c31      	lsrs	r1, r6, #16
 8001cae:	0005      	movs	r5, r0
 8001cb0:	4319      	orrs	r1, r3
 8001cb2:	428a      	cmp	r2, r1
 8001cb4:	d900      	bls.n	8001cb8 <__aeabi_ddiv+0x1f8>
 8001cb6:	e16c      	b.n	8001f92 <__aeabi_ddiv+0x4d2>
 8001cb8:	1a88      	subs	r0, r1, r2
 8001cba:	4649      	mov	r1, r9
 8001cbc:	f7fe fac6 	bl	800024c <__aeabi_uidivmod>
 8001cc0:	9a01      	ldr	r2, [sp, #4]
 8001cc2:	0436      	lsls	r6, r6, #16
 8001cc4:	4342      	muls	r2, r0
 8001cc6:	0409      	lsls	r1, r1, #16
 8001cc8:	0c36      	lsrs	r6, r6, #16
 8001cca:	0003      	movs	r3, r0
 8001ccc:	430e      	orrs	r6, r1
 8001cce:	42b2      	cmp	r2, r6
 8001cd0:	d900      	bls.n	8001cd4 <__aeabi_ddiv+0x214>
 8001cd2:	e153      	b.n	8001f7c <__aeabi_ddiv+0x4bc>
 8001cd4:	9803      	ldr	r0, [sp, #12]
 8001cd6:	1ab6      	subs	r6, r6, r2
 8001cd8:	0002      	movs	r2, r0
 8001cda:	042d      	lsls	r5, r5, #16
 8001cdc:	431d      	orrs	r5, r3
 8001cde:	9f02      	ldr	r7, [sp, #8]
 8001ce0:	042b      	lsls	r3, r5, #16
 8001ce2:	0c1b      	lsrs	r3, r3, #16
 8001ce4:	435a      	muls	r2, r3
 8001ce6:	437b      	muls	r3, r7
 8001ce8:	469c      	mov	ip, r3
 8001cea:	0c29      	lsrs	r1, r5, #16
 8001cec:	4348      	muls	r0, r1
 8001cee:	0c13      	lsrs	r3, r2, #16
 8001cf0:	4484      	add	ip, r0
 8001cf2:	4463      	add	r3, ip
 8001cf4:	4379      	muls	r1, r7
 8001cf6:	4298      	cmp	r0, r3
 8001cf8:	d903      	bls.n	8001d02 <__aeabi_ddiv+0x242>
 8001cfa:	2080      	movs	r0, #128	; 0x80
 8001cfc:	0240      	lsls	r0, r0, #9
 8001cfe:	4684      	mov	ip, r0
 8001d00:	4461      	add	r1, ip
 8001d02:	0c18      	lsrs	r0, r3, #16
 8001d04:	0412      	lsls	r2, r2, #16
 8001d06:	041b      	lsls	r3, r3, #16
 8001d08:	0c12      	lsrs	r2, r2, #16
 8001d0a:	1841      	adds	r1, r0, r1
 8001d0c:	189b      	adds	r3, r3, r2
 8001d0e:	428e      	cmp	r6, r1
 8001d10:	d200      	bcs.n	8001d14 <__aeabi_ddiv+0x254>
 8001d12:	e0ff      	b.n	8001f14 <__aeabi_ddiv+0x454>
 8001d14:	d100      	bne.n	8001d18 <__aeabi_ddiv+0x258>
 8001d16:	e0fa      	b.n	8001f0e <__aeabi_ddiv+0x44e>
 8001d18:	2301      	movs	r3, #1
 8001d1a:	431d      	orrs	r5, r3
 8001d1c:	4a49      	ldr	r2, [pc, #292]	; (8001e44 <__aeabi_ddiv+0x384>)
 8001d1e:	445a      	add	r2, fp
 8001d20:	2a00      	cmp	r2, #0
 8001d22:	dc00      	bgt.n	8001d26 <__aeabi_ddiv+0x266>
 8001d24:	e0aa      	b.n	8001e7c <__aeabi_ddiv+0x3bc>
 8001d26:	076b      	lsls	r3, r5, #29
 8001d28:	d000      	beq.n	8001d2c <__aeabi_ddiv+0x26c>
 8001d2a:	e13d      	b.n	8001fa8 <__aeabi_ddiv+0x4e8>
 8001d2c:	08ed      	lsrs	r5, r5, #3
 8001d2e:	4643      	mov	r3, r8
 8001d30:	01db      	lsls	r3, r3, #7
 8001d32:	d506      	bpl.n	8001d42 <__aeabi_ddiv+0x282>
 8001d34:	4642      	mov	r2, r8
 8001d36:	4b44      	ldr	r3, [pc, #272]	; (8001e48 <__aeabi_ddiv+0x388>)
 8001d38:	401a      	ands	r2, r3
 8001d3a:	4690      	mov	r8, r2
 8001d3c:	2280      	movs	r2, #128	; 0x80
 8001d3e:	00d2      	lsls	r2, r2, #3
 8001d40:	445a      	add	r2, fp
 8001d42:	4b42      	ldr	r3, [pc, #264]	; (8001e4c <__aeabi_ddiv+0x38c>)
 8001d44:	429a      	cmp	r2, r3
 8001d46:	dd00      	ble.n	8001d4a <__aeabi_ddiv+0x28a>
 8001d48:	e71f      	b.n	8001b8a <__aeabi_ddiv+0xca>
 8001d4a:	4643      	mov	r3, r8
 8001d4c:	075b      	lsls	r3, r3, #29
 8001d4e:	431d      	orrs	r5, r3
 8001d50:	4643      	mov	r3, r8
 8001d52:	0552      	lsls	r2, r2, #21
 8001d54:	025c      	lsls	r4, r3, #9
 8001d56:	0b24      	lsrs	r4, r4, #12
 8001d58:	0d53      	lsrs	r3, r2, #21
 8001d5a:	e708      	b.n	8001b6e <__aeabi_ddiv+0xae>
 8001d5c:	4652      	mov	r2, sl
 8001d5e:	4322      	orrs	r2, r4
 8001d60:	d100      	bne.n	8001d64 <__aeabi_ddiv+0x2a4>
 8001d62:	e07b      	b.n	8001e5c <__aeabi_ddiv+0x39c>
 8001d64:	2c00      	cmp	r4, #0
 8001d66:	d100      	bne.n	8001d6a <__aeabi_ddiv+0x2aa>
 8001d68:	e0fa      	b.n	8001f60 <__aeabi_ddiv+0x4a0>
 8001d6a:	0020      	movs	r0, r4
 8001d6c:	f001 fa22 	bl	80031b4 <__clzsi2>
 8001d70:	0002      	movs	r2, r0
 8001d72:	3a0b      	subs	r2, #11
 8001d74:	231d      	movs	r3, #29
 8001d76:	0001      	movs	r1, r0
 8001d78:	1a9b      	subs	r3, r3, r2
 8001d7a:	4652      	mov	r2, sl
 8001d7c:	3908      	subs	r1, #8
 8001d7e:	40da      	lsrs	r2, r3
 8001d80:	408c      	lsls	r4, r1
 8001d82:	4314      	orrs	r4, r2
 8001d84:	4652      	mov	r2, sl
 8001d86:	408a      	lsls	r2, r1
 8001d88:	4b31      	ldr	r3, [pc, #196]	; (8001e50 <__aeabi_ddiv+0x390>)
 8001d8a:	4458      	add	r0, fp
 8001d8c:	469b      	mov	fp, r3
 8001d8e:	4483      	add	fp, r0
 8001d90:	2000      	movs	r0, #0
 8001d92:	e6d5      	b.n	8001b40 <__aeabi_ddiv+0x80>
 8001d94:	464b      	mov	r3, r9
 8001d96:	4323      	orrs	r3, r4
 8001d98:	4698      	mov	r8, r3
 8001d9a:	d044      	beq.n	8001e26 <__aeabi_ddiv+0x366>
 8001d9c:	2c00      	cmp	r4, #0
 8001d9e:	d100      	bne.n	8001da2 <__aeabi_ddiv+0x2e2>
 8001da0:	e0ce      	b.n	8001f40 <__aeabi_ddiv+0x480>
 8001da2:	0020      	movs	r0, r4
 8001da4:	f001 fa06 	bl	80031b4 <__clzsi2>
 8001da8:	0001      	movs	r1, r0
 8001daa:	0002      	movs	r2, r0
 8001dac:	390b      	subs	r1, #11
 8001dae:	231d      	movs	r3, #29
 8001db0:	1a5b      	subs	r3, r3, r1
 8001db2:	4649      	mov	r1, r9
 8001db4:	0010      	movs	r0, r2
 8001db6:	40d9      	lsrs	r1, r3
 8001db8:	3808      	subs	r0, #8
 8001dba:	4084      	lsls	r4, r0
 8001dbc:	000b      	movs	r3, r1
 8001dbe:	464d      	mov	r5, r9
 8001dc0:	4323      	orrs	r3, r4
 8001dc2:	4698      	mov	r8, r3
 8001dc4:	4085      	lsls	r5, r0
 8001dc6:	4823      	ldr	r0, [pc, #140]	; (8001e54 <__aeabi_ddiv+0x394>)
 8001dc8:	1a83      	subs	r3, r0, r2
 8001dca:	469b      	mov	fp, r3
 8001dcc:	2300      	movs	r3, #0
 8001dce:	4699      	mov	r9, r3
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	e69a      	b.n	8001b0a <__aeabi_ddiv+0x4a>
 8001dd4:	464b      	mov	r3, r9
 8001dd6:	4323      	orrs	r3, r4
 8001dd8:	4698      	mov	r8, r3
 8001dda:	d11d      	bne.n	8001e18 <__aeabi_ddiv+0x358>
 8001ddc:	2308      	movs	r3, #8
 8001dde:	4699      	mov	r9, r3
 8001de0:	3b06      	subs	r3, #6
 8001de2:	2500      	movs	r5, #0
 8001de4:	4683      	mov	fp, r0
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	e68f      	b.n	8001b0a <__aeabi_ddiv+0x4a>
 8001dea:	4652      	mov	r2, sl
 8001dec:	4322      	orrs	r2, r4
 8001dee:	d109      	bne.n	8001e04 <__aeabi_ddiv+0x344>
 8001df0:	2302      	movs	r3, #2
 8001df2:	4649      	mov	r1, r9
 8001df4:	4319      	orrs	r1, r3
 8001df6:	4b18      	ldr	r3, [pc, #96]	; (8001e58 <__aeabi_ddiv+0x398>)
 8001df8:	4689      	mov	r9, r1
 8001dfa:	469c      	mov	ip, r3
 8001dfc:	2400      	movs	r4, #0
 8001dfe:	2002      	movs	r0, #2
 8001e00:	44e3      	add	fp, ip
 8001e02:	e69d      	b.n	8001b40 <__aeabi_ddiv+0x80>
 8001e04:	2303      	movs	r3, #3
 8001e06:	464a      	mov	r2, r9
 8001e08:	431a      	orrs	r2, r3
 8001e0a:	4b13      	ldr	r3, [pc, #76]	; (8001e58 <__aeabi_ddiv+0x398>)
 8001e0c:	4691      	mov	r9, r2
 8001e0e:	469c      	mov	ip, r3
 8001e10:	4652      	mov	r2, sl
 8001e12:	2003      	movs	r0, #3
 8001e14:	44e3      	add	fp, ip
 8001e16:	e693      	b.n	8001b40 <__aeabi_ddiv+0x80>
 8001e18:	230c      	movs	r3, #12
 8001e1a:	4699      	mov	r9, r3
 8001e1c:	3b09      	subs	r3, #9
 8001e1e:	46a0      	mov	r8, r4
 8001e20:	4683      	mov	fp, r0
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	e671      	b.n	8001b0a <__aeabi_ddiv+0x4a>
 8001e26:	2304      	movs	r3, #4
 8001e28:	4699      	mov	r9, r3
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	469b      	mov	fp, r3
 8001e2e:	3301      	adds	r3, #1
 8001e30:	2500      	movs	r5, #0
 8001e32:	9300      	str	r3, [sp, #0]
 8001e34:	e669      	b.n	8001b0a <__aeabi_ddiv+0x4a>
 8001e36:	46c0      	nop			; (mov r8, r8)
 8001e38:	000007ff 	.word	0x000007ff
 8001e3c:	fffffc01 	.word	0xfffffc01
 8001e40:	0800dab0 	.word	0x0800dab0
 8001e44:	000003ff 	.word	0x000003ff
 8001e48:	feffffff 	.word	0xfeffffff
 8001e4c:	000007fe 	.word	0x000007fe
 8001e50:	000003f3 	.word	0x000003f3
 8001e54:	fffffc0d 	.word	0xfffffc0d
 8001e58:	fffff801 	.word	0xfffff801
 8001e5c:	4649      	mov	r1, r9
 8001e5e:	2301      	movs	r3, #1
 8001e60:	4319      	orrs	r1, r3
 8001e62:	4689      	mov	r9, r1
 8001e64:	2400      	movs	r4, #0
 8001e66:	2001      	movs	r0, #1
 8001e68:	e66a      	b.n	8001b40 <__aeabi_ddiv+0x80>
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	2480      	movs	r4, #128	; 0x80
 8001e6e:	469a      	mov	sl, r3
 8001e70:	2500      	movs	r5, #0
 8001e72:	4b8a      	ldr	r3, [pc, #552]	; (800209c <__aeabi_ddiv+0x5dc>)
 8001e74:	0324      	lsls	r4, r4, #12
 8001e76:	e67a      	b.n	8001b6e <__aeabi_ddiv+0xae>
 8001e78:	2501      	movs	r5, #1
 8001e7a:	426d      	negs	r5, r5
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	1a9b      	subs	r3, r3, r2
 8001e80:	2b38      	cmp	r3, #56	; 0x38
 8001e82:	dd00      	ble.n	8001e86 <__aeabi_ddiv+0x3c6>
 8001e84:	e670      	b.n	8001b68 <__aeabi_ddiv+0xa8>
 8001e86:	2b1f      	cmp	r3, #31
 8001e88:	dc00      	bgt.n	8001e8c <__aeabi_ddiv+0x3cc>
 8001e8a:	e0bf      	b.n	800200c <__aeabi_ddiv+0x54c>
 8001e8c:	211f      	movs	r1, #31
 8001e8e:	4249      	negs	r1, r1
 8001e90:	1a8a      	subs	r2, r1, r2
 8001e92:	4641      	mov	r1, r8
 8001e94:	40d1      	lsrs	r1, r2
 8001e96:	000a      	movs	r2, r1
 8001e98:	2b20      	cmp	r3, #32
 8001e9a:	d004      	beq.n	8001ea6 <__aeabi_ddiv+0x3e6>
 8001e9c:	4641      	mov	r1, r8
 8001e9e:	4b80      	ldr	r3, [pc, #512]	; (80020a0 <__aeabi_ddiv+0x5e0>)
 8001ea0:	445b      	add	r3, fp
 8001ea2:	4099      	lsls	r1, r3
 8001ea4:	430d      	orrs	r5, r1
 8001ea6:	1e6b      	subs	r3, r5, #1
 8001ea8:	419d      	sbcs	r5, r3
 8001eaa:	2307      	movs	r3, #7
 8001eac:	432a      	orrs	r2, r5
 8001eae:	001d      	movs	r5, r3
 8001eb0:	2400      	movs	r4, #0
 8001eb2:	4015      	ands	r5, r2
 8001eb4:	4213      	tst	r3, r2
 8001eb6:	d100      	bne.n	8001eba <__aeabi_ddiv+0x3fa>
 8001eb8:	e0d4      	b.n	8002064 <__aeabi_ddiv+0x5a4>
 8001eba:	210f      	movs	r1, #15
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	4011      	ands	r1, r2
 8001ec0:	2904      	cmp	r1, #4
 8001ec2:	d100      	bne.n	8001ec6 <__aeabi_ddiv+0x406>
 8001ec4:	e0cb      	b.n	800205e <__aeabi_ddiv+0x59e>
 8001ec6:	1d11      	adds	r1, r2, #4
 8001ec8:	4291      	cmp	r1, r2
 8001eca:	4192      	sbcs	r2, r2
 8001ecc:	4252      	negs	r2, r2
 8001ece:	189b      	adds	r3, r3, r2
 8001ed0:	000a      	movs	r2, r1
 8001ed2:	0219      	lsls	r1, r3, #8
 8001ed4:	d400      	bmi.n	8001ed8 <__aeabi_ddiv+0x418>
 8001ed6:	e0c2      	b.n	800205e <__aeabi_ddiv+0x59e>
 8001ed8:	2301      	movs	r3, #1
 8001eda:	2400      	movs	r4, #0
 8001edc:	2500      	movs	r5, #0
 8001ede:	e646      	b.n	8001b6e <__aeabi_ddiv+0xae>
 8001ee0:	2380      	movs	r3, #128	; 0x80
 8001ee2:	4641      	mov	r1, r8
 8001ee4:	031b      	lsls	r3, r3, #12
 8001ee6:	4219      	tst	r1, r3
 8001ee8:	d008      	beq.n	8001efc <__aeabi_ddiv+0x43c>
 8001eea:	421c      	tst	r4, r3
 8001eec:	d106      	bne.n	8001efc <__aeabi_ddiv+0x43c>
 8001eee:	431c      	orrs	r4, r3
 8001ef0:	0324      	lsls	r4, r4, #12
 8001ef2:	46ba      	mov	sl, r7
 8001ef4:	0015      	movs	r5, r2
 8001ef6:	4b69      	ldr	r3, [pc, #420]	; (800209c <__aeabi_ddiv+0x5dc>)
 8001ef8:	0b24      	lsrs	r4, r4, #12
 8001efa:	e638      	b.n	8001b6e <__aeabi_ddiv+0xae>
 8001efc:	2480      	movs	r4, #128	; 0x80
 8001efe:	4643      	mov	r3, r8
 8001f00:	0324      	lsls	r4, r4, #12
 8001f02:	431c      	orrs	r4, r3
 8001f04:	0324      	lsls	r4, r4, #12
 8001f06:	46b2      	mov	sl, r6
 8001f08:	4b64      	ldr	r3, [pc, #400]	; (800209c <__aeabi_ddiv+0x5dc>)
 8001f0a:	0b24      	lsrs	r4, r4, #12
 8001f0c:	e62f      	b.n	8001b6e <__aeabi_ddiv+0xae>
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d100      	bne.n	8001f14 <__aeabi_ddiv+0x454>
 8001f12:	e703      	b.n	8001d1c <__aeabi_ddiv+0x25c>
 8001f14:	19a6      	adds	r6, r4, r6
 8001f16:	1e68      	subs	r0, r5, #1
 8001f18:	42a6      	cmp	r6, r4
 8001f1a:	d200      	bcs.n	8001f1e <__aeabi_ddiv+0x45e>
 8001f1c:	e08d      	b.n	800203a <__aeabi_ddiv+0x57a>
 8001f1e:	428e      	cmp	r6, r1
 8001f20:	d200      	bcs.n	8001f24 <__aeabi_ddiv+0x464>
 8001f22:	e0a3      	b.n	800206c <__aeabi_ddiv+0x5ac>
 8001f24:	d100      	bne.n	8001f28 <__aeabi_ddiv+0x468>
 8001f26:	e0b3      	b.n	8002090 <__aeabi_ddiv+0x5d0>
 8001f28:	0005      	movs	r5, r0
 8001f2a:	e6f5      	b.n	8001d18 <__aeabi_ddiv+0x258>
 8001f2c:	42aa      	cmp	r2, r5
 8001f2e:	d900      	bls.n	8001f32 <__aeabi_ddiv+0x472>
 8001f30:	e639      	b.n	8001ba6 <__aeabi_ddiv+0xe6>
 8001f32:	4643      	mov	r3, r8
 8001f34:	07de      	lsls	r6, r3, #31
 8001f36:	0858      	lsrs	r0, r3, #1
 8001f38:	086b      	lsrs	r3, r5, #1
 8001f3a:	431e      	orrs	r6, r3
 8001f3c:	07ed      	lsls	r5, r5, #31
 8001f3e:	e639      	b.n	8001bb4 <__aeabi_ddiv+0xf4>
 8001f40:	4648      	mov	r0, r9
 8001f42:	f001 f937 	bl	80031b4 <__clzsi2>
 8001f46:	0001      	movs	r1, r0
 8001f48:	0002      	movs	r2, r0
 8001f4a:	3115      	adds	r1, #21
 8001f4c:	3220      	adds	r2, #32
 8001f4e:	291c      	cmp	r1, #28
 8001f50:	dc00      	bgt.n	8001f54 <__aeabi_ddiv+0x494>
 8001f52:	e72c      	b.n	8001dae <__aeabi_ddiv+0x2ee>
 8001f54:	464b      	mov	r3, r9
 8001f56:	3808      	subs	r0, #8
 8001f58:	4083      	lsls	r3, r0
 8001f5a:	2500      	movs	r5, #0
 8001f5c:	4698      	mov	r8, r3
 8001f5e:	e732      	b.n	8001dc6 <__aeabi_ddiv+0x306>
 8001f60:	f001 f928 	bl	80031b4 <__clzsi2>
 8001f64:	0003      	movs	r3, r0
 8001f66:	001a      	movs	r2, r3
 8001f68:	3215      	adds	r2, #21
 8001f6a:	3020      	adds	r0, #32
 8001f6c:	2a1c      	cmp	r2, #28
 8001f6e:	dc00      	bgt.n	8001f72 <__aeabi_ddiv+0x4b2>
 8001f70:	e700      	b.n	8001d74 <__aeabi_ddiv+0x2b4>
 8001f72:	4654      	mov	r4, sl
 8001f74:	3b08      	subs	r3, #8
 8001f76:	2200      	movs	r2, #0
 8001f78:	409c      	lsls	r4, r3
 8001f7a:	e705      	b.n	8001d88 <__aeabi_ddiv+0x2c8>
 8001f7c:	1936      	adds	r6, r6, r4
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	42b4      	cmp	r4, r6
 8001f82:	d900      	bls.n	8001f86 <__aeabi_ddiv+0x4c6>
 8001f84:	e6a6      	b.n	8001cd4 <__aeabi_ddiv+0x214>
 8001f86:	42b2      	cmp	r2, r6
 8001f88:	d800      	bhi.n	8001f8c <__aeabi_ddiv+0x4cc>
 8001f8a:	e6a3      	b.n	8001cd4 <__aeabi_ddiv+0x214>
 8001f8c:	1e83      	subs	r3, r0, #2
 8001f8e:	1936      	adds	r6, r6, r4
 8001f90:	e6a0      	b.n	8001cd4 <__aeabi_ddiv+0x214>
 8001f92:	1909      	adds	r1, r1, r4
 8001f94:	3d01      	subs	r5, #1
 8001f96:	428c      	cmp	r4, r1
 8001f98:	d900      	bls.n	8001f9c <__aeabi_ddiv+0x4dc>
 8001f9a:	e68d      	b.n	8001cb8 <__aeabi_ddiv+0x1f8>
 8001f9c:	428a      	cmp	r2, r1
 8001f9e:	d800      	bhi.n	8001fa2 <__aeabi_ddiv+0x4e2>
 8001fa0:	e68a      	b.n	8001cb8 <__aeabi_ddiv+0x1f8>
 8001fa2:	1e85      	subs	r5, r0, #2
 8001fa4:	1909      	adds	r1, r1, r4
 8001fa6:	e687      	b.n	8001cb8 <__aeabi_ddiv+0x1f8>
 8001fa8:	230f      	movs	r3, #15
 8001faa:	402b      	ands	r3, r5
 8001fac:	2b04      	cmp	r3, #4
 8001fae:	d100      	bne.n	8001fb2 <__aeabi_ddiv+0x4f2>
 8001fb0:	e6bc      	b.n	8001d2c <__aeabi_ddiv+0x26c>
 8001fb2:	2305      	movs	r3, #5
 8001fb4:	425b      	negs	r3, r3
 8001fb6:	42ab      	cmp	r3, r5
 8001fb8:	419b      	sbcs	r3, r3
 8001fba:	3504      	adds	r5, #4
 8001fbc:	425b      	negs	r3, r3
 8001fbe:	08ed      	lsrs	r5, r5, #3
 8001fc0:	4498      	add	r8, r3
 8001fc2:	e6b4      	b.n	8001d2e <__aeabi_ddiv+0x26e>
 8001fc4:	42af      	cmp	r7, r5
 8001fc6:	d900      	bls.n	8001fca <__aeabi_ddiv+0x50a>
 8001fc8:	e660      	b.n	8001c8c <__aeabi_ddiv+0x1cc>
 8001fca:	4282      	cmp	r2, r0
 8001fcc:	d804      	bhi.n	8001fd8 <__aeabi_ddiv+0x518>
 8001fce:	d000      	beq.n	8001fd2 <__aeabi_ddiv+0x512>
 8001fd0:	e65c      	b.n	8001c8c <__aeabi_ddiv+0x1cc>
 8001fd2:	42ae      	cmp	r6, r5
 8001fd4:	d800      	bhi.n	8001fd8 <__aeabi_ddiv+0x518>
 8001fd6:	e659      	b.n	8001c8c <__aeabi_ddiv+0x1cc>
 8001fd8:	2302      	movs	r3, #2
 8001fda:	425b      	negs	r3, r3
 8001fdc:	469c      	mov	ip, r3
 8001fde:	9b00      	ldr	r3, [sp, #0]
 8001fe0:	44e0      	add	r8, ip
 8001fe2:	469c      	mov	ip, r3
 8001fe4:	4465      	add	r5, ip
 8001fe6:	429d      	cmp	r5, r3
 8001fe8:	419b      	sbcs	r3, r3
 8001fea:	425b      	negs	r3, r3
 8001fec:	191b      	adds	r3, r3, r4
 8001fee:	18c0      	adds	r0, r0, r3
 8001ff0:	e64d      	b.n	8001c8e <__aeabi_ddiv+0x1ce>
 8001ff2:	428a      	cmp	r2, r1
 8001ff4:	d800      	bhi.n	8001ff8 <__aeabi_ddiv+0x538>
 8001ff6:	e60e      	b.n	8001c16 <__aeabi_ddiv+0x156>
 8001ff8:	1e83      	subs	r3, r0, #2
 8001ffa:	1909      	adds	r1, r1, r4
 8001ffc:	e60b      	b.n	8001c16 <__aeabi_ddiv+0x156>
 8001ffe:	428a      	cmp	r2, r1
 8002000:	d800      	bhi.n	8002004 <__aeabi_ddiv+0x544>
 8002002:	e5f4      	b.n	8001bee <__aeabi_ddiv+0x12e>
 8002004:	1e83      	subs	r3, r0, #2
 8002006:	4698      	mov	r8, r3
 8002008:	1909      	adds	r1, r1, r4
 800200a:	e5f0      	b.n	8001bee <__aeabi_ddiv+0x12e>
 800200c:	4925      	ldr	r1, [pc, #148]	; (80020a4 <__aeabi_ddiv+0x5e4>)
 800200e:	0028      	movs	r0, r5
 8002010:	4459      	add	r1, fp
 8002012:	408d      	lsls	r5, r1
 8002014:	4642      	mov	r2, r8
 8002016:	408a      	lsls	r2, r1
 8002018:	1e69      	subs	r1, r5, #1
 800201a:	418d      	sbcs	r5, r1
 800201c:	4641      	mov	r1, r8
 800201e:	40d8      	lsrs	r0, r3
 8002020:	40d9      	lsrs	r1, r3
 8002022:	4302      	orrs	r2, r0
 8002024:	432a      	orrs	r2, r5
 8002026:	000b      	movs	r3, r1
 8002028:	0751      	lsls	r1, r2, #29
 800202a:	d100      	bne.n	800202e <__aeabi_ddiv+0x56e>
 800202c:	e751      	b.n	8001ed2 <__aeabi_ddiv+0x412>
 800202e:	210f      	movs	r1, #15
 8002030:	4011      	ands	r1, r2
 8002032:	2904      	cmp	r1, #4
 8002034:	d000      	beq.n	8002038 <__aeabi_ddiv+0x578>
 8002036:	e746      	b.n	8001ec6 <__aeabi_ddiv+0x406>
 8002038:	e74b      	b.n	8001ed2 <__aeabi_ddiv+0x412>
 800203a:	0005      	movs	r5, r0
 800203c:	428e      	cmp	r6, r1
 800203e:	d000      	beq.n	8002042 <__aeabi_ddiv+0x582>
 8002040:	e66a      	b.n	8001d18 <__aeabi_ddiv+0x258>
 8002042:	9a00      	ldr	r2, [sp, #0]
 8002044:	4293      	cmp	r3, r2
 8002046:	d000      	beq.n	800204a <__aeabi_ddiv+0x58a>
 8002048:	e666      	b.n	8001d18 <__aeabi_ddiv+0x258>
 800204a:	e667      	b.n	8001d1c <__aeabi_ddiv+0x25c>
 800204c:	4a16      	ldr	r2, [pc, #88]	; (80020a8 <__aeabi_ddiv+0x5e8>)
 800204e:	445a      	add	r2, fp
 8002050:	2a00      	cmp	r2, #0
 8002052:	dc00      	bgt.n	8002056 <__aeabi_ddiv+0x596>
 8002054:	e710      	b.n	8001e78 <__aeabi_ddiv+0x3b8>
 8002056:	2301      	movs	r3, #1
 8002058:	2500      	movs	r5, #0
 800205a:	4498      	add	r8, r3
 800205c:	e667      	b.n	8001d2e <__aeabi_ddiv+0x26e>
 800205e:	075d      	lsls	r5, r3, #29
 8002060:	025b      	lsls	r3, r3, #9
 8002062:	0b1c      	lsrs	r4, r3, #12
 8002064:	08d2      	lsrs	r2, r2, #3
 8002066:	2300      	movs	r3, #0
 8002068:	4315      	orrs	r5, r2
 800206a:	e580      	b.n	8001b6e <__aeabi_ddiv+0xae>
 800206c:	9800      	ldr	r0, [sp, #0]
 800206e:	3d02      	subs	r5, #2
 8002070:	0042      	lsls	r2, r0, #1
 8002072:	4282      	cmp	r2, r0
 8002074:	41bf      	sbcs	r7, r7
 8002076:	427f      	negs	r7, r7
 8002078:	193c      	adds	r4, r7, r4
 800207a:	1936      	adds	r6, r6, r4
 800207c:	9200      	str	r2, [sp, #0]
 800207e:	e7dd      	b.n	800203c <__aeabi_ddiv+0x57c>
 8002080:	2480      	movs	r4, #128	; 0x80
 8002082:	4643      	mov	r3, r8
 8002084:	0324      	lsls	r4, r4, #12
 8002086:	431c      	orrs	r4, r3
 8002088:	0324      	lsls	r4, r4, #12
 800208a:	4b04      	ldr	r3, [pc, #16]	; (800209c <__aeabi_ddiv+0x5dc>)
 800208c:	0b24      	lsrs	r4, r4, #12
 800208e:	e56e      	b.n	8001b6e <__aeabi_ddiv+0xae>
 8002090:	9a00      	ldr	r2, [sp, #0]
 8002092:	429a      	cmp	r2, r3
 8002094:	d3ea      	bcc.n	800206c <__aeabi_ddiv+0x5ac>
 8002096:	0005      	movs	r5, r0
 8002098:	e7d3      	b.n	8002042 <__aeabi_ddiv+0x582>
 800209a:	46c0      	nop			; (mov r8, r8)
 800209c:	000007ff 	.word	0x000007ff
 80020a0:	0000043e 	.word	0x0000043e
 80020a4:	0000041e 	.word	0x0000041e
 80020a8:	000003ff 	.word	0x000003ff

080020ac <__eqdf2>:
 80020ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ae:	464e      	mov	r6, r9
 80020b0:	4645      	mov	r5, r8
 80020b2:	46de      	mov	lr, fp
 80020b4:	4657      	mov	r7, sl
 80020b6:	4690      	mov	r8, r2
 80020b8:	b5e0      	push	{r5, r6, r7, lr}
 80020ba:	0017      	movs	r7, r2
 80020bc:	031a      	lsls	r2, r3, #12
 80020be:	0b12      	lsrs	r2, r2, #12
 80020c0:	0005      	movs	r5, r0
 80020c2:	4684      	mov	ip, r0
 80020c4:	4819      	ldr	r0, [pc, #100]	; (800212c <__eqdf2+0x80>)
 80020c6:	030e      	lsls	r6, r1, #12
 80020c8:	004c      	lsls	r4, r1, #1
 80020ca:	4691      	mov	r9, r2
 80020cc:	005a      	lsls	r2, r3, #1
 80020ce:	0fdb      	lsrs	r3, r3, #31
 80020d0:	469b      	mov	fp, r3
 80020d2:	0b36      	lsrs	r6, r6, #12
 80020d4:	0d64      	lsrs	r4, r4, #21
 80020d6:	0fc9      	lsrs	r1, r1, #31
 80020d8:	0d52      	lsrs	r2, r2, #21
 80020da:	4284      	cmp	r4, r0
 80020dc:	d019      	beq.n	8002112 <__eqdf2+0x66>
 80020de:	4282      	cmp	r2, r0
 80020e0:	d010      	beq.n	8002104 <__eqdf2+0x58>
 80020e2:	2001      	movs	r0, #1
 80020e4:	4294      	cmp	r4, r2
 80020e6:	d10e      	bne.n	8002106 <__eqdf2+0x5a>
 80020e8:	454e      	cmp	r6, r9
 80020ea:	d10c      	bne.n	8002106 <__eqdf2+0x5a>
 80020ec:	2001      	movs	r0, #1
 80020ee:	45c4      	cmp	ip, r8
 80020f0:	d109      	bne.n	8002106 <__eqdf2+0x5a>
 80020f2:	4559      	cmp	r1, fp
 80020f4:	d017      	beq.n	8002126 <__eqdf2+0x7a>
 80020f6:	2c00      	cmp	r4, #0
 80020f8:	d105      	bne.n	8002106 <__eqdf2+0x5a>
 80020fa:	0030      	movs	r0, r6
 80020fc:	4328      	orrs	r0, r5
 80020fe:	1e43      	subs	r3, r0, #1
 8002100:	4198      	sbcs	r0, r3
 8002102:	e000      	b.n	8002106 <__eqdf2+0x5a>
 8002104:	2001      	movs	r0, #1
 8002106:	bcf0      	pop	{r4, r5, r6, r7}
 8002108:	46bb      	mov	fp, r7
 800210a:	46b2      	mov	sl, r6
 800210c:	46a9      	mov	r9, r5
 800210e:	46a0      	mov	r8, r4
 8002110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002112:	0033      	movs	r3, r6
 8002114:	2001      	movs	r0, #1
 8002116:	432b      	orrs	r3, r5
 8002118:	d1f5      	bne.n	8002106 <__eqdf2+0x5a>
 800211a:	42a2      	cmp	r2, r4
 800211c:	d1f3      	bne.n	8002106 <__eqdf2+0x5a>
 800211e:	464b      	mov	r3, r9
 8002120:	433b      	orrs	r3, r7
 8002122:	d1f0      	bne.n	8002106 <__eqdf2+0x5a>
 8002124:	e7e2      	b.n	80020ec <__eqdf2+0x40>
 8002126:	2000      	movs	r0, #0
 8002128:	e7ed      	b.n	8002106 <__eqdf2+0x5a>
 800212a:	46c0      	nop			; (mov r8, r8)
 800212c:	000007ff 	.word	0x000007ff

08002130 <__gedf2>:
 8002130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002132:	4647      	mov	r7, r8
 8002134:	46ce      	mov	lr, r9
 8002136:	0004      	movs	r4, r0
 8002138:	0018      	movs	r0, r3
 800213a:	0016      	movs	r6, r2
 800213c:	031b      	lsls	r3, r3, #12
 800213e:	0b1b      	lsrs	r3, r3, #12
 8002140:	4d2d      	ldr	r5, [pc, #180]	; (80021f8 <__gedf2+0xc8>)
 8002142:	004a      	lsls	r2, r1, #1
 8002144:	4699      	mov	r9, r3
 8002146:	b580      	push	{r7, lr}
 8002148:	0043      	lsls	r3, r0, #1
 800214a:	030f      	lsls	r7, r1, #12
 800214c:	46a4      	mov	ip, r4
 800214e:	46b0      	mov	r8, r6
 8002150:	0b3f      	lsrs	r7, r7, #12
 8002152:	0d52      	lsrs	r2, r2, #21
 8002154:	0fc9      	lsrs	r1, r1, #31
 8002156:	0d5b      	lsrs	r3, r3, #21
 8002158:	0fc0      	lsrs	r0, r0, #31
 800215a:	42aa      	cmp	r2, r5
 800215c:	d021      	beq.n	80021a2 <__gedf2+0x72>
 800215e:	42ab      	cmp	r3, r5
 8002160:	d013      	beq.n	800218a <__gedf2+0x5a>
 8002162:	2a00      	cmp	r2, #0
 8002164:	d122      	bne.n	80021ac <__gedf2+0x7c>
 8002166:	433c      	orrs	r4, r7
 8002168:	2b00      	cmp	r3, #0
 800216a:	d102      	bne.n	8002172 <__gedf2+0x42>
 800216c:	464d      	mov	r5, r9
 800216e:	432e      	orrs	r6, r5
 8002170:	d022      	beq.n	80021b8 <__gedf2+0x88>
 8002172:	2c00      	cmp	r4, #0
 8002174:	d010      	beq.n	8002198 <__gedf2+0x68>
 8002176:	4281      	cmp	r1, r0
 8002178:	d022      	beq.n	80021c0 <__gedf2+0x90>
 800217a:	2002      	movs	r0, #2
 800217c:	3901      	subs	r1, #1
 800217e:	4008      	ands	r0, r1
 8002180:	3801      	subs	r0, #1
 8002182:	bcc0      	pop	{r6, r7}
 8002184:	46b9      	mov	r9, r7
 8002186:	46b0      	mov	r8, r6
 8002188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800218a:	464d      	mov	r5, r9
 800218c:	432e      	orrs	r6, r5
 800218e:	d129      	bne.n	80021e4 <__gedf2+0xb4>
 8002190:	2a00      	cmp	r2, #0
 8002192:	d1f0      	bne.n	8002176 <__gedf2+0x46>
 8002194:	433c      	orrs	r4, r7
 8002196:	d1ee      	bne.n	8002176 <__gedf2+0x46>
 8002198:	2800      	cmp	r0, #0
 800219a:	d1f2      	bne.n	8002182 <__gedf2+0x52>
 800219c:	2001      	movs	r0, #1
 800219e:	4240      	negs	r0, r0
 80021a0:	e7ef      	b.n	8002182 <__gedf2+0x52>
 80021a2:	003d      	movs	r5, r7
 80021a4:	4325      	orrs	r5, r4
 80021a6:	d11d      	bne.n	80021e4 <__gedf2+0xb4>
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d0ee      	beq.n	800218a <__gedf2+0x5a>
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d1e2      	bne.n	8002176 <__gedf2+0x46>
 80021b0:	464c      	mov	r4, r9
 80021b2:	4326      	orrs	r6, r4
 80021b4:	d1df      	bne.n	8002176 <__gedf2+0x46>
 80021b6:	e7e0      	b.n	800217a <__gedf2+0x4a>
 80021b8:	2000      	movs	r0, #0
 80021ba:	2c00      	cmp	r4, #0
 80021bc:	d0e1      	beq.n	8002182 <__gedf2+0x52>
 80021be:	e7dc      	b.n	800217a <__gedf2+0x4a>
 80021c0:	429a      	cmp	r2, r3
 80021c2:	dc0a      	bgt.n	80021da <__gedf2+0xaa>
 80021c4:	dbe8      	blt.n	8002198 <__gedf2+0x68>
 80021c6:	454f      	cmp	r7, r9
 80021c8:	d8d7      	bhi.n	800217a <__gedf2+0x4a>
 80021ca:	d00e      	beq.n	80021ea <__gedf2+0xba>
 80021cc:	2000      	movs	r0, #0
 80021ce:	454f      	cmp	r7, r9
 80021d0:	d2d7      	bcs.n	8002182 <__gedf2+0x52>
 80021d2:	2900      	cmp	r1, #0
 80021d4:	d0e2      	beq.n	800219c <__gedf2+0x6c>
 80021d6:	0008      	movs	r0, r1
 80021d8:	e7d3      	b.n	8002182 <__gedf2+0x52>
 80021da:	4243      	negs	r3, r0
 80021dc:	4158      	adcs	r0, r3
 80021de:	0040      	lsls	r0, r0, #1
 80021e0:	3801      	subs	r0, #1
 80021e2:	e7ce      	b.n	8002182 <__gedf2+0x52>
 80021e4:	2002      	movs	r0, #2
 80021e6:	4240      	negs	r0, r0
 80021e8:	e7cb      	b.n	8002182 <__gedf2+0x52>
 80021ea:	45c4      	cmp	ip, r8
 80021ec:	d8c5      	bhi.n	800217a <__gedf2+0x4a>
 80021ee:	2000      	movs	r0, #0
 80021f0:	45c4      	cmp	ip, r8
 80021f2:	d2c6      	bcs.n	8002182 <__gedf2+0x52>
 80021f4:	e7ed      	b.n	80021d2 <__gedf2+0xa2>
 80021f6:	46c0      	nop			; (mov r8, r8)
 80021f8:	000007ff 	.word	0x000007ff

080021fc <__ledf2>:
 80021fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021fe:	4647      	mov	r7, r8
 8002200:	46ce      	mov	lr, r9
 8002202:	0004      	movs	r4, r0
 8002204:	0018      	movs	r0, r3
 8002206:	0016      	movs	r6, r2
 8002208:	031b      	lsls	r3, r3, #12
 800220a:	0b1b      	lsrs	r3, r3, #12
 800220c:	4d2c      	ldr	r5, [pc, #176]	; (80022c0 <__ledf2+0xc4>)
 800220e:	004a      	lsls	r2, r1, #1
 8002210:	4699      	mov	r9, r3
 8002212:	b580      	push	{r7, lr}
 8002214:	0043      	lsls	r3, r0, #1
 8002216:	030f      	lsls	r7, r1, #12
 8002218:	46a4      	mov	ip, r4
 800221a:	46b0      	mov	r8, r6
 800221c:	0b3f      	lsrs	r7, r7, #12
 800221e:	0d52      	lsrs	r2, r2, #21
 8002220:	0fc9      	lsrs	r1, r1, #31
 8002222:	0d5b      	lsrs	r3, r3, #21
 8002224:	0fc0      	lsrs	r0, r0, #31
 8002226:	42aa      	cmp	r2, r5
 8002228:	d00d      	beq.n	8002246 <__ledf2+0x4a>
 800222a:	42ab      	cmp	r3, r5
 800222c:	d010      	beq.n	8002250 <__ledf2+0x54>
 800222e:	2a00      	cmp	r2, #0
 8002230:	d127      	bne.n	8002282 <__ledf2+0x86>
 8002232:	433c      	orrs	r4, r7
 8002234:	2b00      	cmp	r3, #0
 8002236:	d111      	bne.n	800225c <__ledf2+0x60>
 8002238:	464d      	mov	r5, r9
 800223a:	432e      	orrs	r6, r5
 800223c:	d10e      	bne.n	800225c <__ledf2+0x60>
 800223e:	2000      	movs	r0, #0
 8002240:	2c00      	cmp	r4, #0
 8002242:	d015      	beq.n	8002270 <__ledf2+0x74>
 8002244:	e00e      	b.n	8002264 <__ledf2+0x68>
 8002246:	003d      	movs	r5, r7
 8002248:	4325      	orrs	r5, r4
 800224a:	d110      	bne.n	800226e <__ledf2+0x72>
 800224c:	4293      	cmp	r3, r2
 800224e:	d118      	bne.n	8002282 <__ledf2+0x86>
 8002250:	464d      	mov	r5, r9
 8002252:	432e      	orrs	r6, r5
 8002254:	d10b      	bne.n	800226e <__ledf2+0x72>
 8002256:	2a00      	cmp	r2, #0
 8002258:	d102      	bne.n	8002260 <__ledf2+0x64>
 800225a:	433c      	orrs	r4, r7
 800225c:	2c00      	cmp	r4, #0
 800225e:	d00b      	beq.n	8002278 <__ledf2+0x7c>
 8002260:	4281      	cmp	r1, r0
 8002262:	d014      	beq.n	800228e <__ledf2+0x92>
 8002264:	2002      	movs	r0, #2
 8002266:	3901      	subs	r1, #1
 8002268:	4008      	ands	r0, r1
 800226a:	3801      	subs	r0, #1
 800226c:	e000      	b.n	8002270 <__ledf2+0x74>
 800226e:	2002      	movs	r0, #2
 8002270:	bcc0      	pop	{r6, r7}
 8002272:	46b9      	mov	r9, r7
 8002274:	46b0      	mov	r8, r6
 8002276:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002278:	2800      	cmp	r0, #0
 800227a:	d1f9      	bne.n	8002270 <__ledf2+0x74>
 800227c:	2001      	movs	r0, #1
 800227e:	4240      	negs	r0, r0
 8002280:	e7f6      	b.n	8002270 <__ledf2+0x74>
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1ec      	bne.n	8002260 <__ledf2+0x64>
 8002286:	464c      	mov	r4, r9
 8002288:	4326      	orrs	r6, r4
 800228a:	d1e9      	bne.n	8002260 <__ledf2+0x64>
 800228c:	e7ea      	b.n	8002264 <__ledf2+0x68>
 800228e:	429a      	cmp	r2, r3
 8002290:	dd04      	ble.n	800229c <__ledf2+0xa0>
 8002292:	4243      	negs	r3, r0
 8002294:	4158      	adcs	r0, r3
 8002296:	0040      	lsls	r0, r0, #1
 8002298:	3801      	subs	r0, #1
 800229a:	e7e9      	b.n	8002270 <__ledf2+0x74>
 800229c:	429a      	cmp	r2, r3
 800229e:	dbeb      	blt.n	8002278 <__ledf2+0x7c>
 80022a0:	454f      	cmp	r7, r9
 80022a2:	d8df      	bhi.n	8002264 <__ledf2+0x68>
 80022a4:	d006      	beq.n	80022b4 <__ledf2+0xb8>
 80022a6:	2000      	movs	r0, #0
 80022a8:	454f      	cmp	r7, r9
 80022aa:	d2e1      	bcs.n	8002270 <__ledf2+0x74>
 80022ac:	2900      	cmp	r1, #0
 80022ae:	d0e5      	beq.n	800227c <__ledf2+0x80>
 80022b0:	0008      	movs	r0, r1
 80022b2:	e7dd      	b.n	8002270 <__ledf2+0x74>
 80022b4:	45c4      	cmp	ip, r8
 80022b6:	d8d5      	bhi.n	8002264 <__ledf2+0x68>
 80022b8:	2000      	movs	r0, #0
 80022ba:	45c4      	cmp	ip, r8
 80022bc:	d2d8      	bcs.n	8002270 <__ledf2+0x74>
 80022be:	e7f5      	b.n	80022ac <__ledf2+0xb0>
 80022c0:	000007ff 	.word	0x000007ff

080022c4 <__aeabi_dmul>:
 80022c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022c6:	4657      	mov	r7, sl
 80022c8:	464e      	mov	r6, r9
 80022ca:	4645      	mov	r5, r8
 80022cc:	46de      	mov	lr, fp
 80022ce:	b5e0      	push	{r5, r6, r7, lr}
 80022d0:	4698      	mov	r8, r3
 80022d2:	030c      	lsls	r4, r1, #12
 80022d4:	004b      	lsls	r3, r1, #1
 80022d6:	0006      	movs	r6, r0
 80022d8:	4692      	mov	sl, r2
 80022da:	b087      	sub	sp, #28
 80022dc:	0b24      	lsrs	r4, r4, #12
 80022de:	0d5b      	lsrs	r3, r3, #21
 80022e0:	0fcf      	lsrs	r7, r1, #31
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d100      	bne.n	80022e8 <__aeabi_dmul+0x24>
 80022e6:	e15c      	b.n	80025a2 <__aeabi_dmul+0x2de>
 80022e8:	4ad9      	ldr	r2, [pc, #868]	; (8002650 <__aeabi_dmul+0x38c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d100      	bne.n	80022f0 <__aeabi_dmul+0x2c>
 80022ee:	e175      	b.n	80025dc <__aeabi_dmul+0x318>
 80022f0:	0f42      	lsrs	r2, r0, #29
 80022f2:	00e4      	lsls	r4, r4, #3
 80022f4:	4314      	orrs	r4, r2
 80022f6:	2280      	movs	r2, #128	; 0x80
 80022f8:	0412      	lsls	r2, r2, #16
 80022fa:	4314      	orrs	r4, r2
 80022fc:	4ad5      	ldr	r2, [pc, #852]	; (8002654 <__aeabi_dmul+0x390>)
 80022fe:	00c5      	lsls	r5, r0, #3
 8002300:	4694      	mov	ip, r2
 8002302:	4463      	add	r3, ip
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	2300      	movs	r3, #0
 8002308:	4699      	mov	r9, r3
 800230a:	469b      	mov	fp, r3
 800230c:	4643      	mov	r3, r8
 800230e:	4642      	mov	r2, r8
 8002310:	031e      	lsls	r6, r3, #12
 8002312:	0fd2      	lsrs	r2, r2, #31
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	4650      	mov	r0, sl
 8002318:	4690      	mov	r8, r2
 800231a:	0b36      	lsrs	r6, r6, #12
 800231c:	0d5b      	lsrs	r3, r3, #21
 800231e:	d100      	bne.n	8002322 <__aeabi_dmul+0x5e>
 8002320:	e120      	b.n	8002564 <__aeabi_dmul+0x2a0>
 8002322:	4acb      	ldr	r2, [pc, #812]	; (8002650 <__aeabi_dmul+0x38c>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d100      	bne.n	800232a <__aeabi_dmul+0x66>
 8002328:	e162      	b.n	80025f0 <__aeabi_dmul+0x32c>
 800232a:	49ca      	ldr	r1, [pc, #808]	; (8002654 <__aeabi_dmul+0x390>)
 800232c:	0f42      	lsrs	r2, r0, #29
 800232e:	468c      	mov	ip, r1
 8002330:	9900      	ldr	r1, [sp, #0]
 8002332:	4463      	add	r3, ip
 8002334:	00f6      	lsls	r6, r6, #3
 8002336:	468c      	mov	ip, r1
 8002338:	4316      	orrs	r6, r2
 800233a:	2280      	movs	r2, #128	; 0x80
 800233c:	449c      	add	ip, r3
 800233e:	0412      	lsls	r2, r2, #16
 8002340:	4663      	mov	r3, ip
 8002342:	4316      	orrs	r6, r2
 8002344:	00c2      	lsls	r2, r0, #3
 8002346:	2000      	movs	r0, #0
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	9900      	ldr	r1, [sp, #0]
 800234c:	4643      	mov	r3, r8
 800234e:	3101      	adds	r1, #1
 8002350:	468c      	mov	ip, r1
 8002352:	4649      	mov	r1, r9
 8002354:	407b      	eors	r3, r7
 8002356:	9301      	str	r3, [sp, #4]
 8002358:	290f      	cmp	r1, #15
 800235a:	d826      	bhi.n	80023aa <__aeabi_dmul+0xe6>
 800235c:	4bbe      	ldr	r3, [pc, #760]	; (8002658 <__aeabi_dmul+0x394>)
 800235e:	0089      	lsls	r1, r1, #2
 8002360:	5859      	ldr	r1, [r3, r1]
 8002362:	468f      	mov	pc, r1
 8002364:	4643      	mov	r3, r8
 8002366:	9301      	str	r3, [sp, #4]
 8002368:	0034      	movs	r4, r6
 800236a:	0015      	movs	r5, r2
 800236c:	4683      	mov	fp, r0
 800236e:	465b      	mov	r3, fp
 8002370:	2b02      	cmp	r3, #2
 8002372:	d016      	beq.n	80023a2 <__aeabi_dmul+0xde>
 8002374:	2b03      	cmp	r3, #3
 8002376:	d100      	bne.n	800237a <__aeabi_dmul+0xb6>
 8002378:	e203      	b.n	8002782 <__aeabi_dmul+0x4be>
 800237a:	2b01      	cmp	r3, #1
 800237c:	d000      	beq.n	8002380 <__aeabi_dmul+0xbc>
 800237e:	e0cd      	b.n	800251c <__aeabi_dmul+0x258>
 8002380:	2200      	movs	r2, #0
 8002382:	2400      	movs	r4, #0
 8002384:	2500      	movs	r5, #0
 8002386:	9b01      	ldr	r3, [sp, #4]
 8002388:	0512      	lsls	r2, r2, #20
 800238a:	4322      	orrs	r2, r4
 800238c:	07db      	lsls	r3, r3, #31
 800238e:	431a      	orrs	r2, r3
 8002390:	0028      	movs	r0, r5
 8002392:	0011      	movs	r1, r2
 8002394:	b007      	add	sp, #28
 8002396:	bcf0      	pop	{r4, r5, r6, r7}
 8002398:	46bb      	mov	fp, r7
 800239a:	46b2      	mov	sl, r6
 800239c:	46a9      	mov	r9, r5
 800239e:	46a0      	mov	r8, r4
 80023a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023a2:	2400      	movs	r4, #0
 80023a4:	2500      	movs	r5, #0
 80023a6:	4aaa      	ldr	r2, [pc, #680]	; (8002650 <__aeabi_dmul+0x38c>)
 80023a8:	e7ed      	b.n	8002386 <__aeabi_dmul+0xc2>
 80023aa:	0c28      	lsrs	r0, r5, #16
 80023ac:	042d      	lsls	r5, r5, #16
 80023ae:	0c2d      	lsrs	r5, r5, #16
 80023b0:	002b      	movs	r3, r5
 80023b2:	0c11      	lsrs	r1, r2, #16
 80023b4:	0412      	lsls	r2, r2, #16
 80023b6:	0c12      	lsrs	r2, r2, #16
 80023b8:	4353      	muls	r3, r2
 80023ba:	4698      	mov	r8, r3
 80023bc:	0013      	movs	r3, r2
 80023be:	002f      	movs	r7, r5
 80023c0:	4343      	muls	r3, r0
 80023c2:	4699      	mov	r9, r3
 80023c4:	434f      	muls	r7, r1
 80023c6:	444f      	add	r7, r9
 80023c8:	46bb      	mov	fp, r7
 80023ca:	4647      	mov	r7, r8
 80023cc:	000b      	movs	r3, r1
 80023ce:	0c3f      	lsrs	r7, r7, #16
 80023d0:	46ba      	mov	sl, r7
 80023d2:	4343      	muls	r3, r0
 80023d4:	44da      	add	sl, fp
 80023d6:	9302      	str	r3, [sp, #8]
 80023d8:	45d1      	cmp	r9, sl
 80023da:	d904      	bls.n	80023e6 <__aeabi_dmul+0x122>
 80023dc:	2780      	movs	r7, #128	; 0x80
 80023de:	027f      	lsls	r7, r7, #9
 80023e0:	46b9      	mov	r9, r7
 80023e2:	444b      	add	r3, r9
 80023e4:	9302      	str	r3, [sp, #8]
 80023e6:	4653      	mov	r3, sl
 80023e8:	0c1b      	lsrs	r3, r3, #16
 80023ea:	469b      	mov	fp, r3
 80023ec:	4653      	mov	r3, sl
 80023ee:	041f      	lsls	r7, r3, #16
 80023f0:	4643      	mov	r3, r8
 80023f2:	041b      	lsls	r3, r3, #16
 80023f4:	0c1b      	lsrs	r3, r3, #16
 80023f6:	4698      	mov	r8, r3
 80023f8:	003b      	movs	r3, r7
 80023fa:	4443      	add	r3, r8
 80023fc:	9304      	str	r3, [sp, #16]
 80023fe:	0c33      	lsrs	r3, r6, #16
 8002400:	0436      	lsls	r6, r6, #16
 8002402:	0c36      	lsrs	r6, r6, #16
 8002404:	4698      	mov	r8, r3
 8002406:	0033      	movs	r3, r6
 8002408:	4343      	muls	r3, r0
 800240a:	4699      	mov	r9, r3
 800240c:	4643      	mov	r3, r8
 800240e:	4343      	muls	r3, r0
 8002410:	002f      	movs	r7, r5
 8002412:	469a      	mov	sl, r3
 8002414:	4643      	mov	r3, r8
 8002416:	4377      	muls	r7, r6
 8002418:	435d      	muls	r5, r3
 800241a:	0c38      	lsrs	r0, r7, #16
 800241c:	444d      	add	r5, r9
 800241e:	1945      	adds	r5, r0, r5
 8002420:	45a9      	cmp	r9, r5
 8002422:	d903      	bls.n	800242c <__aeabi_dmul+0x168>
 8002424:	2380      	movs	r3, #128	; 0x80
 8002426:	025b      	lsls	r3, r3, #9
 8002428:	4699      	mov	r9, r3
 800242a:	44ca      	add	sl, r9
 800242c:	043f      	lsls	r7, r7, #16
 800242e:	0c28      	lsrs	r0, r5, #16
 8002430:	0c3f      	lsrs	r7, r7, #16
 8002432:	042d      	lsls	r5, r5, #16
 8002434:	19ed      	adds	r5, r5, r7
 8002436:	0c27      	lsrs	r7, r4, #16
 8002438:	0424      	lsls	r4, r4, #16
 800243a:	0c24      	lsrs	r4, r4, #16
 800243c:	0003      	movs	r3, r0
 800243e:	0020      	movs	r0, r4
 8002440:	4350      	muls	r0, r2
 8002442:	437a      	muls	r2, r7
 8002444:	4691      	mov	r9, r2
 8002446:	003a      	movs	r2, r7
 8002448:	4453      	add	r3, sl
 800244a:	9305      	str	r3, [sp, #20]
 800244c:	0c03      	lsrs	r3, r0, #16
 800244e:	469a      	mov	sl, r3
 8002450:	434a      	muls	r2, r1
 8002452:	4361      	muls	r1, r4
 8002454:	4449      	add	r1, r9
 8002456:	4451      	add	r1, sl
 8002458:	44ab      	add	fp, r5
 800245a:	4589      	cmp	r9, r1
 800245c:	d903      	bls.n	8002466 <__aeabi_dmul+0x1a2>
 800245e:	2380      	movs	r3, #128	; 0x80
 8002460:	025b      	lsls	r3, r3, #9
 8002462:	4699      	mov	r9, r3
 8002464:	444a      	add	r2, r9
 8002466:	0400      	lsls	r0, r0, #16
 8002468:	0c0b      	lsrs	r3, r1, #16
 800246a:	0c00      	lsrs	r0, r0, #16
 800246c:	0409      	lsls	r1, r1, #16
 800246e:	1809      	adds	r1, r1, r0
 8002470:	0020      	movs	r0, r4
 8002472:	4699      	mov	r9, r3
 8002474:	4643      	mov	r3, r8
 8002476:	4370      	muls	r0, r6
 8002478:	435c      	muls	r4, r3
 800247a:	437e      	muls	r6, r7
 800247c:	435f      	muls	r7, r3
 800247e:	0c03      	lsrs	r3, r0, #16
 8002480:	4698      	mov	r8, r3
 8002482:	19a4      	adds	r4, r4, r6
 8002484:	4444      	add	r4, r8
 8002486:	444a      	add	r2, r9
 8002488:	9703      	str	r7, [sp, #12]
 800248a:	42a6      	cmp	r6, r4
 800248c:	d904      	bls.n	8002498 <__aeabi_dmul+0x1d4>
 800248e:	2380      	movs	r3, #128	; 0x80
 8002490:	025b      	lsls	r3, r3, #9
 8002492:	4698      	mov	r8, r3
 8002494:	4447      	add	r7, r8
 8002496:	9703      	str	r7, [sp, #12]
 8002498:	0423      	lsls	r3, r4, #16
 800249a:	9e02      	ldr	r6, [sp, #8]
 800249c:	469a      	mov	sl, r3
 800249e:	9b05      	ldr	r3, [sp, #20]
 80024a0:	445e      	add	r6, fp
 80024a2:	4698      	mov	r8, r3
 80024a4:	42ae      	cmp	r6, r5
 80024a6:	41ad      	sbcs	r5, r5
 80024a8:	1876      	adds	r6, r6, r1
 80024aa:	428e      	cmp	r6, r1
 80024ac:	4189      	sbcs	r1, r1
 80024ae:	0400      	lsls	r0, r0, #16
 80024b0:	0c00      	lsrs	r0, r0, #16
 80024b2:	4450      	add	r0, sl
 80024b4:	4440      	add	r0, r8
 80024b6:	426d      	negs	r5, r5
 80024b8:	1947      	adds	r7, r0, r5
 80024ba:	46b8      	mov	r8, r7
 80024bc:	4693      	mov	fp, r2
 80024be:	4249      	negs	r1, r1
 80024c0:	4689      	mov	r9, r1
 80024c2:	44c3      	add	fp, r8
 80024c4:	44d9      	add	r9, fp
 80024c6:	4298      	cmp	r0, r3
 80024c8:	4180      	sbcs	r0, r0
 80024ca:	45a8      	cmp	r8, r5
 80024cc:	41ad      	sbcs	r5, r5
 80024ce:	4593      	cmp	fp, r2
 80024d0:	4192      	sbcs	r2, r2
 80024d2:	4589      	cmp	r9, r1
 80024d4:	4189      	sbcs	r1, r1
 80024d6:	426d      	negs	r5, r5
 80024d8:	4240      	negs	r0, r0
 80024da:	4328      	orrs	r0, r5
 80024dc:	0c24      	lsrs	r4, r4, #16
 80024de:	4252      	negs	r2, r2
 80024e0:	4249      	negs	r1, r1
 80024e2:	430a      	orrs	r2, r1
 80024e4:	9b03      	ldr	r3, [sp, #12]
 80024e6:	1900      	adds	r0, r0, r4
 80024e8:	1880      	adds	r0, r0, r2
 80024ea:	18c7      	adds	r7, r0, r3
 80024ec:	464b      	mov	r3, r9
 80024ee:	0ddc      	lsrs	r4, r3, #23
 80024f0:	9b04      	ldr	r3, [sp, #16]
 80024f2:	0275      	lsls	r5, r6, #9
 80024f4:	431d      	orrs	r5, r3
 80024f6:	1e6a      	subs	r2, r5, #1
 80024f8:	4195      	sbcs	r5, r2
 80024fa:	464b      	mov	r3, r9
 80024fc:	0df6      	lsrs	r6, r6, #23
 80024fe:	027f      	lsls	r7, r7, #9
 8002500:	4335      	orrs	r5, r6
 8002502:	025a      	lsls	r2, r3, #9
 8002504:	433c      	orrs	r4, r7
 8002506:	4315      	orrs	r5, r2
 8002508:	01fb      	lsls	r3, r7, #7
 800250a:	d400      	bmi.n	800250e <__aeabi_dmul+0x24a>
 800250c:	e11c      	b.n	8002748 <__aeabi_dmul+0x484>
 800250e:	2101      	movs	r1, #1
 8002510:	086a      	lsrs	r2, r5, #1
 8002512:	400d      	ands	r5, r1
 8002514:	4315      	orrs	r5, r2
 8002516:	07e2      	lsls	r2, r4, #31
 8002518:	4315      	orrs	r5, r2
 800251a:	0864      	lsrs	r4, r4, #1
 800251c:	494f      	ldr	r1, [pc, #316]	; (800265c <__aeabi_dmul+0x398>)
 800251e:	4461      	add	r1, ip
 8002520:	2900      	cmp	r1, #0
 8002522:	dc00      	bgt.n	8002526 <__aeabi_dmul+0x262>
 8002524:	e0b0      	b.n	8002688 <__aeabi_dmul+0x3c4>
 8002526:	076b      	lsls	r3, r5, #29
 8002528:	d009      	beq.n	800253e <__aeabi_dmul+0x27a>
 800252a:	220f      	movs	r2, #15
 800252c:	402a      	ands	r2, r5
 800252e:	2a04      	cmp	r2, #4
 8002530:	d005      	beq.n	800253e <__aeabi_dmul+0x27a>
 8002532:	1d2a      	adds	r2, r5, #4
 8002534:	42aa      	cmp	r2, r5
 8002536:	41ad      	sbcs	r5, r5
 8002538:	426d      	negs	r5, r5
 800253a:	1964      	adds	r4, r4, r5
 800253c:	0015      	movs	r5, r2
 800253e:	01e3      	lsls	r3, r4, #7
 8002540:	d504      	bpl.n	800254c <__aeabi_dmul+0x288>
 8002542:	2180      	movs	r1, #128	; 0x80
 8002544:	4a46      	ldr	r2, [pc, #280]	; (8002660 <__aeabi_dmul+0x39c>)
 8002546:	00c9      	lsls	r1, r1, #3
 8002548:	4014      	ands	r4, r2
 800254a:	4461      	add	r1, ip
 800254c:	4a45      	ldr	r2, [pc, #276]	; (8002664 <__aeabi_dmul+0x3a0>)
 800254e:	4291      	cmp	r1, r2
 8002550:	dd00      	ble.n	8002554 <__aeabi_dmul+0x290>
 8002552:	e726      	b.n	80023a2 <__aeabi_dmul+0xde>
 8002554:	0762      	lsls	r2, r4, #29
 8002556:	08ed      	lsrs	r5, r5, #3
 8002558:	0264      	lsls	r4, r4, #9
 800255a:	0549      	lsls	r1, r1, #21
 800255c:	4315      	orrs	r5, r2
 800255e:	0b24      	lsrs	r4, r4, #12
 8002560:	0d4a      	lsrs	r2, r1, #21
 8002562:	e710      	b.n	8002386 <__aeabi_dmul+0xc2>
 8002564:	4652      	mov	r2, sl
 8002566:	4332      	orrs	r2, r6
 8002568:	d100      	bne.n	800256c <__aeabi_dmul+0x2a8>
 800256a:	e07f      	b.n	800266c <__aeabi_dmul+0x3a8>
 800256c:	2e00      	cmp	r6, #0
 800256e:	d100      	bne.n	8002572 <__aeabi_dmul+0x2ae>
 8002570:	e0dc      	b.n	800272c <__aeabi_dmul+0x468>
 8002572:	0030      	movs	r0, r6
 8002574:	f000 fe1e 	bl	80031b4 <__clzsi2>
 8002578:	0002      	movs	r2, r0
 800257a:	3a0b      	subs	r2, #11
 800257c:	231d      	movs	r3, #29
 800257e:	0001      	movs	r1, r0
 8002580:	1a9b      	subs	r3, r3, r2
 8002582:	4652      	mov	r2, sl
 8002584:	3908      	subs	r1, #8
 8002586:	40da      	lsrs	r2, r3
 8002588:	408e      	lsls	r6, r1
 800258a:	4316      	orrs	r6, r2
 800258c:	4652      	mov	r2, sl
 800258e:	408a      	lsls	r2, r1
 8002590:	9b00      	ldr	r3, [sp, #0]
 8002592:	4935      	ldr	r1, [pc, #212]	; (8002668 <__aeabi_dmul+0x3a4>)
 8002594:	1a18      	subs	r0, r3, r0
 8002596:	0003      	movs	r3, r0
 8002598:	468c      	mov	ip, r1
 800259a:	4463      	add	r3, ip
 800259c:	2000      	movs	r0, #0
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	e6d3      	b.n	800234a <__aeabi_dmul+0x86>
 80025a2:	0025      	movs	r5, r4
 80025a4:	4305      	orrs	r5, r0
 80025a6:	d04a      	beq.n	800263e <__aeabi_dmul+0x37a>
 80025a8:	2c00      	cmp	r4, #0
 80025aa:	d100      	bne.n	80025ae <__aeabi_dmul+0x2ea>
 80025ac:	e0b0      	b.n	8002710 <__aeabi_dmul+0x44c>
 80025ae:	0020      	movs	r0, r4
 80025b0:	f000 fe00 	bl	80031b4 <__clzsi2>
 80025b4:	0001      	movs	r1, r0
 80025b6:	0002      	movs	r2, r0
 80025b8:	390b      	subs	r1, #11
 80025ba:	231d      	movs	r3, #29
 80025bc:	0010      	movs	r0, r2
 80025be:	1a5b      	subs	r3, r3, r1
 80025c0:	0031      	movs	r1, r6
 80025c2:	0035      	movs	r5, r6
 80025c4:	3808      	subs	r0, #8
 80025c6:	4084      	lsls	r4, r0
 80025c8:	40d9      	lsrs	r1, r3
 80025ca:	4085      	lsls	r5, r0
 80025cc:	430c      	orrs	r4, r1
 80025ce:	4826      	ldr	r0, [pc, #152]	; (8002668 <__aeabi_dmul+0x3a4>)
 80025d0:	1a83      	subs	r3, r0, r2
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	2300      	movs	r3, #0
 80025d6:	4699      	mov	r9, r3
 80025d8:	469b      	mov	fp, r3
 80025da:	e697      	b.n	800230c <__aeabi_dmul+0x48>
 80025dc:	0005      	movs	r5, r0
 80025de:	4325      	orrs	r5, r4
 80025e0:	d126      	bne.n	8002630 <__aeabi_dmul+0x36c>
 80025e2:	2208      	movs	r2, #8
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	2302      	movs	r3, #2
 80025e8:	2400      	movs	r4, #0
 80025ea:	4691      	mov	r9, r2
 80025ec:	469b      	mov	fp, r3
 80025ee:	e68d      	b.n	800230c <__aeabi_dmul+0x48>
 80025f0:	4652      	mov	r2, sl
 80025f2:	9b00      	ldr	r3, [sp, #0]
 80025f4:	4332      	orrs	r2, r6
 80025f6:	d110      	bne.n	800261a <__aeabi_dmul+0x356>
 80025f8:	4915      	ldr	r1, [pc, #84]	; (8002650 <__aeabi_dmul+0x38c>)
 80025fa:	2600      	movs	r6, #0
 80025fc:	468c      	mov	ip, r1
 80025fe:	4463      	add	r3, ip
 8002600:	4649      	mov	r1, r9
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	2302      	movs	r3, #2
 8002606:	4319      	orrs	r1, r3
 8002608:	4689      	mov	r9, r1
 800260a:	2002      	movs	r0, #2
 800260c:	e69d      	b.n	800234a <__aeabi_dmul+0x86>
 800260e:	465b      	mov	r3, fp
 8002610:	9701      	str	r7, [sp, #4]
 8002612:	2b02      	cmp	r3, #2
 8002614:	d000      	beq.n	8002618 <__aeabi_dmul+0x354>
 8002616:	e6ad      	b.n	8002374 <__aeabi_dmul+0xb0>
 8002618:	e6c3      	b.n	80023a2 <__aeabi_dmul+0xde>
 800261a:	4a0d      	ldr	r2, [pc, #52]	; (8002650 <__aeabi_dmul+0x38c>)
 800261c:	2003      	movs	r0, #3
 800261e:	4694      	mov	ip, r2
 8002620:	4463      	add	r3, ip
 8002622:	464a      	mov	r2, r9
 8002624:	9300      	str	r3, [sp, #0]
 8002626:	2303      	movs	r3, #3
 8002628:	431a      	orrs	r2, r3
 800262a:	4691      	mov	r9, r2
 800262c:	4652      	mov	r2, sl
 800262e:	e68c      	b.n	800234a <__aeabi_dmul+0x86>
 8002630:	220c      	movs	r2, #12
 8002632:	9300      	str	r3, [sp, #0]
 8002634:	2303      	movs	r3, #3
 8002636:	0005      	movs	r5, r0
 8002638:	4691      	mov	r9, r2
 800263a:	469b      	mov	fp, r3
 800263c:	e666      	b.n	800230c <__aeabi_dmul+0x48>
 800263e:	2304      	movs	r3, #4
 8002640:	4699      	mov	r9, r3
 8002642:	2300      	movs	r3, #0
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	3301      	adds	r3, #1
 8002648:	2400      	movs	r4, #0
 800264a:	469b      	mov	fp, r3
 800264c:	e65e      	b.n	800230c <__aeabi_dmul+0x48>
 800264e:	46c0      	nop			; (mov r8, r8)
 8002650:	000007ff 	.word	0x000007ff
 8002654:	fffffc01 	.word	0xfffffc01
 8002658:	0800daf0 	.word	0x0800daf0
 800265c:	000003ff 	.word	0x000003ff
 8002660:	feffffff 	.word	0xfeffffff
 8002664:	000007fe 	.word	0x000007fe
 8002668:	fffffc0d 	.word	0xfffffc0d
 800266c:	4649      	mov	r1, r9
 800266e:	2301      	movs	r3, #1
 8002670:	4319      	orrs	r1, r3
 8002672:	4689      	mov	r9, r1
 8002674:	2600      	movs	r6, #0
 8002676:	2001      	movs	r0, #1
 8002678:	e667      	b.n	800234a <__aeabi_dmul+0x86>
 800267a:	2300      	movs	r3, #0
 800267c:	2480      	movs	r4, #128	; 0x80
 800267e:	2500      	movs	r5, #0
 8002680:	4a43      	ldr	r2, [pc, #268]	; (8002790 <__aeabi_dmul+0x4cc>)
 8002682:	9301      	str	r3, [sp, #4]
 8002684:	0324      	lsls	r4, r4, #12
 8002686:	e67e      	b.n	8002386 <__aeabi_dmul+0xc2>
 8002688:	2001      	movs	r0, #1
 800268a:	1a40      	subs	r0, r0, r1
 800268c:	2838      	cmp	r0, #56	; 0x38
 800268e:	dd00      	ble.n	8002692 <__aeabi_dmul+0x3ce>
 8002690:	e676      	b.n	8002380 <__aeabi_dmul+0xbc>
 8002692:	281f      	cmp	r0, #31
 8002694:	dd5b      	ble.n	800274e <__aeabi_dmul+0x48a>
 8002696:	221f      	movs	r2, #31
 8002698:	0023      	movs	r3, r4
 800269a:	4252      	negs	r2, r2
 800269c:	1a51      	subs	r1, r2, r1
 800269e:	40cb      	lsrs	r3, r1
 80026a0:	0019      	movs	r1, r3
 80026a2:	2820      	cmp	r0, #32
 80026a4:	d003      	beq.n	80026ae <__aeabi_dmul+0x3ea>
 80026a6:	4a3b      	ldr	r2, [pc, #236]	; (8002794 <__aeabi_dmul+0x4d0>)
 80026a8:	4462      	add	r2, ip
 80026aa:	4094      	lsls	r4, r2
 80026ac:	4325      	orrs	r5, r4
 80026ae:	1e6a      	subs	r2, r5, #1
 80026b0:	4195      	sbcs	r5, r2
 80026b2:	002a      	movs	r2, r5
 80026b4:	430a      	orrs	r2, r1
 80026b6:	2107      	movs	r1, #7
 80026b8:	000d      	movs	r5, r1
 80026ba:	2400      	movs	r4, #0
 80026bc:	4015      	ands	r5, r2
 80026be:	4211      	tst	r1, r2
 80026c0:	d05b      	beq.n	800277a <__aeabi_dmul+0x4b6>
 80026c2:	210f      	movs	r1, #15
 80026c4:	2400      	movs	r4, #0
 80026c6:	4011      	ands	r1, r2
 80026c8:	2904      	cmp	r1, #4
 80026ca:	d053      	beq.n	8002774 <__aeabi_dmul+0x4b0>
 80026cc:	1d11      	adds	r1, r2, #4
 80026ce:	4291      	cmp	r1, r2
 80026d0:	4192      	sbcs	r2, r2
 80026d2:	4252      	negs	r2, r2
 80026d4:	18a4      	adds	r4, r4, r2
 80026d6:	000a      	movs	r2, r1
 80026d8:	0223      	lsls	r3, r4, #8
 80026da:	d54b      	bpl.n	8002774 <__aeabi_dmul+0x4b0>
 80026dc:	2201      	movs	r2, #1
 80026de:	2400      	movs	r4, #0
 80026e0:	2500      	movs	r5, #0
 80026e2:	e650      	b.n	8002386 <__aeabi_dmul+0xc2>
 80026e4:	2380      	movs	r3, #128	; 0x80
 80026e6:	031b      	lsls	r3, r3, #12
 80026e8:	421c      	tst	r4, r3
 80026ea:	d009      	beq.n	8002700 <__aeabi_dmul+0x43c>
 80026ec:	421e      	tst	r6, r3
 80026ee:	d107      	bne.n	8002700 <__aeabi_dmul+0x43c>
 80026f0:	4333      	orrs	r3, r6
 80026f2:	031c      	lsls	r4, r3, #12
 80026f4:	4643      	mov	r3, r8
 80026f6:	0015      	movs	r5, r2
 80026f8:	0b24      	lsrs	r4, r4, #12
 80026fa:	4a25      	ldr	r2, [pc, #148]	; (8002790 <__aeabi_dmul+0x4cc>)
 80026fc:	9301      	str	r3, [sp, #4]
 80026fe:	e642      	b.n	8002386 <__aeabi_dmul+0xc2>
 8002700:	2280      	movs	r2, #128	; 0x80
 8002702:	0312      	lsls	r2, r2, #12
 8002704:	4314      	orrs	r4, r2
 8002706:	0324      	lsls	r4, r4, #12
 8002708:	4a21      	ldr	r2, [pc, #132]	; (8002790 <__aeabi_dmul+0x4cc>)
 800270a:	0b24      	lsrs	r4, r4, #12
 800270c:	9701      	str	r7, [sp, #4]
 800270e:	e63a      	b.n	8002386 <__aeabi_dmul+0xc2>
 8002710:	f000 fd50 	bl	80031b4 <__clzsi2>
 8002714:	0001      	movs	r1, r0
 8002716:	0002      	movs	r2, r0
 8002718:	3115      	adds	r1, #21
 800271a:	3220      	adds	r2, #32
 800271c:	291c      	cmp	r1, #28
 800271e:	dc00      	bgt.n	8002722 <__aeabi_dmul+0x45e>
 8002720:	e74b      	b.n	80025ba <__aeabi_dmul+0x2f6>
 8002722:	0034      	movs	r4, r6
 8002724:	3808      	subs	r0, #8
 8002726:	2500      	movs	r5, #0
 8002728:	4084      	lsls	r4, r0
 800272a:	e750      	b.n	80025ce <__aeabi_dmul+0x30a>
 800272c:	f000 fd42 	bl	80031b4 <__clzsi2>
 8002730:	0003      	movs	r3, r0
 8002732:	001a      	movs	r2, r3
 8002734:	3215      	adds	r2, #21
 8002736:	3020      	adds	r0, #32
 8002738:	2a1c      	cmp	r2, #28
 800273a:	dc00      	bgt.n	800273e <__aeabi_dmul+0x47a>
 800273c:	e71e      	b.n	800257c <__aeabi_dmul+0x2b8>
 800273e:	4656      	mov	r6, sl
 8002740:	3b08      	subs	r3, #8
 8002742:	2200      	movs	r2, #0
 8002744:	409e      	lsls	r6, r3
 8002746:	e723      	b.n	8002590 <__aeabi_dmul+0x2cc>
 8002748:	9b00      	ldr	r3, [sp, #0]
 800274a:	469c      	mov	ip, r3
 800274c:	e6e6      	b.n	800251c <__aeabi_dmul+0x258>
 800274e:	4912      	ldr	r1, [pc, #72]	; (8002798 <__aeabi_dmul+0x4d4>)
 8002750:	0022      	movs	r2, r4
 8002752:	4461      	add	r1, ip
 8002754:	002e      	movs	r6, r5
 8002756:	408d      	lsls	r5, r1
 8002758:	408a      	lsls	r2, r1
 800275a:	40c6      	lsrs	r6, r0
 800275c:	1e69      	subs	r1, r5, #1
 800275e:	418d      	sbcs	r5, r1
 8002760:	4332      	orrs	r2, r6
 8002762:	432a      	orrs	r2, r5
 8002764:	40c4      	lsrs	r4, r0
 8002766:	0753      	lsls	r3, r2, #29
 8002768:	d0b6      	beq.n	80026d8 <__aeabi_dmul+0x414>
 800276a:	210f      	movs	r1, #15
 800276c:	4011      	ands	r1, r2
 800276e:	2904      	cmp	r1, #4
 8002770:	d1ac      	bne.n	80026cc <__aeabi_dmul+0x408>
 8002772:	e7b1      	b.n	80026d8 <__aeabi_dmul+0x414>
 8002774:	0765      	lsls	r5, r4, #29
 8002776:	0264      	lsls	r4, r4, #9
 8002778:	0b24      	lsrs	r4, r4, #12
 800277a:	08d2      	lsrs	r2, r2, #3
 800277c:	4315      	orrs	r5, r2
 800277e:	2200      	movs	r2, #0
 8002780:	e601      	b.n	8002386 <__aeabi_dmul+0xc2>
 8002782:	2280      	movs	r2, #128	; 0x80
 8002784:	0312      	lsls	r2, r2, #12
 8002786:	4314      	orrs	r4, r2
 8002788:	0324      	lsls	r4, r4, #12
 800278a:	4a01      	ldr	r2, [pc, #4]	; (8002790 <__aeabi_dmul+0x4cc>)
 800278c:	0b24      	lsrs	r4, r4, #12
 800278e:	e5fa      	b.n	8002386 <__aeabi_dmul+0xc2>
 8002790:	000007ff 	.word	0x000007ff
 8002794:	0000043e 	.word	0x0000043e
 8002798:	0000041e 	.word	0x0000041e

0800279c <__aeabi_dsub>:
 800279c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800279e:	4657      	mov	r7, sl
 80027a0:	464e      	mov	r6, r9
 80027a2:	4645      	mov	r5, r8
 80027a4:	46de      	mov	lr, fp
 80027a6:	b5e0      	push	{r5, r6, r7, lr}
 80027a8:	001e      	movs	r6, r3
 80027aa:	0017      	movs	r7, r2
 80027ac:	004a      	lsls	r2, r1, #1
 80027ae:	030b      	lsls	r3, r1, #12
 80027b0:	0d52      	lsrs	r2, r2, #21
 80027b2:	0a5b      	lsrs	r3, r3, #9
 80027b4:	4690      	mov	r8, r2
 80027b6:	0f42      	lsrs	r2, r0, #29
 80027b8:	431a      	orrs	r2, r3
 80027ba:	0fcd      	lsrs	r5, r1, #31
 80027bc:	4ccd      	ldr	r4, [pc, #820]	; (8002af4 <__aeabi_dsub+0x358>)
 80027be:	0331      	lsls	r1, r6, #12
 80027c0:	00c3      	lsls	r3, r0, #3
 80027c2:	4694      	mov	ip, r2
 80027c4:	0070      	lsls	r0, r6, #1
 80027c6:	0f7a      	lsrs	r2, r7, #29
 80027c8:	0a49      	lsrs	r1, r1, #9
 80027ca:	00ff      	lsls	r7, r7, #3
 80027cc:	469a      	mov	sl, r3
 80027ce:	46b9      	mov	r9, r7
 80027d0:	0d40      	lsrs	r0, r0, #21
 80027d2:	0ff6      	lsrs	r6, r6, #31
 80027d4:	4311      	orrs	r1, r2
 80027d6:	42a0      	cmp	r0, r4
 80027d8:	d100      	bne.n	80027dc <__aeabi_dsub+0x40>
 80027da:	e0b1      	b.n	8002940 <__aeabi_dsub+0x1a4>
 80027dc:	2201      	movs	r2, #1
 80027de:	4056      	eors	r6, r2
 80027e0:	46b3      	mov	fp, r6
 80027e2:	42b5      	cmp	r5, r6
 80027e4:	d100      	bne.n	80027e8 <__aeabi_dsub+0x4c>
 80027e6:	e088      	b.n	80028fa <__aeabi_dsub+0x15e>
 80027e8:	4642      	mov	r2, r8
 80027ea:	1a12      	subs	r2, r2, r0
 80027ec:	2a00      	cmp	r2, #0
 80027ee:	dc00      	bgt.n	80027f2 <__aeabi_dsub+0x56>
 80027f0:	e0ae      	b.n	8002950 <__aeabi_dsub+0x1b4>
 80027f2:	2800      	cmp	r0, #0
 80027f4:	d100      	bne.n	80027f8 <__aeabi_dsub+0x5c>
 80027f6:	e0c1      	b.n	800297c <__aeabi_dsub+0x1e0>
 80027f8:	48be      	ldr	r0, [pc, #760]	; (8002af4 <__aeabi_dsub+0x358>)
 80027fa:	4580      	cmp	r8, r0
 80027fc:	d100      	bne.n	8002800 <__aeabi_dsub+0x64>
 80027fe:	e151      	b.n	8002aa4 <__aeabi_dsub+0x308>
 8002800:	2080      	movs	r0, #128	; 0x80
 8002802:	0400      	lsls	r0, r0, #16
 8002804:	4301      	orrs	r1, r0
 8002806:	2a38      	cmp	r2, #56	; 0x38
 8002808:	dd00      	ble.n	800280c <__aeabi_dsub+0x70>
 800280a:	e17b      	b.n	8002b04 <__aeabi_dsub+0x368>
 800280c:	2a1f      	cmp	r2, #31
 800280e:	dd00      	ble.n	8002812 <__aeabi_dsub+0x76>
 8002810:	e1ee      	b.n	8002bf0 <__aeabi_dsub+0x454>
 8002812:	2020      	movs	r0, #32
 8002814:	003e      	movs	r6, r7
 8002816:	1a80      	subs	r0, r0, r2
 8002818:	000c      	movs	r4, r1
 800281a:	40d6      	lsrs	r6, r2
 800281c:	40d1      	lsrs	r1, r2
 800281e:	4087      	lsls	r7, r0
 8002820:	4662      	mov	r2, ip
 8002822:	4084      	lsls	r4, r0
 8002824:	1a52      	subs	r2, r2, r1
 8002826:	1e78      	subs	r0, r7, #1
 8002828:	4187      	sbcs	r7, r0
 800282a:	4694      	mov	ip, r2
 800282c:	4334      	orrs	r4, r6
 800282e:	4327      	orrs	r7, r4
 8002830:	1bdc      	subs	r4, r3, r7
 8002832:	42a3      	cmp	r3, r4
 8002834:	419b      	sbcs	r3, r3
 8002836:	4662      	mov	r2, ip
 8002838:	425b      	negs	r3, r3
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	4699      	mov	r9, r3
 800283e:	464b      	mov	r3, r9
 8002840:	021b      	lsls	r3, r3, #8
 8002842:	d400      	bmi.n	8002846 <__aeabi_dsub+0xaa>
 8002844:	e118      	b.n	8002a78 <__aeabi_dsub+0x2dc>
 8002846:	464b      	mov	r3, r9
 8002848:	0258      	lsls	r0, r3, #9
 800284a:	0a43      	lsrs	r3, r0, #9
 800284c:	4699      	mov	r9, r3
 800284e:	464b      	mov	r3, r9
 8002850:	2b00      	cmp	r3, #0
 8002852:	d100      	bne.n	8002856 <__aeabi_dsub+0xba>
 8002854:	e137      	b.n	8002ac6 <__aeabi_dsub+0x32a>
 8002856:	4648      	mov	r0, r9
 8002858:	f000 fcac 	bl	80031b4 <__clzsi2>
 800285c:	0001      	movs	r1, r0
 800285e:	3908      	subs	r1, #8
 8002860:	2320      	movs	r3, #32
 8002862:	0022      	movs	r2, r4
 8002864:	4648      	mov	r0, r9
 8002866:	1a5b      	subs	r3, r3, r1
 8002868:	40da      	lsrs	r2, r3
 800286a:	4088      	lsls	r0, r1
 800286c:	408c      	lsls	r4, r1
 800286e:	4643      	mov	r3, r8
 8002870:	4310      	orrs	r0, r2
 8002872:	4588      	cmp	r8, r1
 8002874:	dd00      	ble.n	8002878 <__aeabi_dsub+0xdc>
 8002876:	e136      	b.n	8002ae6 <__aeabi_dsub+0x34a>
 8002878:	1ac9      	subs	r1, r1, r3
 800287a:	1c4b      	adds	r3, r1, #1
 800287c:	2b1f      	cmp	r3, #31
 800287e:	dd00      	ble.n	8002882 <__aeabi_dsub+0xe6>
 8002880:	e0ea      	b.n	8002a58 <__aeabi_dsub+0x2bc>
 8002882:	2220      	movs	r2, #32
 8002884:	0026      	movs	r6, r4
 8002886:	1ad2      	subs	r2, r2, r3
 8002888:	0001      	movs	r1, r0
 800288a:	4094      	lsls	r4, r2
 800288c:	40de      	lsrs	r6, r3
 800288e:	40d8      	lsrs	r0, r3
 8002890:	2300      	movs	r3, #0
 8002892:	4091      	lsls	r1, r2
 8002894:	1e62      	subs	r2, r4, #1
 8002896:	4194      	sbcs	r4, r2
 8002898:	4681      	mov	r9, r0
 800289a:	4698      	mov	r8, r3
 800289c:	4331      	orrs	r1, r6
 800289e:	430c      	orrs	r4, r1
 80028a0:	0763      	lsls	r3, r4, #29
 80028a2:	d009      	beq.n	80028b8 <__aeabi_dsub+0x11c>
 80028a4:	230f      	movs	r3, #15
 80028a6:	4023      	ands	r3, r4
 80028a8:	2b04      	cmp	r3, #4
 80028aa:	d005      	beq.n	80028b8 <__aeabi_dsub+0x11c>
 80028ac:	1d23      	adds	r3, r4, #4
 80028ae:	42a3      	cmp	r3, r4
 80028b0:	41a4      	sbcs	r4, r4
 80028b2:	4264      	negs	r4, r4
 80028b4:	44a1      	add	r9, r4
 80028b6:	001c      	movs	r4, r3
 80028b8:	464b      	mov	r3, r9
 80028ba:	021b      	lsls	r3, r3, #8
 80028bc:	d400      	bmi.n	80028c0 <__aeabi_dsub+0x124>
 80028be:	e0de      	b.n	8002a7e <__aeabi_dsub+0x2e2>
 80028c0:	4641      	mov	r1, r8
 80028c2:	4b8c      	ldr	r3, [pc, #560]	; (8002af4 <__aeabi_dsub+0x358>)
 80028c4:	3101      	adds	r1, #1
 80028c6:	4299      	cmp	r1, r3
 80028c8:	d100      	bne.n	80028cc <__aeabi_dsub+0x130>
 80028ca:	e0e7      	b.n	8002a9c <__aeabi_dsub+0x300>
 80028cc:	464b      	mov	r3, r9
 80028ce:	488a      	ldr	r0, [pc, #552]	; (8002af8 <__aeabi_dsub+0x35c>)
 80028d0:	08e4      	lsrs	r4, r4, #3
 80028d2:	4003      	ands	r3, r0
 80028d4:	0018      	movs	r0, r3
 80028d6:	0549      	lsls	r1, r1, #21
 80028d8:	075b      	lsls	r3, r3, #29
 80028da:	0240      	lsls	r0, r0, #9
 80028dc:	4323      	orrs	r3, r4
 80028de:	0d4a      	lsrs	r2, r1, #21
 80028e0:	0b04      	lsrs	r4, r0, #12
 80028e2:	0512      	lsls	r2, r2, #20
 80028e4:	07ed      	lsls	r5, r5, #31
 80028e6:	4322      	orrs	r2, r4
 80028e8:	432a      	orrs	r2, r5
 80028ea:	0018      	movs	r0, r3
 80028ec:	0011      	movs	r1, r2
 80028ee:	bcf0      	pop	{r4, r5, r6, r7}
 80028f0:	46bb      	mov	fp, r7
 80028f2:	46b2      	mov	sl, r6
 80028f4:	46a9      	mov	r9, r5
 80028f6:	46a0      	mov	r8, r4
 80028f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028fa:	4642      	mov	r2, r8
 80028fc:	1a12      	subs	r2, r2, r0
 80028fe:	2a00      	cmp	r2, #0
 8002900:	dd52      	ble.n	80029a8 <__aeabi_dsub+0x20c>
 8002902:	2800      	cmp	r0, #0
 8002904:	d100      	bne.n	8002908 <__aeabi_dsub+0x16c>
 8002906:	e09c      	b.n	8002a42 <__aeabi_dsub+0x2a6>
 8002908:	45a0      	cmp	r8, r4
 800290a:	d100      	bne.n	800290e <__aeabi_dsub+0x172>
 800290c:	e0ca      	b.n	8002aa4 <__aeabi_dsub+0x308>
 800290e:	2080      	movs	r0, #128	; 0x80
 8002910:	0400      	lsls	r0, r0, #16
 8002912:	4301      	orrs	r1, r0
 8002914:	2a38      	cmp	r2, #56	; 0x38
 8002916:	dd00      	ble.n	800291a <__aeabi_dsub+0x17e>
 8002918:	e149      	b.n	8002bae <__aeabi_dsub+0x412>
 800291a:	2a1f      	cmp	r2, #31
 800291c:	dc00      	bgt.n	8002920 <__aeabi_dsub+0x184>
 800291e:	e197      	b.n	8002c50 <__aeabi_dsub+0x4b4>
 8002920:	0010      	movs	r0, r2
 8002922:	000e      	movs	r6, r1
 8002924:	3820      	subs	r0, #32
 8002926:	40c6      	lsrs	r6, r0
 8002928:	2a20      	cmp	r2, #32
 800292a:	d004      	beq.n	8002936 <__aeabi_dsub+0x19a>
 800292c:	2040      	movs	r0, #64	; 0x40
 800292e:	1a82      	subs	r2, r0, r2
 8002930:	4091      	lsls	r1, r2
 8002932:	430f      	orrs	r7, r1
 8002934:	46b9      	mov	r9, r7
 8002936:	464c      	mov	r4, r9
 8002938:	1e62      	subs	r2, r4, #1
 800293a:	4194      	sbcs	r4, r2
 800293c:	4334      	orrs	r4, r6
 800293e:	e13a      	b.n	8002bb6 <__aeabi_dsub+0x41a>
 8002940:	000a      	movs	r2, r1
 8002942:	433a      	orrs	r2, r7
 8002944:	d028      	beq.n	8002998 <__aeabi_dsub+0x1fc>
 8002946:	46b3      	mov	fp, r6
 8002948:	42b5      	cmp	r5, r6
 800294a:	d02b      	beq.n	80029a4 <__aeabi_dsub+0x208>
 800294c:	4a6b      	ldr	r2, [pc, #428]	; (8002afc <__aeabi_dsub+0x360>)
 800294e:	4442      	add	r2, r8
 8002950:	2a00      	cmp	r2, #0
 8002952:	d05d      	beq.n	8002a10 <__aeabi_dsub+0x274>
 8002954:	4642      	mov	r2, r8
 8002956:	4644      	mov	r4, r8
 8002958:	1a82      	subs	r2, r0, r2
 800295a:	2c00      	cmp	r4, #0
 800295c:	d000      	beq.n	8002960 <__aeabi_dsub+0x1c4>
 800295e:	e0f5      	b.n	8002b4c <__aeabi_dsub+0x3b0>
 8002960:	4665      	mov	r5, ip
 8002962:	431d      	orrs	r5, r3
 8002964:	d100      	bne.n	8002968 <__aeabi_dsub+0x1cc>
 8002966:	e19c      	b.n	8002ca2 <__aeabi_dsub+0x506>
 8002968:	1e55      	subs	r5, r2, #1
 800296a:	2a01      	cmp	r2, #1
 800296c:	d100      	bne.n	8002970 <__aeabi_dsub+0x1d4>
 800296e:	e1fb      	b.n	8002d68 <__aeabi_dsub+0x5cc>
 8002970:	4c60      	ldr	r4, [pc, #384]	; (8002af4 <__aeabi_dsub+0x358>)
 8002972:	42a2      	cmp	r2, r4
 8002974:	d100      	bne.n	8002978 <__aeabi_dsub+0x1dc>
 8002976:	e1bd      	b.n	8002cf4 <__aeabi_dsub+0x558>
 8002978:	002a      	movs	r2, r5
 800297a:	e0f0      	b.n	8002b5e <__aeabi_dsub+0x3c2>
 800297c:	0008      	movs	r0, r1
 800297e:	4338      	orrs	r0, r7
 8002980:	d100      	bne.n	8002984 <__aeabi_dsub+0x1e8>
 8002982:	e0c3      	b.n	8002b0c <__aeabi_dsub+0x370>
 8002984:	1e50      	subs	r0, r2, #1
 8002986:	2a01      	cmp	r2, #1
 8002988:	d100      	bne.n	800298c <__aeabi_dsub+0x1f0>
 800298a:	e1a8      	b.n	8002cde <__aeabi_dsub+0x542>
 800298c:	4c59      	ldr	r4, [pc, #356]	; (8002af4 <__aeabi_dsub+0x358>)
 800298e:	42a2      	cmp	r2, r4
 8002990:	d100      	bne.n	8002994 <__aeabi_dsub+0x1f8>
 8002992:	e087      	b.n	8002aa4 <__aeabi_dsub+0x308>
 8002994:	0002      	movs	r2, r0
 8002996:	e736      	b.n	8002806 <__aeabi_dsub+0x6a>
 8002998:	2201      	movs	r2, #1
 800299a:	4056      	eors	r6, r2
 800299c:	46b3      	mov	fp, r6
 800299e:	42b5      	cmp	r5, r6
 80029a0:	d000      	beq.n	80029a4 <__aeabi_dsub+0x208>
 80029a2:	e721      	b.n	80027e8 <__aeabi_dsub+0x4c>
 80029a4:	4a55      	ldr	r2, [pc, #340]	; (8002afc <__aeabi_dsub+0x360>)
 80029a6:	4442      	add	r2, r8
 80029a8:	2a00      	cmp	r2, #0
 80029aa:	d100      	bne.n	80029ae <__aeabi_dsub+0x212>
 80029ac:	e0b5      	b.n	8002b1a <__aeabi_dsub+0x37e>
 80029ae:	4642      	mov	r2, r8
 80029b0:	4644      	mov	r4, r8
 80029b2:	1a82      	subs	r2, r0, r2
 80029b4:	2c00      	cmp	r4, #0
 80029b6:	d100      	bne.n	80029ba <__aeabi_dsub+0x21e>
 80029b8:	e138      	b.n	8002c2c <__aeabi_dsub+0x490>
 80029ba:	4e4e      	ldr	r6, [pc, #312]	; (8002af4 <__aeabi_dsub+0x358>)
 80029bc:	42b0      	cmp	r0, r6
 80029be:	d100      	bne.n	80029c2 <__aeabi_dsub+0x226>
 80029c0:	e1de      	b.n	8002d80 <__aeabi_dsub+0x5e4>
 80029c2:	2680      	movs	r6, #128	; 0x80
 80029c4:	4664      	mov	r4, ip
 80029c6:	0436      	lsls	r6, r6, #16
 80029c8:	4334      	orrs	r4, r6
 80029ca:	46a4      	mov	ip, r4
 80029cc:	2a38      	cmp	r2, #56	; 0x38
 80029ce:	dd00      	ble.n	80029d2 <__aeabi_dsub+0x236>
 80029d0:	e196      	b.n	8002d00 <__aeabi_dsub+0x564>
 80029d2:	2a1f      	cmp	r2, #31
 80029d4:	dd00      	ble.n	80029d8 <__aeabi_dsub+0x23c>
 80029d6:	e224      	b.n	8002e22 <__aeabi_dsub+0x686>
 80029d8:	2620      	movs	r6, #32
 80029da:	1ab4      	subs	r4, r6, r2
 80029dc:	46a2      	mov	sl, r4
 80029de:	4664      	mov	r4, ip
 80029e0:	4656      	mov	r6, sl
 80029e2:	40b4      	lsls	r4, r6
 80029e4:	46a1      	mov	r9, r4
 80029e6:	001c      	movs	r4, r3
 80029e8:	464e      	mov	r6, r9
 80029ea:	40d4      	lsrs	r4, r2
 80029ec:	4326      	orrs	r6, r4
 80029ee:	0034      	movs	r4, r6
 80029f0:	4656      	mov	r6, sl
 80029f2:	40b3      	lsls	r3, r6
 80029f4:	1e5e      	subs	r6, r3, #1
 80029f6:	41b3      	sbcs	r3, r6
 80029f8:	431c      	orrs	r4, r3
 80029fa:	4663      	mov	r3, ip
 80029fc:	40d3      	lsrs	r3, r2
 80029fe:	18c9      	adds	r1, r1, r3
 8002a00:	19e4      	adds	r4, r4, r7
 8002a02:	42bc      	cmp	r4, r7
 8002a04:	41bf      	sbcs	r7, r7
 8002a06:	427f      	negs	r7, r7
 8002a08:	46b9      	mov	r9, r7
 8002a0a:	4680      	mov	r8, r0
 8002a0c:	4489      	add	r9, r1
 8002a0e:	e0d8      	b.n	8002bc2 <__aeabi_dsub+0x426>
 8002a10:	4640      	mov	r0, r8
 8002a12:	4c3b      	ldr	r4, [pc, #236]	; (8002b00 <__aeabi_dsub+0x364>)
 8002a14:	3001      	adds	r0, #1
 8002a16:	4220      	tst	r0, r4
 8002a18:	d000      	beq.n	8002a1c <__aeabi_dsub+0x280>
 8002a1a:	e0b4      	b.n	8002b86 <__aeabi_dsub+0x3ea>
 8002a1c:	4640      	mov	r0, r8
 8002a1e:	2800      	cmp	r0, #0
 8002a20:	d000      	beq.n	8002a24 <__aeabi_dsub+0x288>
 8002a22:	e144      	b.n	8002cae <__aeabi_dsub+0x512>
 8002a24:	4660      	mov	r0, ip
 8002a26:	4318      	orrs	r0, r3
 8002a28:	d100      	bne.n	8002a2c <__aeabi_dsub+0x290>
 8002a2a:	e190      	b.n	8002d4e <__aeabi_dsub+0x5b2>
 8002a2c:	0008      	movs	r0, r1
 8002a2e:	4338      	orrs	r0, r7
 8002a30:	d000      	beq.n	8002a34 <__aeabi_dsub+0x298>
 8002a32:	e1aa      	b.n	8002d8a <__aeabi_dsub+0x5ee>
 8002a34:	4661      	mov	r1, ip
 8002a36:	08db      	lsrs	r3, r3, #3
 8002a38:	0749      	lsls	r1, r1, #29
 8002a3a:	430b      	orrs	r3, r1
 8002a3c:	4661      	mov	r1, ip
 8002a3e:	08cc      	lsrs	r4, r1, #3
 8002a40:	e027      	b.n	8002a92 <__aeabi_dsub+0x2f6>
 8002a42:	0008      	movs	r0, r1
 8002a44:	4338      	orrs	r0, r7
 8002a46:	d061      	beq.n	8002b0c <__aeabi_dsub+0x370>
 8002a48:	1e50      	subs	r0, r2, #1
 8002a4a:	2a01      	cmp	r2, #1
 8002a4c:	d100      	bne.n	8002a50 <__aeabi_dsub+0x2b4>
 8002a4e:	e139      	b.n	8002cc4 <__aeabi_dsub+0x528>
 8002a50:	42a2      	cmp	r2, r4
 8002a52:	d027      	beq.n	8002aa4 <__aeabi_dsub+0x308>
 8002a54:	0002      	movs	r2, r0
 8002a56:	e75d      	b.n	8002914 <__aeabi_dsub+0x178>
 8002a58:	0002      	movs	r2, r0
 8002a5a:	391f      	subs	r1, #31
 8002a5c:	40ca      	lsrs	r2, r1
 8002a5e:	0011      	movs	r1, r2
 8002a60:	2b20      	cmp	r3, #32
 8002a62:	d003      	beq.n	8002a6c <__aeabi_dsub+0x2d0>
 8002a64:	2240      	movs	r2, #64	; 0x40
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	4098      	lsls	r0, r3
 8002a6a:	4304      	orrs	r4, r0
 8002a6c:	1e63      	subs	r3, r4, #1
 8002a6e:	419c      	sbcs	r4, r3
 8002a70:	2300      	movs	r3, #0
 8002a72:	4699      	mov	r9, r3
 8002a74:	4698      	mov	r8, r3
 8002a76:	430c      	orrs	r4, r1
 8002a78:	0763      	lsls	r3, r4, #29
 8002a7a:	d000      	beq.n	8002a7e <__aeabi_dsub+0x2e2>
 8002a7c:	e712      	b.n	80028a4 <__aeabi_dsub+0x108>
 8002a7e:	464b      	mov	r3, r9
 8002a80:	464a      	mov	r2, r9
 8002a82:	08e4      	lsrs	r4, r4, #3
 8002a84:	075b      	lsls	r3, r3, #29
 8002a86:	4323      	orrs	r3, r4
 8002a88:	08d4      	lsrs	r4, r2, #3
 8002a8a:	4642      	mov	r2, r8
 8002a8c:	4919      	ldr	r1, [pc, #100]	; (8002af4 <__aeabi_dsub+0x358>)
 8002a8e:	428a      	cmp	r2, r1
 8002a90:	d00e      	beq.n	8002ab0 <__aeabi_dsub+0x314>
 8002a92:	0324      	lsls	r4, r4, #12
 8002a94:	0552      	lsls	r2, r2, #21
 8002a96:	0b24      	lsrs	r4, r4, #12
 8002a98:	0d52      	lsrs	r2, r2, #21
 8002a9a:	e722      	b.n	80028e2 <__aeabi_dsub+0x146>
 8002a9c:	000a      	movs	r2, r1
 8002a9e:	2400      	movs	r4, #0
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	e71e      	b.n	80028e2 <__aeabi_dsub+0x146>
 8002aa4:	08db      	lsrs	r3, r3, #3
 8002aa6:	4662      	mov	r2, ip
 8002aa8:	0752      	lsls	r2, r2, #29
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	4662      	mov	r2, ip
 8002aae:	08d4      	lsrs	r4, r2, #3
 8002ab0:	001a      	movs	r2, r3
 8002ab2:	4322      	orrs	r2, r4
 8002ab4:	d100      	bne.n	8002ab8 <__aeabi_dsub+0x31c>
 8002ab6:	e1fc      	b.n	8002eb2 <__aeabi_dsub+0x716>
 8002ab8:	2280      	movs	r2, #128	; 0x80
 8002aba:	0312      	lsls	r2, r2, #12
 8002abc:	4314      	orrs	r4, r2
 8002abe:	0324      	lsls	r4, r4, #12
 8002ac0:	4a0c      	ldr	r2, [pc, #48]	; (8002af4 <__aeabi_dsub+0x358>)
 8002ac2:	0b24      	lsrs	r4, r4, #12
 8002ac4:	e70d      	b.n	80028e2 <__aeabi_dsub+0x146>
 8002ac6:	0020      	movs	r0, r4
 8002ac8:	f000 fb74 	bl	80031b4 <__clzsi2>
 8002acc:	0001      	movs	r1, r0
 8002ace:	3118      	adds	r1, #24
 8002ad0:	291f      	cmp	r1, #31
 8002ad2:	dc00      	bgt.n	8002ad6 <__aeabi_dsub+0x33a>
 8002ad4:	e6c4      	b.n	8002860 <__aeabi_dsub+0xc4>
 8002ad6:	3808      	subs	r0, #8
 8002ad8:	4084      	lsls	r4, r0
 8002ada:	4643      	mov	r3, r8
 8002adc:	0020      	movs	r0, r4
 8002ade:	2400      	movs	r4, #0
 8002ae0:	4588      	cmp	r8, r1
 8002ae2:	dc00      	bgt.n	8002ae6 <__aeabi_dsub+0x34a>
 8002ae4:	e6c8      	b.n	8002878 <__aeabi_dsub+0xdc>
 8002ae6:	4a04      	ldr	r2, [pc, #16]	; (8002af8 <__aeabi_dsub+0x35c>)
 8002ae8:	1a5b      	subs	r3, r3, r1
 8002aea:	4010      	ands	r0, r2
 8002aec:	4698      	mov	r8, r3
 8002aee:	4681      	mov	r9, r0
 8002af0:	e6d6      	b.n	80028a0 <__aeabi_dsub+0x104>
 8002af2:	46c0      	nop			; (mov r8, r8)
 8002af4:	000007ff 	.word	0x000007ff
 8002af8:	ff7fffff 	.word	0xff7fffff
 8002afc:	fffff801 	.word	0xfffff801
 8002b00:	000007fe 	.word	0x000007fe
 8002b04:	430f      	orrs	r7, r1
 8002b06:	1e7a      	subs	r2, r7, #1
 8002b08:	4197      	sbcs	r7, r2
 8002b0a:	e691      	b.n	8002830 <__aeabi_dsub+0x94>
 8002b0c:	4661      	mov	r1, ip
 8002b0e:	08db      	lsrs	r3, r3, #3
 8002b10:	0749      	lsls	r1, r1, #29
 8002b12:	430b      	orrs	r3, r1
 8002b14:	4661      	mov	r1, ip
 8002b16:	08cc      	lsrs	r4, r1, #3
 8002b18:	e7b8      	b.n	8002a8c <__aeabi_dsub+0x2f0>
 8002b1a:	4640      	mov	r0, r8
 8002b1c:	4cd3      	ldr	r4, [pc, #844]	; (8002e6c <__aeabi_dsub+0x6d0>)
 8002b1e:	3001      	adds	r0, #1
 8002b20:	4220      	tst	r0, r4
 8002b22:	d000      	beq.n	8002b26 <__aeabi_dsub+0x38a>
 8002b24:	e0a2      	b.n	8002c6c <__aeabi_dsub+0x4d0>
 8002b26:	4640      	mov	r0, r8
 8002b28:	2800      	cmp	r0, #0
 8002b2a:	d000      	beq.n	8002b2e <__aeabi_dsub+0x392>
 8002b2c:	e101      	b.n	8002d32 <__aeabi_dsub+0x596>
 8002b2e:	4660      	mov	r0, ip
 8002b30:	4318      	orrs	r0, r3
 8002b32:	d100      	bne.n	8002b36 <__aeabi_dsub+0x39a>
 8002b34:	e15e      	b.n	8002df4 <__aeabi_dsub+0x658>
 8002b36:	0008      	movs	r0, r1
 8002b38:	4338      	orrs	r0, r7
 8002b3a:	d000      	beq.n	8002b3e <__aeabi_dsub+0x3a2>
 8002b3c:	e15f      	b.n	8002dfe <__aeabi_dsub+0x662>
 8002b3e:	4661      	mov	r1, ip
 8002b40:	08db      	lsrs	r3, r3, #3
 8002b42:	0749      	lsls	r1, r1, #29
 8002b44:	430b      	orrs	r3, r1
 8002b46:	4661      	mov	r1, ip
 8002b48:	08cc      	lsrs	r4, r1, #3
 8002b4a:	e7a2      	b.n	8002a92 <__aeabi_dsub+0x2f6>
 8002b4c:	4dc8      	ldr	r5, [pc, #800]	; (8002e70 <__aeabi_dsub+0x6d4>)
 8002b4e:	42a8      	cmp	r0, r5
 8002b50:	d100      	bne.n	8002b54 <__aeabi_dsub+0x3b8>
 8002b52:	e0cf      	b.n	8002cf4 <__aeabi_dsub+0x558>
 8002b54:	2580      	movs	r5, #128	; 0x80
 8002b56:	4664      	mov	r4, ip
 8002b58:	042d      	lsls	r5, r5, #16
 8002b5a:	432c      	orrs	r4, r5
 8002b5c:	46a4      	mov	ip, r4
 8002b5e:	2a38      	cmp	r2, #56	; 0x38
 8002b60:	dc56      	bgt.n	8002c10 <__aeabi_dsub+0x474>
 8002b62:	2a1f      	cmp	r2, #31
 8002b64:	dd00      	ble.n	8002b68 <__aeabi_dsub+0x3cc>
 8002b66:	e0d1      	b.n	8002d0c <__aeabi_dsub+0x570>
 8002b68:	2520      	movs	r5, #32
 8002b6a:	001e      	movs	r6, r3
 8002b6c:	1aad      	subs	r5, r5, r2
 8002b6e:	4664      	mov	r4, ip
 8002b70:	40ab      	lsls	r3, r5
 8002b72:	40ac      	lsls	r4, r5
 8002b74:	40d6      	lsrs	r6, r2
 8002b76:	1e5d      	subs	r5, r3, #1
 8002b78:	41ab      	sbcs	r3, r5
 8002b7a:	4334      	orrs	r4, r6
 8002b7c:	4323      	orrs	r3, r4
 8002b7e:	4664      	mov	r4, ip
 8002b80:	40d4      	lsrs	r4, r2
 8002b82:	1b09      	subs	r1, r1, r4
 8002b84:	e049      	b.n	8002c1a <__aeabi_dsub+0x47e>
 8002b86:	4660      	mov	r0, ip
 8002b88:	1bdc      	subs	r4, r3, r7
 8002b8a:	1a46      	subs	r6, r0, r1
 8002b8c:	42a3      	cmp	r3, r4
 8002b8e:	4180      	sbcs	r0, r0
 8002b90:	4240      	negs	r0, r0
 8002b92:	4681      	mov	r9, r0
 8002b94:	0030      	movs	r0, r6
 8002b96:	464e      	mov	r6, r9
 8002b98:	1b80      	subs	r0, r0, r6
 8002b9a:	4681      	mov	r9, r0
 8002b9c:	0200      	lsls	r0, r0, #8
 8002b9e:	d476      	bmi.n	8002c8e <__aeabi_dsub+0x4f2>
 8002ba0:	464b      	mov	r3, r9
 8002ba2:	4323      	orrs	r3, r4
 8002ba4:	d000      	beq.n	8002ba8 <__aeabi_dsub+0x40c>
 8002ba6:	e652      	b.n	800284e <__aeabi_dsub+0xb2>
 8002ba8:	2400      	movs	r4, #0
 8002baa:	2500      	movs	r5, #0
 8002bac:	e771      	b.n	8002a92 <__aeabi_dsub+0x2f6>
 8002bae:	4339      	orrs	r1, r7
 8002bb0:	000c      	movs	r4, r1
 8002bb2:	1e62      	subs	r2, r4, #1
 8002bb4:	4194      	sbcs	r4, r2
 8002bb6:	18e4      	adds	r4, r4, r3
 8002bb8:	429c      	cmp	r4, r3
 8002bba:	419b      	sbcs	r3, r3
 8002bbc:	425b      	negs	r3, r3
 8002bbe:	4463      	add	r3, ip
 8002bc0:	4699      	mov	r9, r3
 8002bc2:	464b      	mov	r3, r9
 8002bc4:	021b      	lsls	r3, r3, #8
 8002bc6:	d400      	bmi.n	8002bca <__aeabi_dsub+0x42e>
 8002bc8:	e756      	b.n	8002a78 <__aeabi_dsub+0x2dc>
 8002bca:	2301      	movs	r3, #1
 8002bcc:	469c      	mov	ip, r3
 8002bce:	4ba8      	ldr	r3, [pc, #672]	; (8002e70 <__aeabi_dsub+0x6d4>)
 8002bd0:	44e0      	add	r8, ip
 8002bd2:	4598      	cmp	r8, r3
 8002bd4:	d038      	beq.n	8002c48 <__aeabi_dsub+0x4ac>
 8002bd6:	464b      	mov	r3, r9
 8002bd8:	48a6      	ldr	r0, [pc, #664]	; (8002e74 <__aeabi_dsub+0x6d8>)
 8002bda:	2201      	movs	r2, #1
 8002bdc:	4003      	ands	r3, r0
 8002bde:	0018      	movs	r0, r3
 8002be0:	0863      	lsrs	r3, r4, #1
 8002be2:	4014      	ands	r4, r2
 8002be4:	431c      	orrs	r4, r3
 8002be6:	07c3      	lsls	r3, r0, #31
 8002be8:	431c      	orrs	r4, r3
 8002bea:	0843      	lsrs	r3, r0, #1
 8002bec:	4699      	mov	r9, r3
 8002bee:	e657      	b.n	80028a0 <__aeabi_dsub+0x104>
 8002bf0:	0010      	movs	r0, r2
 8002bf2:	000e      	movs	r6, r1
 8002bf4:	3820      	subs	r0, #32
 8002bf6:	40c6      	lsrs	r6, r0
 8002bf8:	2a20      	cmp	r2, #32
 8002bfa:	d004      	beq.n	8002c06 <__aeabi_dsub+0x46a>
 8002bfc:	2040      	movs	r0, #64	; 0x40
 8002bfe:	1a82      	subs	r2, r0, r2
 8002c00:	4091      	lsls	r1, r2
 8002c02:	430f      	orrs	r7, r1
 8002c04:	46b9      	mov	r9, r7
 8002c06:	464f      	mov	r7, r9
 8002c08:	1e7a      	subs	r2, r7, #1
 8002c0a:	4197      	sbcs	r7, r2
 8002c0c:	4337      	orrs	r7, r6
 8002c0e:	e60f      	b.n	8002830 <__aeabi_dsub+0x94>
 8002c10:	4662      	mov	r2, ip
 8002c12:	431a      	orrs	r2, r3
 8002c14:	0013      	movs	r3, r2
 8002c16:	1e5a      	subs	r2, r3, #1
 8002c18:	4193      	sbcs	r3, r2
 8002c1a:	1afc      	subs	r4, r7, r3
 8002c1c:	42a7      	cmp	r7, r4
 8002c1e:	41bf      	sbcs	r7, r7
 8002c20:	427f      	negs	r7, r7
 8002c22:	1bcb      	subs	r3, r1, r7
 8002c24:	4699      	mov	r9, r3
 8002c26:	465d      	mov	r5, fp
 8002c28:	4680      	mov	r8, r0
 8002c2a:	e608      	b.n	800283e <__aeabi_dsub+0xa2>
 8002c2c:	4666      	mov	r6, ip
 8002c2e:	431e      	orrs	r6, r3
 8002c30:	d100      	bne.n	8002c34 <__aeabi_dsub+0x498>
 8002c32:	e0be      	b.n	8002db2 <__aeabi_dsub+0x616>
 8002c34:	1e56      	subs	r6, r2, #1
 8002c36:	2a01      	cmp	r2, #1
 8002c38:	d100      	bne.n	8002c3c <__aeabi_dsub+0x4a0>
 8002c3a:	e109      	b.n	8002e50 <__aeabi_dsub+0x6b4>
 8002c3c:	4c8c      	ldr	r4, [pc, #560]	; (8002e70 <__aeabi_dsub+0x6d4>)
 8002c3e:	42a2      	cmp	r2, r4
 8002c40:	d100      	bne.n	8002c44 <__aeabi_dsub+0x4a8>
 8002c42:	e119      	b.n	8002e78 <__aeabi_dsub+0x6dc>
 8002c44:	0032      	movs	r2, r6
 8002c46:	e6c1      	b.n	80029cc <__aeabi_dsub+0x230>
 8002c48:	4642      	mov	r2, r8
 8002c4a:	2400      	movs	r4, #0
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	e648      	b.n	80028e2 <__aeabi_dsub+0x146>
 8002c50:	2020      	movs	r0, #32
 8002c52:	000c      	movs	r4, r1
 8002c54:	1a80      	subs	r0, r0, r2
 8002c56:	003e      	movs	r6, r7
 8002c58:	4087      	lsls	r7, r0
 8002c5a:	4084      	lsls	r4, r0
 8002c5c:	40d6      	lsrs	r6, r2
 8002c5e:	1e78      	subs	r0, r7, #1
 8002c60:	4187      	sbcs	r7, r0
 8002c62:	40d1      	lsrs	r1, r2
 8002c64:	4334      	orrs	r4, r6
 8002c66:	433c      	orrs	r4, r7
 8002c68:	448c      	add	ip, r1
 8002c6a:	e7a4      	b.n	8002bb6 <__aeabi_dsub+0x41a>
 8002c6c:	4a80      	ldr	r2, [pc, #512]	; (8002e70 <__aeabi_dsub+0x6d4>)
 8002c6e:	4290      	cmp	r0, r2
 8002c70:	d100      	bne.n	8002c74 <__aeabi_dsub+0x4d8>
 8002c72:	e0e9      	b.n	8002e48 <__aeabi_dsub+0x6ac>
 8002c74:	19df      	adds	r7, r3, r7
 8002c76:	429f      	cmp	r7, r3
 8002c78:	419b      	sbcs	r3, r3
 8002c7a:	4461      	add	r1, ip
 8002c7c:	425b      	negs	r3, r3
 8002c7e:	18c9      	adds	r1, r1, r3
 8002c80:	07cc      	lsls	r4, r1, #31
 8002c82:	087f      	lsrs	r7, r7, #1
 8002c84:	084b      	lsrs	r3, r1, #1
 8002c86:	4699      	mov	r9, r3
 8002c88:	4680      	mov	r8, r0
 8002c8a:	433c      	orrs	r4, r7
 8002c8c:	e6f4      	b.n	8002a78 <__aeabi_dsub+0x2dc>
 8002c8e:	1afc      	subs	r4, r7, r3
 8002c90:	42a7      	cmp	r7, r4
 8002c92:	41bf      	sbcs	r7, r7
 8002c94:	4663      	mov	r3, ip
 8002c96:	427f      	negs	r7, r7
 8002c98:	1ac9      	subs	r1, r1, r3
 8002c9a:	1bcb      	subs	r3, r1, r7
 8002c9c:	4699      	mov	r9, r3
 8002c9e:	465d      	mov	r5, fp
 8002ca0:	e5d5      	b.n	800284e <__aeabi_dsub+0xb2>
 8002ca2:	08ff      	lsrs	r7, r7, #3
 8002ca4:	074b      	lsls	r3, r1, #29
 8002ca6:	465d      	mov	r5, fp
 8002ca8:	433b      	orrs	r3, r7
 8002caa:	08cc      	lsrs	r4, r1, #3
 8002cac:	e6ee      	b.n	8002a8c <__aeabi_dsub+0x2f0>
 8002cae:	4662      	mov	r2, ip
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	d000      	beq.n	8002cb6 <__aeabi_dsub+0x51a>
 8002cb4:	e082      	b.n	8002dbc <__aeabi_dsub+0x620>
 8002cb6:	000b      	movs	r3, r1
 8002cb8:	433b      	orrs	r3, r7
 8002cba:	d11b      	bne.n	8002cf4 <__aeabi_dsub+0x558>
 8002cbc:	2480      	movs	r4, #128	; 0x80
 8002cbe:	2500      	movs	r5, #0
 8002cc0:	0324      	lsls	r4, r4, #12
 8002cc2:	e6f9      	b.n	8002ab8 <__aeabi_dsub+0x31c>
 8002cc4:	19dc      	adds	r4, r3, r7
 8002cc6:	429c      	cmp	r4, r3
 8002cc8:	419b      	sbcs	r3, r3
 8002cca:	4461      	add	r1, ip
 8002ccc:	4689      	mov	r9, r1
 8002cce:	425b      	negs	r3, r3
 8002cd0:	4499      	add	r9, r3
 8002cd2:	464b      	mov	r3, r9
 8002cd4:	021b      	lsls	r3, r3, #8
 8002cd6:	d444      	bmi.n	8002d62 <__aeabi_dsub+0x5c6>
 8002cd8:	2301      	movs	r3, #1
 8002cda:	4698      	mov	r8, r3
 8002cdc:	e6cc      	b.n	8002a78 <__aeabi_dsub+0x2dc>
 8002cde:	1bdc      	subs	r4, r3, r7
 8002ce0:	4662      	mov	r2, ip
 8002ce2:	42a3      	cmp	r3, r4
 8002ce4:	419b      	sbcs	r3, r3
 8002ce6:	1a51      	subs	r1, r2, r1
 8002ce8:	425b      	negs	r3, r3
 8002cea:	1acb      	subs	r3, r1, r3
 8002cec:	4699      	mov	r9, r3
 8002cee:	2301      	movs	r3, #1
 8002cf0:	4698      	mov	r8, r3
 8002cf2:	e5a4      	b.n	800283e <__aeabi_dsub+0xa2>
 8002cf4:	08ff      	lsrs	r7, r7, #3
 8002cf6:	074b      	lsls	r3, r1, #29
 8002cf8:	465d      	mov	r5, fp
 8002cfa:	433b      	orrs	r3, r7
 8002cfc:	08cc      	lsrs	r4, r1, #3
 8002cfe:	e6d7      	b.n	8002ab0 <__aeabi_dsub+0x314>
 8002d00:	4662      	mov	r2, ip
 8002d02:	431a      	orrs	r2, r3
 8002d04:	0014      	movs	r4, r2
 8002d06:	1e63      	subs	r3, r4, #1
 8002d08:	419c      	sbcs	r4, r3
 8002d0a:	e679      	b.n	8002a00 <__aeabi_dsub+0x264>
 8002d0c:	0015      	movs	r5, r2
 8002d0e:	4664      	mov	r4, ip
 8002d10:	3d20      	subs	r5, #32
 8002d12:	40ec      	lsrs	r4, r5
 8002d14:	46a0      	mov	r8, r4
 8002d16:	2a20      	cmp	r2, #32
 8002d18:	d005      	beq.n	8002d26 <__aeabi_dsub+0x58a>
 8002d1a:	2540      	movs	r5, #64	; 0x40
 8002d1c:	4664      	mov	r4, ip
 8002d1e:	1aaa      	subs	r2, r5, r2
 8002d20:	4094      	lsls	r4, r2
 8002d22:	4323      	orrs	r3, r4
 8002d24:	469a      	mov	sl, r3
 8002d26:	4654      	mov	r4, sl
 8002d28:	1e63      	subs	r3, r4, #1
 8002d2a:	419c      	sbcs	r4, r3
 8002d2c:	4643      	mov	r3, r8
 8002d2e:	4323      	orrs	r3, r4
 8002d30:	e773      	b.n	8002c1a <__aeabi_dsub+0x47e>
 8002d32:	4662      	mov	r2, ip
 8002d34:	431a      	orrs	r2, r3
 8002d36:	d023      	beq.n	8002d80 <__aeabi_dsub+0x5e4>
 8002d38:	000a      	movs	r2, r1
 8002d3a:	433a      	orrs	r2, r7
 8002d3c:	d000      	beq.n	8002d40 <__aeabi_dsub+0x5a4>
 8002d3e:	e0a0      	b.n	8002e82 <__aeabi_dsub+0x6e6>
 8002d40:	4662      	mov	r2, ip
 8002d42:	08db      	lsrs	r3, r3, #3
 8002d44:	0752      	lsls	r2, r2, #29
 8002d46:	4313      	orrs	r3, r2
 8002d48:	4662      	mov	r2, ip
 8002d4a:	08d4      	lsrs	r4, r2, #3
 8002d4c:	e6b0      	b.n	8002ab0 <__aeabi_dsub+0x314>
 8002d4e:	000b      	movs	r3, r1
 8002d50:	433b      	orrs	r3, r7
 8002d52:	d100      	bne.n	8002d56 <__aeabi_dsub+0x5ba>
 8002d54:	e728      	b.n	8002ba8 <__aeabi_dsub+0x40c>
 8002d56:	08ff      	lsrs	r7, r7, #3
 8002d58:	074b      	lsls	r3, r1, #29
 8002d5a:	465d      	mov	r5, fp
 8002d5c:	433b      	orrs	r3, r7
 8002d5e:	08cc      	lsrs	r4, r1, #3
 8002d60:	e697      	b.n	8002a92 <__aeabi_dsub+0x2f6>
 8002d62:	2302      	movs	r3, #2
 8002d64:	4698      	mov	r8, r3
 8002d66:	e736      	b.n	8002bd6 <__aeabi_dsub+0x43a>
 8002d68:	1afc      	subs	r4, r7, r3
 8002d6a:	42a7      	cmp	r7, r4
 8002d6c:	41bf      	sbcs	r7, r7
 8002d6e:	4663      	mov	r3, ip
 8002d70:	427f      	negs	r7, r7
 8002d72:	1ac9      	subs	r1, r1, r3
 8002d74:	1bcb      	subs	r3, r1, r7
 8002d76:	4699      	mov	r9, r3
 8002d78:	2301      	movs	r3, #1
 8002d7a:	465d      	mov	r5, fp
 8002d7c:	4698      	mov	r8, r3
 8002d7e:	e55e      	b.n	800283e <__aeabi_dsub+0xa2>
 8002d80:	074b      	lsls	r3, r1, #29
 8002d82:	08ff      	lsrs	r7, r7, #3
 8002d84:	433b      	orrs	r3, r7
 8002d86:	08cc      	lsrs	r4, r1, #3
 8002d88:	e692      	b.n	8002ab0 <__aeabi_dsub+0x314>
 8002d8a:	1bdc      	subs	r4, r3, r7
 8002d8c:	4660      	mov	r0, ip
 8002d8e:	42a3      	cmp	r3, r4
 8002d90:	41b6      	sbcs	r6, r6
 8002d92:	1a40      	subs	r0, r0, r1
 8002d94:	4276      	negs	r6, r6
 8002d96:	1b80      	subs	r0, r0, r6
 8002d98:	4681      	mov	r9, r0
 8002d9a:	0200      	lsls	r0, r0, #8
 8002d9c:	d560      	bpl.n	8002e60 <__aeabi_dsub+0x6c4>
 8002d9e:	1afc      	subs	r4, r7, r3
 8002da0:	42a7      	cmp	r7, r4
 8002da2:	41bf      	sbcs	r7, r7
 8002da4:	4663      	mov	r3, ip
 8002da6:	427f      	negs	r7, r7
 8002da8:	1ac9      	subs	r1, r1, r3
 8002daa:	1bcb      	subs	r3, r1, r7
 8002dac:	4699      	mov	r9, r3
 8002dae:	465d      	mov	r5, fp
 8002db0:	e576      	b.n	80028a0 <__aeabi_dsub+0x104>
 8002db2:	08ff      	lsrs	r7, r7, #3
 8002db4:	074b      	lsls	r3, r1, #29
 8002db6:	433b      	orrs	r3, r7
 8002db8:	08cc      	lsrs	r4, r1, #3
 8002dba:	e667      	b.n	8002a8c <__aeabi_dsub+0x2f0>
 8002dbc:	000a      	movs	r2, r1
 8002dbe:	08db      	lsrs	r3, r3, #3
 8002dc0:	433a      	orrs	r2, r7
 8002dc2:	d100      	bne.n	8002dc6 <__aeabi_dsub+0x62a>
 8002dc4:	e66f      	b.n	8002aa6 <__aeabi_dsub+0x30a>
 8002dc6:	4662      	mov	r2, ip
 8002dc8:	0752      	lsls	r2, r2, #29
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	4662      	mov	r2, ip
 8002dce:	08d4      	lsrs	r4, r2, #3
 8002dd0:	2280      	movs	r2, #128	; 0x80
 8002dd2:	0312      	lsls	r2, r2, #12
 8002dd4:	4214      	tst	r4, r2
 8002dd6:	d007      	beq.n	8002de8 <__aeabi_dsub+0x64c>
 8002dd8:	08c8      	lsrs	r0, r1, #3
 8002dda:	4210      	tst	r0, r2
 8002ddc:	d104      	bne.n	8002de8 <__aeabi_dsub+0x64c>
 8002dde:	465d      	mov	r5, fp
 8002de0:	0004      	movs	r4, r0
 8002de2:	08fb      	lsrs	r3, r7, #3
 8002de4:	0749      	lsls	r1, r1, #29
 8002de6:	430b      	orrs	r3, r1
 8002de8:	0f5a      	lsrs	r2, r3, #29
 8002dea:	00db      	lsls	r3, r3, #3
 8002dec:	08db      	lsrs	r3, r3, #3
 8002dee:	0752      	lsls	r2, r2, #29
 8002df0:	4313      	orrs	r3, r2
 8002df2:	e65d      	b.n	8002ab0 <__aeabi_dsub+0x314>
 8002df4:	074b      	lsls	r3, r1, #29
 8002df6:	08ff      	lsrs	r7, r7, #3
 8002df8:	433b      	orrs	r3, r7
 8002dfa:	08cc      	lsrs	r4, r1, #3
 8002dfc:	e649      	b.n	8002a92 <__aeabi_dsub+0x2f6>
 8002dfe:	19dc      	adds	r4, r3, r7
 8002e00:	429c      	cmp	r4, r3
 8002e02:	419b      	sbcs	r3, r3
 8002e04:	4461      	add	r1, ip
 8002e06:	4689      	mov	r9, r1
 8002e08:	425b      	negs	r3, r3
 8002e0a:	4499      	add	r9, r3
 8002e0c:	464b      	mov	r3, r9
 8002e0e:	021b      	lsls	r3, r3, #8
 8002e10:	d400      	bmi.n	8002e14 <__aeabi_dsub+0x678>
 8002e12:	e631      	b.n	8002a78 <__aeabi_dsub+0x2dc>
 8002e14:	464a      	mov	r2, r9
 8002e16:	4b17      	ldr	r3, [pc, #92]	; (8002e74 <__aeabi_dsub+0x6d8>)
 8002e18:	401a      	ands	r2, r3
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	4691      	mov	r9, r2
 8002e1e:	4698      	mov	r8, r3
 8002e20:	e62a      	b.n	8002a78 <__aeabi_dsub+0x2dc>
 8002e22:	0016      	movs	r6, r2
 8002e24:	4664      	mov	r4, ip
 8002e26:	3e20      	subs	r6, #32
 8002e28:	40f4      	lsrs	r4, r6
 8002e2a:	46a0      	mov	r8, r4
 8002e2c:	2a20      	cmp	r2, #32
 8002e2e:	d005      	beq.n	8002e3c <__aeabi_dsub+0x6a0>
 8002e30:	2640      	movs	r6, #64	; 0x40
 8002e32:	4664      	mov	r4, ip
 8002e34:	1ab2      	subs	r2, r6, r2
 8002e36:	4094      	lsls	r4, r2
 8002e38:	4323      	orrs	r3, r4
 8002e3a:	469a      	mov	sl, r3
 8002e3c:	4654      	mov	r4, sl
 8002e3e:	1e63      	subs	r3, r4, #1
 8002e40:	419c      	sbcs	r4, r3
 8002e42:	4643      	mov	r3, r8
 8002e44:	431c      	orrs	r4, r3
 8002e46:	e5db      	b.n	8002a00 <__aeabi_dsub+0x264>
 8002e48:	0002      	movs	r2, r0
 8002e4a:	2400      	movs	r4, #0
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	e548      	b.n	80028e2 <__aeabi_dsub+0x146>
 8002e50:	19dc      	adds	r4, r3, r7
 8002e52:	42bc      	cmp	r4, r7
 8002e54:	41bf      	sbcs	r7, r7
 8002e56:	4461      	add	r1, ip
 8002e58:	4689      	mov	r9, r1
 8002e5a:	427f      	negs	r7, r7
 8002e5c:	44b9      	add	r9, r7
 8002e5e:	e738      	b.n	8002cd2 <__aeabi_dsub+0x536>
 8002e60:	464b      	mov	r3, r9
 8002e62:	4323      	orrs	r3, r4
 8002e64:	d100      	bne.n	8002e68 <__aeabi_dsub+0x6cc>
 8002e66:	e69f      	b.n	8002ba8 <__aeabi_dsub+0x40c>
 8002e68:	e606      	b.n	8002a78 <__aeabi_dsub+0x2dc>
 8002e6a:	46c0      	nop			; (mov r8, r8)
 8002e6c:	000007fe 	.word	0x000007fe
 8002e70:	000007ff 	.word	0x000007ff
 8002e74:	ff7fffff 	.word	0xff7fffff
 8002e78:	08ff      	lsrs	r7, r7, #3
 8002e7a:	074b      	lsls	r3, r1, #29
 8002e7c:	433b      	orrs	r3, r7
 8002e7e:	08cc      	lsrs	r4, r1, #3
 8002e80:	e616      	b.n	8002ab0 <__aeabi_dsub+0x314>
 8002e82:	4662      	mov	r2, ip
 8002e84:	08db      	lsrs	r3, r3, #3
 8002e86:	0752      	lsls	r2, r2, #29
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	4662      	mov	r2, ip
 8002e8c:	08d4      	lsrs	r4, r2, #3
 8002e8e:	2280      	movs	r2, #128	; 0x80
 8002e90:	0312      	lsls	r2, r2, #12
 8002e92:	4214      	tst	r4, r2
 8002e94:	d007      	beq.n	8002ea6 <__aeabi_dsub+0x70a>
 8002e96:	08c8      	lsrs	r0, r1, #3
 8002e98:	4210      	tst	r0, r2
 8002e9a:	d104      	bne.n	8002ea6 <__aeabi_dsub+0x70a>
 8002e9c:	465d      	mov	r5, fp
 8002e9e:	0004      	movs	r4, r0
 8002ea0:	08fb      	lsrs	r3, r7, #3
 8002ea2:	0749      	lsls	r1, r1, #29
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	0f5a      	lsrs	r2, r3, #29
 8002ea8:	00db      	lsls	r3, r3, #3
 8002eaa:	0752      	lsls	r2, r2, #29
 8002eac:	08db      	lsrs	r3, r3, #3
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	e5fe      	b.n	8002ab0 <__aeabi_dsub+0x314>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	4a01      	ldr	r2, [pc, #4]	; (8002ebc <__aeabi_dsub+0x720>)
 8002eb6:	001c      	movs	r4, r3
 8002eb8:	e513      	b.n	80028e2 <__aeabi_dsub+0x146>
 8002eba:	46c0      	nop			; (mov r8, r8)
 8002ebc:	000007ff 	.word	0x000007ff

08002ec0 <__aeabi_dcmpun>:
 8002ec0:	b570      	push	{r4, r5, r6, lr}
 8002ec2:	0005      	movs	r5, r0
 8002ec4:	480c      	ldr	r0, [pc, #48]	; (8002ef8 <__aeabi_dcmpun+0x38>)
 8002ec6:	031c      	lsls	r4, r3, #12
 8002ec8:	0016      	movs	r6, r2
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	030a      	lsls	r2, r1, #12
 8002ece:	0049      	lsls	r1, r1, #1
 8002ed0:	0b12      	lsrs	r2, r2, #12
 8002ed2:	0d49      	lsrs	r1, r1, #21
 8002ed4:	0b24      	lsrs	r4, r4, #12
 8002ed6:	0d5b      	lsrs	r3, r3, #21
 8002ed8:	4281      	cmp	r1, r0
 8002eda:	d008      	beq.n	8002eee <__aeabi_dcmpun+0x2e>
 8002edc:	4a06      	ldr	r2, [pc, #24]	; (8002ef8 <__aeabi_dcmpun+0x38>)
 8002ede:	2000      	movs	r0, #0
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d103      	bne.n	8002eec <__aeabi_dcmpun+0x2c>
 8002ee4:	0020      	movs	r0, r4
 8002ee6:	4330      	orrs	r0, r6
 8002ee8:	1e43      	subs	r3, r0, #1
 8002eea:	4198      	sbcs	r0, r3
 8002eec:	bd70      	pop	{r4, r5, r6, pc}
 8002eee:	2001      	movs	r0, #1
 8002ef0:	432a      	orrs	r2, r5
 8002ef2:	d1fb      	bne.n	8002eec <__aeabi_dcmpun+0x2c>
 8002ef4:	e7f2      	b.n	8002edc <__aeabi_dcmpun+0x1c>
 8002ef6:	46c0      	nop			; (mov r8, r8)
 8002ef8:	000007ff 	.word	0x000007ff

08002efc <__aeabi_d2iz>:
 8002efc:	000a      	movs	r2, r1
 8002efe:	b530      	push	{r4, r5, lr}
 8002f00:	4c13      	ldr	r4, [pc, #76]	; (8002f50 <__aeabi_d2iz+0x54>)
 8002f02:	0053      	lsls	r3, r2, #1
 8002f04:	0309      	lsls	r1, r1, #12
 8002f06:	0005      	movs	r5, r0
 8002f08:	0b09      	lsrs	r1, r1, #12
 8002f0a:	2000      	movs	r0, #0
 8002f0c:	0d5b      	lsrs	r3, r3, #21
 8002f0e:	0fd2      	lsrs	r2, r2, #31
 8002f10:	42a3      	cmp	r3, r4
 8002f12:	dd04      	ble.n	8002f1e <__aeabi_d2iz+0x22>
 8002f14:	480f      	ldr	r0, [pc, #60]	; (8002f54 <__aeabi_d2iz+0x58>)
 8002f16:	4283      	cmp	r3, r0
 8002f18:	dd02      	ble.n	8002f20 <__aeabi_d2iz+0x24>
 8002f1a:	4b0f      	ldr	r3, [pc, #60]	; (8002f58 <__aeabi_d2iz+0x5c>)
 8002f1c:	18d0      	adds	r0, r2, r3
 8002f1e:	bd30      	pop	{r4, r5, pc}
 8002f20:	2080      	movs	r0, #128	; 0x80
 8002f22:	0340      	lsls	r0, r0, #13
 8002f24:	4301      	orrs	r1, r0
 8002f26:	480d      	ldr	r0, [pc, #52]	; (8002f5c <__aeabi_d2iz+0x60>)
 8002f28:	1ac0      	subs	r0, r0, r3
 8002f2a:	281f      	cmp	r0, #31
 8002f2c:	dd08      	ble.n	8002f40 <__aeabi_d2iz+0x44>
 8002f2e:	480c      	ldr	r0, [pc, #48]	; (8002f60 <__aeabi_d2iz+0x64>)
 8002f30:	1ac3      	subs	r3, r0, r3
 8002f32:	40d9      	lsrs	r1, r3
 8002f34:	000b      	movs	r3, r1
 8002f36:	4258      	negs	r0, r3
 8002f38:	2a00      	cmp	r2, #0
 8002f3a:	d1f0      	bne.n	8002f1e <__aeabi_d2iz+0x22>
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	e7ee      	b.n	8002f1e <__aeabi_d2iz+0x22>
 8002f40:	4c08      	ldr	r4, [pc, #32]	; (8002f64 <__aeabi_d2iz+0x68>)
 8002f42:	40c5      	lsrs	r5, r0
 8002f44:	46a4      	mov	ip, r4
 8002f46:	4463      	add	r3, ip
 8002f48:	4099      	lsls	r1, r3
 8002f4a:	000b      	movs	r3, r1
 8002f4c:	432b      	orrs	r3, r5
 8002f4e:	e7f2      	b.n	8002f36 <__aeabi_d2iz+0x3a>
 8002f50:	000003fe 	.word	0x000003fe
 8002f54:	0000041d 	.word	0x0000041d
 8002f58:	7fffffff 	.word	0x7fffffff
 8002f5c:	00000433 	.word	0x00000433
 8002f60:	00000413 	.word	0x00000413
 8002f64:	fffffbed 	.word	0xfffffbed

08002f68 <__aeabi_i2d>:
 8002f68:	b570      	push	{r4, r5, r6, lr}
 8002f6a:	2800      	cmp	r0, #0
 8002f6c:	d016      	beq.n	8002f9c <__aeabi_i2d+0x34>
 8002f6e:	17c3      	asrs	r3, r0, #31
 8002f70:	18c5      	adds	r5, r0, r3
 8002f72:	405d      	eors	r5, r3
 8002f74:	0fc4      	lsrs	r4, r0, #31
 8002f76:	0028      	movs	r0, r5
 8002f78:	f000 f91c 	bl	80031b4 <__clzsi2>
 8002f7c:	4a11      	ldr	r2, [pc, #68]	; (8002fc4 <__aeabi_i2d+0x5c>)
 8002f7e:	1a12      	subs	r2, r2, r0
 8002f80:	280a      	cmp	r0, #10
 8002f82:	dc16      	bgt.n	8002fb2 <__aeabi_i2d+0x4a>
 8002f84:	0003      	movs	r3, r0
 8002f86:	002e      	movs	r6, r5
 8002f88:	3315      	adds	r3, #21
 8002f8a:	409e      	lsls	r6, r3
 8002f8c:	230b      	movs	r3, #11
 8002f8e:	1a18      	subs	r0, r3, r0
 8002f90:	40c5      	lsrs	r5, r0
 8002f92:	0552      	lsls	r2, r2, #21
 8002f94:	032d      	lsls	r5, r5, #12
 8002f96:	0b2d      	lsrs	r5, r5, #12
 8002f98:	0d53      	lsrs	r3, r2, #21
 8002f9a:	e003      	b.n	8002fa4 <__aeabi_i2d+0x3c>
 8002f9c:	2400      	movs	r4, #0
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	2500      	movs	r5, #0
 8002fa2:	2600      	movs	r6, #0
 8002fa4:	051b      	lsls	r3, r3, #20
 8002fa6:	432b      	orrs	r3, r5
 8002fa8:	07e4      	lsls	r4, r4, #31
 8002faa:	4323      	orrs	r3, r4
 8002fac:	0030      	movs	r0, r6
 8002fae:	0019      	movs	r1, r3
 8002fb0:	bd70      	pop	{r4, r5, r6, pc}
 8002fb2:	380b      	subs	r0, #11
 8002fb4:	4085      	lsls	r5, r0
 8002fb6:	0552      	lsls	r2, r2, #21
 8002fb8:	032d      	lsls	r5, r5, #12
 8002fba:	2600      	movs	r6, #0
 8002fbc:	0b2d      	lsrs	r5, r5, #12
 8002fbe:	0d53      	lsrs	r3, r2, #21
 8002fc0:	e7f0      	b.n	8002fa4 <__aeabi_i2d+0x3c>
 8002fc2:	46c0      	nop			; (mov r8, r8)
 8002fc4:	0000041e 	.word	0x0000041e

08002fc8 <__aeabi_ui2d>:
 8002fc8:	b510      	push	{r4, lr}
 8002fca:	1e04      	subs	r4, r0, #0
 8002fcc:	d010      	beq.n	8002ff0 <__aeabi_ui2d+0x28>
 8002fce:	f000 f8f1 	bl	80031b4 <__clzsi2>
 8002fd2:	4b0f      	ldr	r3, [pc, #60]	; (8003010 <__aeabi_ui2d+0x48>)
 8002fd4:	1a1b      	subs	r3, r3, r0
 8002fd6:	280a      	cmp	r0, #10
 8002fd8:	dc11      	bgt.n	8002ffe <__aeabi_ui2d+0x36>
 8002fda:	220b      	movs	r2, #11
 8002fdc:	0021      	movs	r1, r4
 8002fde:	1a12      	subs	r2, r2, r0
 8002fe0:	40d1      	lsrs	r1, r2
 8002fe2:	3015      	adds	r0, #21
 8002fe4:	030a      	lsls	r2, r1, #12
 8002fe6:	055b      	lsls	r3, r3, #21
 8002fe8:	4084      	lsls	r4, r0
 8002fea:	0b12      	lsrs	r2, r2, #12
 8002fec:	0d5b      	lsrs	r3, r3, #21
 8002fee:	e001      	b.n	8002ff4 <__aeabi_ui2d+0x2c>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	051b      	lsls	r3, r3, #20
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	0020      	movs	r0, r4
 8002ffa:	0019      	movs	r1, r3
 8002ffc:	bd10      	pop	{r4, pc}
 8002ffe:	0022      	movs	r2, r4
 8003000:	380b      	subs	r0, #11
 8003002:	4082      	lsls	r2, r0
 8003004:	055b      	lsls	r3, r3, #21
 8003006:	0312      	lsls	r2, r2, #12
 8003008:	2400      	movs	r4, #0
 800300a:	0b12      	lsrs	r2, r2, #12
 800300c:	0d5b      	lsrs	r3, r3, #21
 800300e:	e7f1      	b.n	8002ff4 <__aeabi_ui2d+0x2c>
 8003010:	0000041e 	.word	0x0000041e

08003014 <__aeabi_f2d>:
 8003014:	b570      	push	{r4, r5, r6, lr}
 8003016:	0043      	lsls	r3, r0, #1
 8003018:	0246      	lsls	r6, r0, #9
 800301a:	0fc4      	lsrs	r4, r0, #31
 800301c:	20fe      	movs	r0, #254	; 0xfe
 800301e:	0e1b      	lsrs	r3, r3, #24
 8003020:	1c59      	adds	r1, r3, #1
 8003022:	0a75      	lsrs	r5, r6, #9
 8003024:	4208      	tst	r0, r1
 8003026:	d00c      	beq.n	8003042 <__aeabi_f2d+0x2e>
 8003028:	22e0      	movs	r2, #224	; 0xe0
 800302a:	0092      	lsls	r2, r2, #2
 800302c:	4694      	mov	ip, r2
 800302e:	076d      	lsls	r5, r5, #29
 8003030:	0b36      	lsrs	r6, r6, #12
 8003032:	4463      	add	r3, ip
 8003034:	051b      	lsls	r3, r3, #20
 8003036:	4333      	orrs	r3, r6
 8003038:	07e4      	lsls	r4, r4, #31
 800303a:	4323      	orrs	r3, r4
 800303c:	0028      	movs	r0, r5
 800303e:	0019      	movs	r1, r3
 8003040:	bd70      	pop	{r4, r5, r6, pc}
 8003042:	2b00      	cmp	r3, #0
 8003044:	d114      	bne.n	8003070 <__aeabi_f2d+0x5c>
 8003046:	2d00      	cmp	r5, #0
 8003048:	d01b      	beq.n	8003082 <__aeabi_f2d+0x6e>
 800304a:	0028      	movs	r0, r5
 800304c:	f000 f8b2 	bl	80031b4 <__clzsi2>
 8003050:	280a      	cmp	r0, #10
 8003052:	dc1c      	bgt.n	800308e <__aeabi_f2d+0x7a>
 8003054:	230b      	movs	r3, #11
 8003056:	002e      	movs	r6, r5
 8003058:	1a1b      	subs	r3, r3, r0
 800305a:	40de      	lsrs	r6, r3
 800305c:	0003      	movs	r3, r0
 800305e:	3315      	adds	r3, #21
 8003060:	409d      	lsls	r5, r3
 8003062:	4a0e      	ldr	r2, [pc, #56]	; (800309c <__aeabi_f2d+0x88>)
 8003064:	0336      	lsls	r6, r6, #12
 8003066:	1a12      	subs	r2, r2, r0
 8003068:	0552      	lsls	r2, r2, #21
 800306a:	0b36      	lsrs	r6, r6, #12
 800306c:	0d53      	lsrs	r3, r2, #21
 800306e:	e7e1      	b.n	8003034 <__aeabi_f2d+0x20>
 8003070:	2d00      	cmp	r5, #0
 8003072:	d009      	beq.n	8003088 <__aeabi_f2d+0x74>
 8003074:	2280      	movs	r2, #128	; 0x80
 8003076:	0b36      	lsrs	r6, r6, #12
 8003078:	0312      	lsls	r2, r2, #12
 800307a:	4b09      	ldr	r3, [pc, #36]	; (80030a0 <__aeabi_f2d+0x8c>)
 800307c:	076d      	lsls	r5, r5, #29
 800307e:	4316      	orrs	r6, r2
 8003080:	e7d8      	b.n	8003034 <__aeabi_f2d+0x20>
 8003082:	2300      	movs	r3, #0
 8003084:	2600      	movs	r6, #0
 8003086:	e7d5      	b.n	8003034 <__aeabi_f2d+0x20>
 8003088:	2600      	movs	r6, #0
 800308a:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <__aeabi_f2d+0x8c>)
 800308c:	e7d2      	b.n	8003034 <__aeabi_f2d+0x20>
 800308e:	0003      	movs	r3, r0
 8003090:	3b0b      	subs	r3, #11
 8003092:	409d      	lsls	r5, r3
 8003094:	002e      	movs	r6, r5
 8003096:	2500      	movs	r5, #0
 8003098:	e7e3      	b.n	8003062 <__aeabi_f2d+0x4e>
 800309a:	46c0      	nop			; (mov r8, r8)
 800309c:	00000389 	.word	0x00000389
 80030a0:	000007ff 	.word	0x000007ff

080030a4 <__aeabi_d2f>:
 80030a4:	0002      	movs	r2, r0
 80030a6:	004b      	lsls	r3, r1, #1
 80030a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030aa:	0d5b      	lsrs	r3, r3, #21
 80030ac:	030c      	lsls	r4, r1, #12
 80030ae:	4e3d      	ldr	r6, [pc, #244]	; (80031a4 <__aeabi_d2f+0x100>)
 80030b0:	0a64      	lsrs	r4, r4, #9
 80030b2:	0f40      	lsrs	r0, r0, #29
 80030b4:	1c5f      	adds	r7, r3, #1
 80030b6:	0fc9      	lsrs	r1, r1, #31
 80030b8:	4304      	orrs	r4, r0
 80030ba:	00d5      	lsls	r5, r2, #3
 80030bc:	4237      	tst	r7, r6
 80030be:	d00a      	beq.n	80030d6 <__aeabi_d2f+0x32>
 80030c0:	4839      	ldr	r0, [pc, #228]	; (80031a8 <__aeabi_d2f+0x104>)
 80030c2:	181e      	adds	r6, r3, r0
 80030c4:	2efe      	cmp	r6, #254	; 0xfe
 80030c6:	dd16      	ble.n	80030f6 <__aeabi_d2f+0x52>
 80030c8:	20ff      	movs	r0, #255	; 0xff
 80030ca:	2400      	movs	r4, #0
 80030cc:	05c0      	lsls	r0, r0, #23
 80030ce:	4320      	orrs	r0, r4
 80030d0:	07c9      	lsls	r1, r1, #31
 80030d2:	4308      	orrs	r0, r1
 80030d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d106      	bne.n	80030e8 <__aeabi_d2f+0x44>
 80030da:	432c      	orrs	r4, r5
 80030dc:	d026      	beq.n	800312c <__aeabi_d2f+0x88>
 80030de:	2205      	movs	r2, #5
 80030e0:	0192      	lsls	r2, r2, #6
 80030e2:	0a54      	lsrs	r4, r2, #9
 80030e4:	b2d8      	uxtb	r0, r3
 80030e6:	e7f1      	b.n	80030cc <__aeabi_d2f+0x28>
 80030e8:	4325      	orrs	r5, r4
 80030ea:	d0ed      	beq.n	80030c8 <__aeabi_d2f+0x24>
 80030ec:	2080      	movs	r0, #128	; 0x80
 80030ee:	03c0      	lsls	r0, r0, #15
 80030f0:	4304      	orrs	r4, r0
 80030f2:	20ff      	movs	r0, #255	; 0xff
 80030f4:	e7ea      	b.n	80030cc <__aeabi_d2f+0x28>
 80030f6:	2e00      	cmp	r6, #0
 80030f8:	dd1b      	ble.n	8003132 <__aeabi_d2f+0x8e>
 80030fa:	0192      	lsls	r2, r2, #6
 80030fc:	1e53      	subs	r3, r2, #1
 80030fe:	419a      	sbcs	r2, r3
 8003100:	00e4      	lsls	r4, r4, #3
 8003102:	0f6d      	lsrs	r5, r5, #29
 8003104:	4322      	orrs	r2, r4
 8003106:	432a      	orrs	r2, r5
 8003108:	0753      	lsls	r3, r2, #29
 800310a:	d048      	beq.n	800319e <__aeabi_d2f+0xfa>
 800310c:	230f      	movs	r3, #15
 800310e:	4013      	ands	r3, r2
 8003110:	2b04      	cmp	r3, #4
 8003112:	d000      	beq.n	8003116 <__aeabi_d2f+0x72>
 8003114:	3204      	adds	r2, #4
 8003116:	2380      	movs	r3, #128	; 0x80
 8003118:	04db      	lsls	r3, r3, #19
 800311a:	4013      	ands	r3, r2
 800311c:	d03f      	beq.n	800319e <__aeabi_d2f+0xfa>
 800311e:	1c70      	adds	r0, r6, #1
 8003120:	2efe      	cmp	r6, #254	; 0xfe
 8003122:	d0d1      	beq.n	80030c8 <__aeabi_d2f+0x24>
 8003124:	0192      	lsls	r2, r2, #6
 8003126:	0a54      	lsrs	r4, r2, #9
 8003128:	b2c0      	uxtb	r0, r0
 800312a:	e7cf      	b.n	80030cc <__aeabi_d2f+0x28>
 800312c:	2000      	movs	r0, #0
 800312e:	2400      	movs	r4, #0
 8003130:	e7cc      	b.n	80030cc <__aeabi_d2f+0x28>
 8003132:	0032      	movs	r2, r6
 8003134:	3217      	adds	r2, #23
 8003136:	db22      	blt.n	800317e <__aeabi_d2f+0xda>
 8003138:	2080      	movs	r0, #128	; 0x80
 800313a:	0400      	lsls	r0, r0, #16
 800313c:	4320      	orrs	r0, r4
 800313e:	241e      	movs	r4, #30
 8003140:	1ba4      	subs	r4, r4, r6
 8003142:	2c1f      	cmp	r4, #31
 8003144:	dd1d      	ble.n	8003182 <__aeabi_d2f+0xde>
 8003146:	2202      	movs	r2, #2
 8003148:	4252      	negs	r2, r2
 800314a:	1b96      	subs	r6, r2, r6
 800314c:	0002      	movs	r2, r0
 800314e:	40f2      	lsrs	r2, r6
 8003150:	0016      	movs	r6, r2
 8003152:	2c20      	cmp	r4, #32
 8003154:	d004      	beq.n	8003160 <__aeabi_d2f+0xbc>
 8003156:	4a15      	ldr	r2, [pc, #84]	; (80031ac <__aeabi_d2f+0x108>)
 8003158:	4694      	mov	ip, r2
 800315a:	4463      	add	r3, ip
 800315c:	4098      	lsls	r0, r3
 800315e:	4305      	orrs	r5, r0
 8003160:	002a      	movs	r2, r5
 8003162:	1e53      	subs	r3, r2, #1
 8003164:	419a      	sbcs	r2, r3
 8003166:	4332      	orrs	r2, r6
 8003168:	2600      	movs	r6, #0
 800316a:	0753      	lsls	r3, r2, #29
 800316c:	d1ce      	bne.n	800310c <__aeabi_d2f+0x68>
 800316e:	2480      	movs	r4, #128	; 0x80
 8003170:	0013      	movs	r3, r2
 8003172:	04e4      	lsls	r4, r4, #19
 8003174:	2001      	movs	r0, #1
 8003176:	4023      	ands	r3, r4
 8003178:	4222      	tst	r2, r4
 800317a:	d1d3      	bne.n	8003124 <__aeabi_d2f+0x80>
 800317c:	e7b0      	b.n	80030e0 <__aeabi_d2f+0x3c>
 800317e:	2300      	movs	r3, #0
 8003180:	e7ad      	b.n	80030de <__aeabi_d2f+0x3a>
 8003182:	4a0b      	ldr	r2, [pc, #44]	; (80031b0 <__aeabi_d2f+0x10c>)
 8003184:	4694      	mov	ip, r2
 8003186:	002a      	movs	r2, r5
 8003188:	40e2      	lsrs	r2, r4
 800318a:	0014      	movs	r4, r2
 800318c:	002a      	movs	r2, r5
 800318e:	4463      	add	r3, ip
 8003190:	409a      	lsls	r2, r3
 8003192:	4098      	lsls	r0, r3
 8003194:	1e55      	subs	r5, r2, #1
 8003196:	41aa      	sbcs	r2, r5
 8003198:	4302      	orrs	r2, r0
 800319a:	4322      	orrs	r2, r4
 800319c:	e7e4      	b.n	8003168 <__aeabi_d2f+0xc4>
 800319e:	0033      	movs	r3, r6
 80031a0:	e79e      	b.n	80030e0 <__aeabi_d2f+0x3c>
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	000007fe 	.word	0x000007fe
 80031a8:	fffffc80 	.word	0xfffffc80
 80031ac:	fffffca2 	.word	0xfffffca2
 80031b0:	fffffc82 	.word	0xfffffc82

080031b4 <__clzsi2>:
 80031b4:	211c      	movs	r1, #28
 80031b6:	2301      	movs	r3, #1
 80031b8:	041b      	lsls	r3, r3, #16
 80031ba:	4298      	cmp	r0, r3
 80031bc:	d301      	bcc.n	80031c2 <__clzsi2+0xe>
 80031be:	0c00      	lsrs	r0, r0, #16
 80031c0:	3910      	subs	r1, #16
 80031c2:	0a1b      	lsrs	r3, r3, #8
 80031c4:	4298      	cmp	r0, r3
 80031c6:	d301      	bcc.n	80031cc <__clzsi2+0x18>
 80031c8:	0a00      	lsrs	r0, r0, #8
 80031ca:	3908      	subs	r1, #8
 80031cc:	091b      	lsrs	r3, r3, #4
 80031ce:	4298      	cmp	r0, r3
 80031d0:	d301      	bcc.n	80031d6 <__clzsi2+0x22>
 80031d2:	0900      	lsrs	r0, r0, #4
 80031d4:	3904      	subs	r1, #4
 80031d6:	a202      	add	r2, pc, #8	; (adr r2, 80031e0 <__clzsi2+0x2c>)
 80031d8:	5c10      	ldrb	r0, [r2, r0]
 80031da:	1840      	adds	r0, r0, r1
 80031dc:	4770      	bx	lr
 80031de:	46c0      	nop			; (mov r8, r8)
 80031e0:	02020304 	.word	0x02020304
 80031e4:	01010101 	.word	0x01010101
	...

080031f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80031f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031f2:	46c6      	mov	lr, r8
 80031f4:	b500      	push	{lr}
 80031f6:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031f8:	2214      	movs	r2, #20
 80031fa:	2100      	movs	r1, #0
 80031fc:	a805      	add	r0, sp, #20
 80031fe:	f005 febd 	bl	8008f7c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003202:	4b36      	ldr	r3, [pc, #216]	; (80032dc <MX_GPIO_Init+0xec>)
 8003204:	6959      	ldr	r1, [r3, #20]
 8003206:	2080      	movs	r0, #128	; 0x80
 8003208:	0300      	lsls	r0, r0, #12
 800320a:	4301      	orrs	r1, r0
 800320c:	6159      	str	r1, [r3, #20]
 800320e:	695a      	ldr	r2, [r3, #20]
 8003210:	4002      	ands	r2, r0
 8003212:	9201      	str	r2, [sp, #4]
 8003214:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003216:	6959      	ldr	r1, [r3, #20]
 8003218:	2080      	movs	r0, #128	; 0x80
 800321a:	03c0      	lsls	r0, r0, #15
 800321c:	4301      	orrs	r1, r0
 800321e:	6159      	str	r1, [r3, #20]
 8003220:	695a      	ldr	r2, [r3, #20]
 8003222:	4002      	ands	r2, r0
 8003224:	9202      	str	r2, [sp, #8]
 8003226:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003228:	6959      	ldr	r1, [r3, #20]
 800322a:	2080      	movs	r0, #128	; 0x80
 800322c:	0280      	lsls	r0, r0, #10
 800322e:	4301      	orrs	r1, r0
 8003230:	6159      	str	r1, [r3, #20]
 8003232:	695a      	ldr	r2, [r3, #20]
 8003234:	4002      	ands	r2, r0
 8003236:	9203      	str	r2, [sp, #12]
 8003238:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800323a:	695a      	ldr	r2, [r3, #20]
 800323c:	2180      	movs	r1, #128	; 0x80
 800323e:	02c9      	lsls	r1, r1, #11
 8003240:	430a      	orrs	r2, r1
 8003242:	615a      	str	r2, [r3, #20]
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	400b      	ands	r3, r1
 8003248:	9304      	str	r3, [sp, #16]
 800324a:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Rest_GPIO_Port, Rest_Pin, GPIO_PIN_RESET);
 800324c:	2390      	movs	r3, #144	; 0x90
 800324e:	05db      	lsls	r3, r3, #23
 8003250:	4698      	mov	r8, r3
 8003252:	2200      	movs	r2, #0
 8003254:	2180      	movs	r1, #128	; 0x80
 8003256:	0018      	movs	r0, r3
 8003258:	f000 fdf3 	bl	8003e42 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(limit_y_GPIO_Port, limit_y_Pin, GPIO_PIN_RESET);
 800325c:	4f20      	ldr	r7, [pc, #128]	; (80032e0 <MX_GPIO_Init+0xf0>)
 800325e:	2200      	movs	r2, #0
 8003260:	2140      	movs	r1, #64	; 0x40
 8003262:	0038      	movs	r0, r7
 8003264:	f000 fded 	bl	8003e42 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003268:	4d1e      	ldr	r5, [pc, #120]	; (80032e4 <MX_GPIO_Init+0xf4>)
 800326a:	2200      	movs	r2, #0
 800326c:	2120      	movs	r1, #32
 800326e:	0028      	movs	r0, r5
 8003270:	f000 fde7 	bl	8003e42 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encoder_CLEAR_Pin;
 8003274:	2380      	movs	r3, #128	; 0x80
 8003276:	019b      	lsls	r3, r3, #6
 8003278:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800327a:	2400      	movs	r4, #0
 800327c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(Encoder_CLEAR_GPIO_Port, &GPIO_InitStruct);
 8003280:	a905      	add	r1, sp, #20
 8003282:	0038      	movs	r0, r7
 8003284:	f000 fd08 	bl	8003c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rest_Pin;
 8003288:	2380      	movs	r3, #128	; 0x80
 800328a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800328c:	2601      	movs	r6, #1
 800328e:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003290:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003292:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(Rest_GPIO_Port, &GPIO_InitStruct);
 8003294:	a905      	add	r1, sp, #20
 8003296:	4640      	mov	r0, r8
 8003298:	f000 fcfe 	bl	8003c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = limit_x_Pin;
 800329c:	2380      	movs	r3, #128	; 0x80
 800329e:	021b      	lsls	r3, r3, #8
 80032a0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032a2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a4:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(limit_x_GPIO_Port, &GPIO_InitStruct);
 80032a6:	a905      	add	r1, sp, #20
 80032a8:	0028      	movs	r0, r5
 80032aa:	f000 fcf5 	bl	8003c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = limit_y_Pin;
 80032ae:	2340      	movs	r3, #64	; 0x40
 80032b0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032b2:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032b6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(limit_y_GPIO_Port, &GPIO_InitStruct);
 80032b8:	a905      	add	r1, sp, #20
 80032ba:	0038      	movs	r0, r7
 80032bc:	f000 fcec 	bl	8003c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80032c0:	2320      	movs	r3, #32
 80032c2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032c4:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c6:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032c8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80032ca:	a905      	add	r1, sp, #20
 80032cc:	0028      	movs	r0, r5
 80032ce:	f000 fce3 	bl	8003c98 <HAL_GPIO_Init>

}
 80032d2:	b00a      	add	sp, #40	; 0x28
 80032d4:	bc80      	pop	{r7}
 80032d6:	46b8      	mov	r8, r7
 80032d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032da:	46c0      	nop			; (mov r8, r8)
 80032dc:	40021000 	.word	0x40021000
 80032e0:	48000800 	.word	0x48000800
 80032e4:	48000400 	.word	0x48000400

080032e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032e8:	b570      	push	{r4, r5, r6, lr}
 80032ea:	0004      	movs	r4, r0
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == htim2.Instance) {
 80032ec:	4b23      	ldr	r3, [pc, #140]	; (800337c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	6803      	ldr	r3, [r0, #0]
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d00e      	beq.n	8003314 <HAL_TIM_PeriodElapsedCallback+0x2c>
			motor[0].overflowNum++;
		} else {
			motor[0].overflowNum--;
		}
	  }
	if (htim->Instance == htim3.Instance) {
 80032f6:	4b22      	ldr	r3, [pc, #136]	; (8003380 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6821      	ldr	r1, [r4, #0]
 80032fc:	4299      	cmp	r1, r3
 80032fe:	d016      	beq.n	800332e <HAL_TIM_PeriodElapsedCallback+0x46>
			motor[1].overflowNum++;
		} else {
			motor[1].overflowNum--;
		}
	  }
	if(htim->Instance==htim14.Instance) {
 8003300:	4920      	ldr	r1, [pc, #128]	; (8003384 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8003302:	6809      	ldr	r1, [r1, #0]
 8003304:	6820      	ldr	r0, [r4, #0]
 8003306:	4288      	cmp	r0, r1
 8003308:	d01e      	beq.n	8003348 <HAL_TIM_PeriodElapsedCallback+0x60>
			Motor_Contorl(i);
		}
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 800330a:	6822      	ldr	r2, [r4, #0]
 800330c:	4b1e      	ldr	r3, [pc, #120]	; (8003388 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800330e:	429a      	cmp	r2, r3
 8003310:	d030      	beq.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x8c>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003312:	bd70      	pop	{r4, r5, r6, pc}
		if(0 == __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)){
 8003314:	6813      	ldr	r3, [r2, #0]
 8003316:	06db      	lsls	r3, r3, #27
 8003318:	d404      	bmi.n	8003324 <HAL_TIM_PeriodElapsedCallback+0x3c>
			motor[0].overflowNum++;
 800331a:	491c      	ldr	r1, [pc, #112]	; (800338c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800331c:	688b      	ldr	r3, [r1, #8]
 800331e:	3301      	adds	r3, #1
 8003320:	608b      	str	r3, [r1, #8]
 8003322:	e7e8      	b.n	80032f6 <HAL_TIM_PeriodElapsedCallback+0xe>
			motor[0].overflowNum--;
 8003324:	4919      	ldr	r1, [pc, #100]	; (800338c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003326:	688b      	ldr	r3, [r1, #8]
 8003328:	3b01      	subs	r3, #1
 800332a:	608b      	str	r3, [r1, #8]
 800332c:	e7e3      	b.n	80032f6 <HAL_TIM_PeriodElapsedCallback+0xe>
		if(0 == __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim3)){
 800332e:	6819      	ldr	r1, [r3, #0]
 8003330:	06c9      	lsls	r1, r1, #27
 8003332:	d404      	bmi.n	800333e <HAL_TIM_PeriodElapsedCallback+0x56>
			motor[1].overflowNum++;
 8003334:	4815      	ldr	r0, [pc, #84]	; (800338c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003336:	69c1      	ldr	r1, [r0, #28]
 8003338:	3101      	adds	r1, #1
 800333a:	61c1      	str	r1, [r0, #28]
 800333c:	e7e0      	b.n	8003300 <HAL_TIM_PeriodElapsedCallback+0x18>
			motor[1].overflowNum--;
 800333e:	4813      	ldr	r0, [pc, #76]	; (800338c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003340:	69c1      	ldr	r1, [r0, #28]
 8003342:	3901      	subs	r1, #1
 8003344:	61c1      	str	r1, [r0, #28]
 8003346:	e7db      	b.n	8003300 <HAL_TIM_PeriodElapsedCallback+0x18>
		motor[0].direct = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2);
 8003348:	6811      	ldr	r1, [r2, #0]
 800334a:	2210      	movs	r2, #16
 800334c:	4011      	ands	r1, r2
 800334e:	1e48      	subs	r0, r1, #1
 8003350:	4181      	sbcs	r1, r0
 8003352:	480e      	ldr	r0, [pc, #56]	; (800338c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003354:	7401      	strb	r1, [r0, #16]
		motor[1].direct = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim3);
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	401a      	ands	r2, r3
 800335a:	1e53      	subs	r3, r2, #1
 800335c:	419a      	sbcs	r2, r3
 800335e:	2324      	movs	r3, #36	; 0x24
 8003360:	54c2      	strb	r2, [r0, r3]
		for (int i = 0; i < 2; i++) {
 8003362:	2500      	movs	r5, #0
 8003364:	e003      	b.n	800336e <HAL_TIM_PeriodElapsedCallback+0x86>
			Motor_Contorl(i);
 8003366:	b2e8      	uxtb	r0, r5
 8003368:	f005 fc96 	bl	8008c98 <Motor_Contorl>
		for (int i = 0; i < 2; i++) {
 800336c:	3501      	adds	r5, #1
 800336e:	2d01      	cmp	r5, #1
 8003370:	ddf9      	ble.n	8003366 <HAL_TIM_PeriodElapsedCallback+0x7e>
 8003372:	e7ca      	b.n	800330a <HAL_TIM_PeriodElapsedCallback+0x22>
    HAL_IncTick();
 8003374:	f000 fc30 	bl	8003bd8 <HAL_IncTick>
}
 8003378:	e7cb      	b.n	8003312 <HAL_TIM_PeriodElapsedCallback+0x2a>
 800337a:	46c0      	nop			; (mov r8, r8)
 800337c:	200004c0 	.word	0x200004c0
 8003380:	20000508 	.word	0x20000508
 8003384:	20000430 	.word	0x20000430
 8003388:	40014800 	.word	0x40014800
 800338c:	200017dc 	.word	0x200017dc

08003390 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003390:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003392:	e7fe      	b.n	8003392 <Error_Handler+0x2>

08003394 <SystemClock_Config>:
{
 8003394:	b500      	push	{lr}
 8003396:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003398:	2234      	movs	r2, #52	; 0x34
 800339a:	2100      	movs	r1, #0
 800339c:	a80b      	add	r0, sp, #44	; 0x2c
 800339e:	f005 fded 	bl	8008f7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033a2:	2210      	movs	r2, #16
 80033a4:	2100      	movs	r1, #0
 80033a6:	a807      	add	r0, sp, #28
 80033a8:	f005 fde8 	bl	8008f7c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033ac:	221c      	movs	r2, #28
 80033ae:	2100      	movs	r1, #0
 80033b0:	4668      	mov	r0, sp
 80033b2:	f005 fde3 	bl	8008f7c <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80033b6:	2320      	movs	r3, #32
 80033b8:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80033ba:	3b1f      	subs	r3, #31
 80033bc:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033be:	a80b      	add	r0, sp, #44	; 0x2c
 80033c0:	f001 fd60 	bl	8004e84 <HAL_RCC_OscConfig>
 80033c4:	2800      	cmp	r0, #0
 80033c6:	d118      	bne.n	80033fa <SystemClock_Config+0x66>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80033c8:	2307      	movs	r3, #7
 80033ca:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80033cc:	3b04      	subs	r3, #4
 80033ce:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033d0:	2300      	movs	r3, #0
 80033d2:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80033d4:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80033d6:	2101      	movs	r1, #1
 80033d8:	a807      	add	r0, sp, #28
 80033da:	f002 f845 	bl	8005468 <HAL_RCC_ClockConfig>
 80033de:	2800      	cmp	r0, #0
 80033e0:	d10d      	bne.n	80033fe <SystemClock_Config+0x6a>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80033e2:	2380      	movs	r3, #128	; 0x80
 80033e4:	029b      	lsls	r3, r3, #10
 80033e6:	9300      	str	r3, [sp, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80033e8:	2300      	movs	r3, #0
 80033ea:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033ec:	4668      	mov	r0, sp
 80033ee:	f002 f90f 	bl	8005610 <HAL_RCCEx_PeriphCLKConfig>
 80033f2:	2800      	cmp	r0, #0
 80033f4:	d105      	bne.n	8003402 <SystemClock_Config+0x6e>
}
 80033f6:	b019      	add	sp, #100	; 0x64
 80033f8:	bd00      	pop	{pc}
    Error_Handler();
 80033fa:	f7ff ffc9 	bl	8003390 <Error_Handler>
    Error_Handler();
 80033fe:	f7ff ffc7 	bl	8003390 <Error_Handler>
    Error_Handler();
 8003402:	f7ff ffc5 	bl	8003390 <Error_Handler>
	...

08003408 <main>:
{
 8003408:	b510      	push	{r4, lr}
  HAL_Init();
 800340a:	f000 fbd5 	bl	8003bb8 <HAL_Init>
  SystemClock_Config();
 800340e:	f7ff ffc1 	bl	8003394 <SystemClock_Config>
  MX_GPIO_Init();
 8003412:	f7ff feed 	bl	80031f0 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8003416:	f004 fd1d 	bl	8007e54 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 800341a:	f000 f951 	bl	80036c0 <MX_TIM3_Init>
  MX_TIM2_Init();
 800341e:	f000 f919 	bl	8003654 <MX_TIM2_Init>
  MX_TIM14_Init();
 8003422:	f000 f985 	bl	8003730 <MX_TIM14_Init>
  MX_TIM1_Init();
 8003426:	f000 fa95 	bl	8003954 <MX_TIM1_Init>
  MX_TIM15_Init();
 800342a:	f000 fb17 	bl	8003a5c <MX_TIM15_Init>
  Motor_Init();
 800342e:	f005 f8b5 	bl	800859c <Motor_Init>
  PidInit();
 8003432:	f005 fa59 	bl	80088e8 <PidInit>
  debug_init();
 8003436:	f005 f8a1 	bl	800857c <debug_init>
 800343a:	e00d      	b.n	8003458 <main+0x50>
		  ControlDjStatus(R_M[i].R_status, i);
 800343c:	0122      	lsls	r2, r4, #4
 800343e:	4b09      	ldr	r3, [pc, #36]	; (8003464 <main+0x5c>)
 8003440:	189b      	adds	r3, r3, r2
 8003442:	7b18      	ldrb	r0, [r3, #12]
 8003444:	0021      	movs	r1, r4
 8003446:	f005 f8f5 	bl	8008634 <ControlDjStatus>
	  for(int i = 0; i < 2;i++){
 800344a:	3401      	adds	r4, #1
 800344c:	2c01      	cmp	r4, #1
 800344e:	ddf5      	ble.n	800343c <main+0x34>
		  HAL_Delay(1000); //500
 8003450:	20fa      	movs	r0, #250	; 0xfa
 8003452:	0080      	lsls	r0, r0, #2
 8003454:	f000 fbd2 	bl	8003bfc <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB,LED_Pin);
 8003458:	2120      	movs	r1, #32
 800345a:	4803      	ldr	r0, [pc, #12]	; (8003468 <main+0x60>)
 800345c:	f000 fcf7 	bl	8003e4e <HAL_GPIO_TogglePin>
	  for(int i = 0; i < 2;i++){
 8003460:	2400      	movs	r4, #0
 8003462:	e7f3      	b.n	800344c <main+0x44>
 8003464:	20001754 	.word	0x20001754
 8003468:	48000400 	.word	0x48000400

0800346c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800346c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800346e:	4b0a      	ldr	r3, [pc, #40]	; (8003498 <HAL_MspInit+0x2c>)
 8003470:	6999      	ldr	r1, [r3, #24]
 8003472:	2201      	movs	r2, #1
 8003474:	4311      	orrs	r1, r2
 8003476:	6199      	str	r1, [r3, #24]
 8003478:	6999      	ldr	r1, [r3, #24]
 800347a:	400a      	ands	r2, r1
 800347c:	9200      	str	r2, [sp, #0]
 800347e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003480:	69da      	ldr	r2, [r3, #28]
 8003482:	2180      	movs	r1, #128	; 0x80
 8003484:	0549      	lsls	r1, r1, #21
 8003486:	430a      	orrs	r2, r1
 8003488:	61da      	str	r2, [r3, #28]
 800348a:	69db      	ldr	r3, [r3, #28]
 800348c:	400b      	ands	r3, r1
 800348e:	9301      	str	r3, [sp, #4]
 8003490:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003492:	b002      	add	sp, #8
 8003494:	4770      	bx	lr
 8003496:	46c0      	nop			; (mov r8, r8)
 8003498:	40021000 	.word	0x40021000

0800349c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800349c:	b530      	push	{r4, r5, lr}
 800349e:	b087      	sub	sp, #28
 80034a0:	0005      	movs	r5, r0
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80034a2:	4a20      	ldr	r2, [pc, #128]	; (8003524 <HAL_InitTick+0x88>)
 80034a4:	6991      	ldr	r1, [r2, #24]
 80034a6:	2080      	movs	r0, #128	; 0x80
 80034a8:	02c0      	lsls	r0, r0, #11
 80034aa:	4301      	orrs	r1, r0
 80034ac:	6191      	str	r1, [r2, #24]
 80034ae:	6993      	ldr	r3, [r2, #24]
 80034b0:	4003      	ands	r3, r0
 80034b2:	9300      	str	r3, [sp, #0]
 80034b4:	9b00      	ldr	r3, [sp, #0]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80034b6:	a901      	add	r1, sp, #4
 80034b8:	a802      	add	r0, sp, #8
 80034ba:	f002 f88d 	bl	80055d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80034be:	9b05      	ldr	r3, [sp, #20]
  /* Compute TIM17 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d116      	bne.n	80034f2 <HAL_InitTick+0x56>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80034c4:	f002 f878 	bl	80055b8 <HAL_RCC_GetPCLK1Freq>
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80034c8:	4917      	ldr	r1, [pc, #92]	; (8003528 <HAL_InitTick+0x8c>)
 80034ca:	f7fc fe39 	bl	8000140 <__udivsi3>
 80034ce:	1e43      	subs	r3, r0, #1

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80034d0:	4816      	ldr	r0, [pc, #88]	; (800352c <HAL_InitTick+0x90>)
 80034d2:	4a17      	ldr	r2, [pc, #92]	; (8003530 <HAL_InitTick+0x94>)
 80034d4:	6002      	str	r2, [r0, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80034d6:	4a17      	ldr	r2, [pc, #92]	; (8003534 <HAL_InitTick+0x98>)
 80034d8:	60c2      	str	r2, [r0, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80034da:	6043      	str	r3, [r0, #4]
  htim17.Init.ClockDivision = 0;
 80034dc:	2300      	movs	r3, #0
 80034de:	6103      	str	r3, [r0, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034e0:	6083      	str	r3, [r0, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034e2:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim17);
 80034e4:	f002 fb70 	bl	8005bc8 <HAL_TIM_Base_Init>
 80034e8:	1e04      	subs	r4, r0, #0
  if (status == HAL_OK)
 80034ea:	d006      	beq.n	80034fa <HAL_InitTick+0x5e>
    }
  }

 /* Return function status */
  return status;
}
 80034ec:	0020      	movs	r0, r4
 80034ee:	b007      	add	sp, #28
 80034f0:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80034f2:	f002 f861 	bl	80055b8 <HAL_RCC_GetPCLK1Freq>
 80034f6:	0040      	lsls	r0, r0, #1
 80034f8:	e7e6      	b.n	80034c8 <HAL_InitTick+0x2c>
    status = HAL_TIM_Base_Start_IT(&htim17);
 80034fa:	480c      	ldr	r0, [pc, #48]	; (800352c <HAL_InitTick+0x90>)
 80034fc:	f002 fa2a 	bl	8005954 <HAL_TIM_Base_Start_IT>
 8003500:	1e04      	subs	r4, r0, #0
    if (status == HAL_OK)
 8003502:	d1f3      	bne.n	80034ec <HAL_InitTick+0x50>
        HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8003504:	2016      	movs	r0, #22
 8003506:	f000 fbbb 	bl	8003c80 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800350a:	2d03      	cmp	r5, #3
 800350c:	d901      	bls.n	8003512 <HAL_InitTick+0x76>
        status = HAL_ERROR;
 800350e:	2401      	movs	r4, #1
 8003510:	e7ec      	b.n	80034ec <HAL_InitTick+0x50>
        HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority, 0U);
 8003512:	2200      	movs	r2, #0
 8003514:	0029      	movs	r1, r5
 8003516:	2016      	movs	r0, #22
 8003518:	f000 fb82 	bl	8003c20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800351c:	4b06      	ldr	r3, [pc, #24]	; (8003538 <HAL_InitTick+0x9c>)
 800351e:	601d      	str	r5, [r3, #0]
 8003520:	e7e4      	b.n	80034ec <HAL_InitTick+0x50>
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	40021000 	.word	0x40021000
 8003528:	000f4240 	.word	0x000f4240
 800352c:	2000039c 	.word	0x2000039c
 8003530:	40014800 	.word	0x40014800
 8003534:	000003e7 	.word	0x000003e7
 8003538:	20000008 	.word	0x20000008

0800353c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800353c:	e7fe      	b.n	800353c <NMI_Handler>

0800353e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800353e:	e7fe      	b.n	800353e <HardFault_Handler>

08003540 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003540:	4770      	bx	lr

08003542 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003542:	4770      	bx	lr

08003544 <SysTick_Handler>:
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003544:	4770      	bx	lr
	...

08003548 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003548:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800354a:	4802      	ldr	r0, [pc, #8]	; (8003554 <TIM2_IRQHandler+0xc>)
 800354c:	f002 fa3d 	bl	80059ca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003550:	bd10      	pop	{r4, pc}
 8003552:	46c0      	nop			; (mov r8, r8)
 8003554:	200004c0 	.word	0x200004c0

08003558 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003558:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800355a:	4802      	ldr	r0, [pc, #8]	; (8003564 <TIM3_IRQHandler+0xc>)
 800355c:	f002 fa35 	bl	80059ca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003560:	bd10      	pop	{r4, pc}
 8003562:	46c0      	nop			; (mov r8, r8)
 8003564:	20000508 	.word	0x20000508

08003568 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003568:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800356a:	4802      	ldr	r0, [pc, #8]	; (8003574 <TIM14_IRQHandler+0xc>)
 800356c:	f002 fa2d 	bl	80059ca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003570:	bd10      	pop	{r4, pc}
 8003572:	46c0      	nop			; (mov r8, r8)
 8003574:	20000430 	.word	0x20000430

08003578 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8003578:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800357a:	4802      	ldr	r0, [pc, #8]	; (8003584 <TIM17_IRQHandler+0xc>)
 800357c:	f002 fa25 	bl	80059ca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8003580:	bd10      	pop	{r4, pc}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	2000039c 	.word	0x2000039c

08003588 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8003588:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800358a:	4802      	ldr	r0, [pc, #8]	; (8003594 <USB_IRQHandler+0xc>)
 800358c:	f001 fa28 	bl	80049e0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8003590:	bd10      	pop	{r4, pc}
 8003592:	46c0      	nop			; (mov r8, r8)
 8003594:	20001240 	.word	0x20001240

08003598 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8003598:	2001      	movs	r0, #1
 800359a:	4770      	bx	lr

0800359c <_kill>:

int _kill(int pid, int sig)
{
 800359c:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800359e:	f005 fcc3 	bl	8008f28 <__errno>
 80035a2:	2316      	movs	r3, #22
 80035a4:	6003      	str	r3, [r0, #0]
  return -1;
 80035a6:	2001      	movs	r0, #1
}
 80035a8:	4240      	negs	r0, r0
 80035aa:	bd10      	pop	{r4, pc}

080035ac <_exit>:

void _exit (int status)
{
 80035ac:	b510      	push	{r4, lr}
  _kill(status, -1);
 80035ae:	2101      	movs	r1, #1
 80035b0:	4249      	negs	r1, r1
 80035b2:	f7ff fff3 	bl	800359c <_kill>
  while (1) {}    /* Make sure we hang here */
 80035b6:	e7fe      	b.n	80035b6 <_exit+0xa>

080035b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035b8:	b570      	push	{r4, r5, r6, lr}
 80035ba:	000c      	movs	r4, r1
 80035bc:	0016      	movs	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035be:	2500      	movs	r5, #0
 80035c0:	e004      	b.n	80035cc <_read+0x14>
  {
    *ptr++ = __io_getchar();
 80035c2:	e000      	b.n	80035c6 <_read+0xe>
 80035c4:	bf00      	nop
 80035c6:	7020      	strb	r0, [r4, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035c8:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 80035ca:	3401      	adds	r4, #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035cc:	42b5      	cmp	r5, r6
 80035ce:	dbf8      	blt.n	80035c2 <_read+0xa>
  }

  return len;
}
 80035d0:	0030      	movs	r0, r6
 80035d2:	bd70      	pop	{r4, r5, r6, pc}

080035d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035d4:	b570      	push	{r4, r5, r6, lr}
 80035d6:	0016      	movs	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035d8:	2400      	movs	r4, #0
 80035da:	e005      	b.n	80035e8 <_write+0x14>
  {
    __io_putchar(*ptr++);
 80035dc:	1c4d      	adds	r5, r1, #1
 80035de:	7808      	ldrb	r0, [r1, #0]
 80035e0:	e000      	b.n	80035e4 <_write+0x10>
 80035e2:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035e4:	3401      	adds	r4, #1
    __io_putchar(*ptr++);
 80035e6:	0029      	movs	r1, r5
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035e8:	42b4      	cmp	r4, r6
 80035ea:	dbf7      	blt.n	80035dc <_write+0x8>
  }
  return len;
}
 80035ec:	0030      	movs	r0, r6
 80035ee:	bd70      	pop	{r4, r5, r6, pc}

080035f0 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 80035f0:	2001      	movs	r0, #1
}
 80035f2:	4240      	negs	r0, r0
 80035f4:	4770      	bx	lr

080035f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80035f6:	2380      	movs	r3, #128	; 0x80
 80035f8:	019b      	lsls	r3, r3, #6
 80035fa:	604b      	str	r3, [r1, #4]
  return 0;
}
 80035fc:	2000      	movs	r0, #0
 80035fe:	4770      	bx	lr

08003600 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8003600:	2001      	movs	r0, #1
 8003602:	4770      	bx	lr

08003604 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8003604:	2000      	movs	r0, #0
 8003606:	4770      	bx	lr

08003608 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003608:	b510      	push	{r4, lr}
 800360a:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800360c:	4a0c      	ldr	r2, [pc, #48]	; (8003640 <_sbrk+0x38>)
 800360e:	490d      	ldr	r1, [pc, #52]	; (8003644 <_sbrk+0x3c>)
 8003610:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003612:	490d      	ldr	r1, [pc, #52]	; (8003648 <_sbrk+0x40>)
 8003614:	6809      	ldr	r1, [r1, #0]
 8003616:	2900      	cmp	r1, #0
 8003618:	d007      	beq.n	800362a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800361a:	490b      	ldr	r1, [pc, #44]	; (8003648 <_sbrk+0x40>)
 800361c:	6808      	ldr	r0, [r1, #0]
 800361e:	18c3      	adds	r3, r0, r3
 8003620:	4293      	cmp	r3, r2
 8003622:	d806      	bhi.n	8003632 <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003624:	4a08      	ldr	r2, [pc, #32]	; (8003648 <_sbrk+0x40>)
 8003626:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8003628:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800362a:	4907      	ldr	r1, [pc, #28]	; (8003648 <_sbrk+0x40>)
 800362c:	4807      	ldr	r0, [pc, #28]	; (800364c <_sbrk+0x44>)
 800362e:	6008      	str	r0, [r1, #0]
 8003630:	e7f3      	b.n	800361a <_sbrk+0x12>
    errno = ENOMEM;
 8003632:	f005 fc79 	bl	8008f28 <__errno>
 8003636:	230c      	movs	r3, #12
 8003638:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800363a:	2001      	movs	r0, #1
 800363c:	4240      	negs	r0, r0
 800363e:	e7f3      	b.n	8003628 <_sbrk+0x20>
 8003640:	20004000 	.word	0x20004000
 8003644:	00000400 	.word	0x00000400
 8003648:	200003e4 	.word	0x200003e4
 800364c:	20001950 	.word	0x20001950

08003650 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003650:	4770      	bx	lr
	...

08003654 <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003654:	b500      	push	{lr}
 8003656:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003658:	2224      	movs	r2, #36	; 0x24
 800365a:	2100      	movs	r1, #0
 800365c:	a803      	add	r0, sp, #12
 800365e:	f005 fc8d 	bl	8008f7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003662:	2208      	movs	r2, #8
 8003664:	2100      	movs	r1, #0
 8003666:	a801      	add	r0, sp, #4
 8003668:	f005 fc88 	bl	8008f7c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800366c:	4812      	ldr	r0, [pc, #72]	; (80036b8 <MX_TIM2_Init+0x64>)
 800366e:	2380      	movs	r3, #128	; 0x80
 8003670:	05db      	lsls	r3, r3, #23
 8003672:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 0;
 8003674:	2300      	movs	r3, #0
 8003676:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003678:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 20000-1;
 800367a:	4a10      	ldr	r2, [pc, #64]	; (80036bc <MX_TIM2_Init+0x68>)
 800367c:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800367e:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003680:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003682:	3303      	adds	r3, #3
 8003684:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003686:	3b02      	subs	r3, #2
 8003688:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800368a:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800368c:	a903      	add	r1, sp, #12
 800368e:	f002 faf3 	bl	8005c78 <HAL_TIM_Encoder_Init>
 8003692:	2800      	cmp	r0, #0
 8003694:	d10a      	bne.n	80036ac <MX_TIM2_Init+0x58>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003696:	2300      	movs	r3, #0
 8003698:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800369a:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800369c:	a901      	add	r1, sp, #4
 800369e:	4806      	ldr	r0, [pc, #24]	; (80036b8 <MX_TIM2_Init+0x64>)
 80036a0:	f002 fdd8 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 80036a4:	2800      	cmp	r0, #0
 80036a6:	d104      	bne.n	80036b2 <MX_TIM2_Init+0x5e>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80036a8:	b00d      	add	sp, #52	; 0x34
 80036aa:	bd00      	pop	{pc}
    Error_Handler();
 80036ac:	f7ff fe70 	bl	8003390 <Error_Handler>
 80036b0:	e7f1      	b.n	8003696 <MX_TIM2_Init+0x42>
    Error_Handler();
 80036b2:	f7ff fe6d 	bl	8003390 <Error_Handler>
}
 80036b6:	e7f7      	b.n	80036a8 <MX_TIM2_Init+0x54>
 80036b8:	200004c0 	.word	0x200004c0
 80036bc:	00004e1f 	.word	0x00004e1f

080036c0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80036c0:	b500      	push	{lr}
 80036c2:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80036c4:	2224      	movs	r2, #36	; 0x24
 80036c6:	2100      	movs	r1, #0
 80036c8:	a803      	add	r0, sp, #12
 80036ca:	f005 fc57 	bl	8008f7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036ce:	2208      	movs	r2, #8
 80036d0:	2100      	movs	r1, #0
 80036d2:	a801      	add	r0, sp, #4
 80036d4:	f005 fc52 	bl	8008f7c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80036d8:	4812      	ldr	r0, [pc, #72]	; (8003724 <MX_TIM3_Init+0x64>)
 80036da:	4b13      	ldr	r3, [pc, #76]	; (8003728 <MX_TIM3_Init+0x68>)
 80036dc:	6003      	str	r3, [r0, #0]
  htim3.Init.Prescaler = 0;
 80036de:	2300      	movs	r3, #0
 80036e0:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036e2:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 20000-1;
 80036e4:	4a11      	ldr	r2, [pc, #68]	; (800372c <MX_TIM3_Init+0x6c>)
 80036e6:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036e8:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036ea:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80036ec:	3303      	adds	r3, #3
 80036ee:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80036f0:	3b02      	subs	r3, #2
 80036f2:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80036f4:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80036f6:	a903      	add	r1, sp, #12
 80036f8:	f002 fabe 	bl	8005c78 <HAL_TIM_Encoder_Init>
 80036fc:	2800      	cmp	r0, #0
 80036fe:	d10a      	bne.n	8003716 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003700:	2300      	movs	r3, #0
 8003702:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003704:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003706:	a901      	add	r1, sp, #4
 8003708:	4806      	ldr	r0, [pc, #24]	; (8003724 <MX_TIM3_Init+0x64>)
 800370a:	f002 fda3 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 800370e:	2800      	cmp	r0, #0
 8003710:	d104      	bne.n	800371c <MX_TIM3_Init+0x5c>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003712:	b00d      	add	sp, #52	; 0x34
 8003714:	bd00      	pop	{pc}
    Error_Handler();
 8003716:	f7ff fe3b 	bl	8003390 <Error_Handler>
 800371a:	e7f1      	b.n	8003700 <MX_TIM3_Init+0x40>
    Error_Handler();
 800371c:	f7ff fe38 	bl	8003390 <Error_Handler>
}
 8003720:	e7f7      	b.n	8003712 <MX_TIM3_Init+0x52>
 8003722:	46c0      	nop			; (mov r8, r8)
 8003724:	20000508 	.word	0x20000508
 8003728:	40000400 	.word	0x40000400
 800372c:	00004e1f 	.word	0x00004e1f

08003730 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8003730:	b510      	push	{r4, lr}
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003732:	4809      	ldr	r0, [pc, #36]	; (8003758 <MX_TIM14_Init+0x28>)
 8003734:	4b09      	ldr	r3, [pc, #36]	; (800375c <MX_TIM14_Init+0x2c>)
 8003736:	6003      	str	r3, [r0, #0]
  htim14.Init.Prescaler = 47;
 8003738:	232f      	movs	r3, #47	; 0x2f
 800373a:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800373c:	2300      	movs	r3, #0
 800373e:	6083      	str	r3, [r0, #8]
  htim14.Init.Period = 20000;
 8003740:	4a07      	ldr	r2, [pc, #28]	; (8003760 <MX_TIM14_Init+0x30>)
 8003742:	60c2      	str	r2, [r0, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003744:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003746:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003748:	f002 fa3e 	bl	8005bc8 <HAL_TIM_Base_Init>
 800374c:	2800      	cmp	r0, #0
 800374e:	d100      	bne.n	8003752 <MX_TIM14_Init+0x22>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8003750:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003752:	f7ff fe1d 	bl	8003390 <Error_Handler>
}
 8003756:	e7fb      	b.n	8003750 <MX_TIM14_Init+0x20>
 8003758:	20000430 	.word	0x20000430
 800375c:	40002000 	.word	0x40002000
 8003760:	00004e20 	.word	0x00004e20

08003764 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim15);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003764:	b500      	push	{lr}
 8003766:	b085      	sub	sp, #20

  if(tim_baseHandle->Instance==TIM1)
 8003768:	6803      	ldr	r3, [r0, #0]
 800376a:	4a1a      	ldr	r2, [pc, #104]	; (80037d4 <HAL_TIM_Base_MspInit+0x70>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d007      	beq.n	8003780 <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM14)
 8003770:	4a19      	ldr	r2, [pc, #100]	; (80037d8 <HAL_TIM_Base_MspInit+0x74>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d00f      	beq.n	8003796 <HAL_TIM_Base_MspInit+0x32>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM15)
 8003776:	4a19      	ldr	r2, [pc, #100]	; (80037dc <HAL_TIM_Base_MspInit+0x78>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d01f      	beq.n	80037bc <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800377c:	b005      	add	sp, #20
 800377e:	bd00      	pop	{pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003780:	4a17      	ldr	r2, [pc, #92]	; (80037e0 <HAL_TIM_Base_MspInit+0x7c>)
 8003782:	6991      	ldr	r1, [r2, #24]
 8003784:	2080      	movs	r0, #128	; 0x80
 8003786:	0100      	lsls	r0, r0, #4
 8003788:	4301      	orrs	r1, r0
 800378a:	6191      	str	r1, [r2, #24]
 800378c:	6993      	ldr	r3, [r2, #24]
 800378e:	4003      	ands	r3, r0
 8003790:	9301      	str	r3, [sp, #4]
 8003792:	9b01      	ldr	r3, [sp, #4]
 8003794:	e7f2      	b.n	800377c <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003796:	4a12      	ldr	r2, [pc, #72]	; (80037e0 <HAL_TIM_Base_MspInit+0x7c>)
 8003798:	69d1      	ldr	r1, [r2, #28]
 800379a:	2080      	movs	r0, #128	; 0x80
 800379c:	0040      	lsls	r0, r0, #1
 800379e:	4301      	orrs	r1, r0
 80037a0:	61d1      	str	r1, [r2, #28]
 80037a2:	69d3      	ldr	r3, [r2, #28]
 80037a4:	4003      	ands	r3, r0
 80037a6:	9302      	str	r3, [sp, #8]
 80037a8:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 3, 0);
 80037aa:	2200      	movs	r2, #0
 80037ac:	2103      	movs	r1, #3
 80037ae:	38ed      	subs	r0, #237	; 0xed
 80037b0:	f000 fa36 	bl	8003c20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 80037b4:	2013      	movs	r0, #19
 80037b6:	f000 fa63 	bl	8003c80 <HAL_NVIC_EnableIRQ>
 80037ba:	e7df      	b.n	800377c <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80037bc:	4a08      	ldr	r2, [pc, #32]	; (80037e0 <HAL_TIM_Base_MspInit+0x7c>)
 80037be:	6991      	ldr	r1, [r2, #24]
 80037c0:	2080      	movs	r0, #128	; 0x80
 80037c2:	0240      	lsls	r0, r0, #9
 80037c4:	4301      	orrs	r1, r0
 80037c6:	6191      	str	r1, [r2, #24]
 80037c8:	6993      	ldr	r3, [r2, #24]
 80037ca:	4003      	ands	r3, r0
 80037cc:	9303      	str	r3, [sp, #12]
 80037ce:	9b03      	ldr	r3, [sp, #12]
}
 80037d0:	e7d4      	b.n	800377c <HAL_TIM_Base_MspInit+0x18>
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	40012c00 	.word	0x40012c00
 80037d8:	40002000 	.word	0x40002000
 80037dc:	40014000 	.word	0x40014000
 80037e0:	40021000 	.word	0x40021000

080037e4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80037e4:	b510      	push	{r4, lr}
 80037e6:	b08a      	sub	sp, #40	; 0x28
 80037e8:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037ea:	2214      	movs	r2, #20
 80037ec:	2100      	movs	r1, #0
 80037ee:	a805      	add	r0, sp, #20
 80037f0:	f005 fbc4 	bl	8008f7c <memset>
  if(tim_encoderHandle->Instance==TIM2)
 80037f4:	6823      	ldr	r3, [r4, #0]
 80037f6:	2280      	movs	r2, #128	; 0x80
 80037f8:	05d2      	lsls	r2, r2, #23
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d004      	beq.n	8003808 <HAL_TIM_Encoder_MspInit+0x24>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM3)
 80037fe:	4a31      	ldr	r2, [pc, #196]	; (80038c4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d026      	beq.n	8003852 <HAL_TIM_Encoder_MspInit+0x6e>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003804:	b00a      	add	sp, #40	; 0x28
 8003806:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003808:	4b2f      	ldr	r3, [pc, #188]	; (80038c8 <HAL_TIM_Encoder_MspInit+0xe4>)
 800380a:	69d9      	ldr	r1, [r3, #28]
 800380c:	2201      	movs	r2, #1
 800380e:	4311      	orrs	r1, r2
 8003810:	61d9      	str	r1, [r3, #28]
 8003812:	69d9      	ldr	r1, [r3, #28]
 8003814:	400a      	ands	r2, r1
 8003816:	9200      	str	r2, [sp, #0]
 8003818:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800381a:	695a      	ldr	r2, [r3, #20]
 800381c:	2180      	movs	r1, #128	; 0x80
 800381e:	0289      	lsls	r1, r1, #10
 8003820:	430a      	orrs	r2, r1
 8003822:	615a      	str	r2, [r3, #20]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	400b      	ands	r3, r1
 8003828:	9301      	str	r3, [sp, #4]
 800382a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = X_encoderA_Pin|X_encoderB_Pin;
 800382c:	2303      	movs	r3, #3
 800382e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003830:	3b01      	subs	r3, #1
 8003832:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8003834:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003836:	2090      	movs	r0, #144	; 0x90
 8003838:	a905      	add	r1, sp, #20
 800383a:	05c0      	lsls	r0, r0, #23
 800383c:	f000 fa2c 	bl	8003c98 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8003840:	2200      	movs	r2, #0
 8003842:	2102      	movs	r1, #2
 8003844:	200f      	movs	r0, #15
 8003846:	f000 f9eb 	bl	8003c20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800384a:	200f      	movs	r0, #15
 800384c:	f000 fa18 	bl	8003c80 <HAL_NVIC_EnableIRQ>
 8003850:	e7d8      	b.n	8003804 <HAL_TIM_Encoder_MspInit+0x20>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003852:	4b1d      	ldr	r3, [pc, #116]	; (80038c8 <HAL_TIM_Encoder_MspInit+0xe4>)
 8003854:	69da      	ldr	r2, [r3, #28]
 8003856:	2402      	movs	r4, #2
 8003858:	4322      	orrs	r2, r4
 800385a:	61da      	str	r2, [r3, #28]
 800385c:	69da      	ldr	r2, [r3, #28]
 800385e:	4022      	ands	r2, r4
 8003860:	9202      	str	r2, [sp, #8]
 8003862:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003864:	6959      	ldr	r1, [r3, #20]
 8003866:	2080      	movs	r0, #128	; 0x80
 8003868:	0280      	lsls	r0, r0, #10
 800386a:	4301      	orrs	r1, r0
 800386c:	6159      	str	r1, [r3, #20]
 800386e:	695a      	ldr	r2, [r3, #20]
 8003870:	4002      	ands	r2, r0
 8003872:	9203      	str	r2, [sp, #12]
 8003874:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003876:	695a      	ldr	r2, [r3, #20]
 8003878:	2180      	movs	r1, #128	; 0x80
 800387a:	0309      	lsls	r1, r1, #12
 800387c:	430a      	orrs	r2, r1
 800387e:	615a      	str	r2, [r3, #20]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	400b      	ands	r3, r1
 8003884:	9304      	str	r3, [sp, #16]
 8003886:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = Y_encoderA_Pin;
 8003888:	2340      	movs	r3, #64	; 0x40
 800388a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800388c:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800388e:	3b3f      	subs	r3, #63	; 0x3f
 8003890:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(Y_encoderA_GPIO_Port, &GPIO_InitStruct);
 8003892:	2090      	movs	r0, #144	; 0x90
 8003894:	a905      	add	r1, sp, #20
 8003896:	05c0      	lsls	r0, r0, #23
 8003898:	f000 f9fe 	bl	8003c98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Y_encoderB_Pin;
 800389c:	2380      	movs	r3, #128	; 0x80
 800389e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a0:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a2:	2300      	movs	r3, #0
 80038a4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038a6:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM3;
 80038a8:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(Y_encoderB_GPIO_Port, &GPIO_InitStruct);
 80038aa:	a905      	add	r1, sp, #20
 80038ac:	4807      	ldr	r0, [pc, #28]	; (80038cc <HAL_TIM_Encoder_MspInit+0xe8>)
 80038ae:	f000 f9f3 	bl	8003c98 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 80038b2:	2200      	movs	r2, #0
 80038b4:	2102      	movs	r1, #2
 80038b6:	2010      	movs	r0, #16
 80038b8:	f000 f9b2 	bl	8003c20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80038bc:	2010      	movs	r0, #16
 80038be:	f000 f9df 	bl	8003c80 <HAL_NVIC_EnableIRQ>
}
 80038c2:	e79f      	b.n	8003804 <HAL_TIM_Encoder_MspInit+0x20>
 80038c4:	40000400 	.word	0x40000400
 80038c8:	40021000 	.word	0x40021000
 80038cc:	48000800 	.word	0x48000800

080038d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80038d0:	b510      	push	{r4, lr}
 80038d2:	b088      	sub	sp, #32
 80038d4:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038d6:	2214      	movs	r2, #20
 80038d8:	2100      	movs	r1, #0
 80038da:	a803      	add	r0, sp, #12
 80038dc:	f005 fb4e 	bl	8008f7c <memset>
  if(timHandle->Instance==TIM1)
 80038e0:	6823      	ldr	r3, [r4, #0]
 80038e2:	4a19      	ldr	r2, [pc, #100]	; (8003948 <HAL_TIM_MspPostInit+0x78>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d004      	beq.n	80038f2 <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM15)
 80038e8:	4a18      	ldr	r2, [pc, #96]	; (800394c <HAL_TIM_MspPostInit+0x7c>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d017      	beq.n	800391e <HAL_TIM_MspPostInit+0x4e>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80038ee:	b008      	add	sp, #32
 80038f0:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038f2:	4a17      	ldr	r2, [pc, #92]	; (8003950 <HAL_TIM_MspPostInit+0x80>)
 80038f4:	6951      	ldr	r1, [r2, #20]
 80038f6:	2080      	movs	r0, #128	; 0x80
 80038f8:	0280      	lsls	r0, r0, #10
 80038fa:	4301      	orrs	r1, r0
 80038fc:	6151      	str	r1, [r2, #20]
 80038fe:	6953      	ldr	r3, [r2, #20]
 8003900:	4003      	ands	r3, r0
 8003902:	9301      	str	r3, [sp, #4]
 8003904:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = X_positive_Pin|X_negative_Pin;
 8003906:	23c0      	movs	r3, #192	; 0xc0
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800390c:	2302      	movs	r3, #2
 800390e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003910:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003912:	2090      	movs	r0, #144	; 0x90
 8003914:	a903      	add	r1, sp, #12
 8003916:	05c0      	lsls	r0, r0, #23
 8003918:	f000 f9be 	bl	8003c98 <HAL_GPIO_Init>
 800391c:	e7e7      	b.n	80038ee <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800391e:	4a0c      	ldr	r2, [pc, #48]	; (8003950 <HAL_TIM_MspPostInit+0x80>)
 8003920:	6951      	ldr	r1, [r2, #20]
 8003922:	2080      	movs	r0, #128	; 0x80
 8003924:	0280      	lsls	r0, r0, #10
 8003926:	4301      	orrs	r1, r0
 8003928:	6151      	str	r1, [r2, #20]
 800392a:	6953      	ldr	r3, [r2, #20]
 800392c:	4003      	ands	r3, r0
 800392e:	9302      	str	r3, [sp, #8]
 8003930:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = Y_positive_Pin|Y_negative_Pin;
 8003932:	230c      	movs	r3, #12
 8003934:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003936:	3b0a      	subs	r3, #10
 8003938:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800393a:	2090      	movs	r0, #144	; 0x90
 800393c:	a903      	add	r1, sp, #12
 800393e:	05c0      	lsls	r0, r0, #23
 8003940:	f000 f9aa 	bl	8003c98 <HAL_GPIO_Init>
}
 8003944:	e7d3      	b.n	80038ee <HAL_TIM_MspPostInit+0x1e>
 8003946:	46c0      	nop			; (mov r8, r8)
 8003948:	40012c00 	.word	0x40012c00
 800394c:	40014000 	.word	0x40014000
 8003950:	40021000 	.word	0x40021000

08003954 <MX_TIM1_Init>:
{
 8003954:	b500      	push	{lr}
 8003956:	b097      	sub	sp, #92	; 0x5c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003958:	2210      	movs	r2, #16
 800395a:	2100      	movs	r1, #0
 800395c:	a812      	add	r0, sp, #72	; 0x48
 800395e:	f005 fb0d 	bl	8008f7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003962:	2208      	movs	r2, #8
 8003964:	2100      	movs	r1, #0
 8003966:	a810      	add	r0, sp, #64	; 0x40
 8003968:	f005 fb08 	bl	8008f7c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800396c:	221c      	movs	r2, #28
 800396e:	2100      	movs	r1, #0
 8003970:	a809      	add	r0, sp, #36	; 0x24
 8003972:	f005 fb03 	bl	8008f7c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003976:	2220      	movs	r2, #32
 8003978:	2100      	movs	r1, #0
 800397a:	a801      	add	r0, sp, #4
 800397c:	f005 fafe 	bl	8008f7c <memset>
  htim1.Instance = TIM1;
 8003980:	4833      	ldr	r0, [pc, #204]	; (8003a50 <MX_TIM1_Init+0xfc>)
 8003982:	4b34      	ldr	r3, [pc, #208]	; (8003a54 <MX_TIM1_Init+0x100>)
 8003984:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 47;
 8003986:	232f      	movs	r3, #47	; 0x2f
 8003988:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800398a:	2300      	movs	r3, #0
 800398c:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 999;
 800398e:	4a32      	ldr	r2, [pc, #200]	; (8003a58 <MX_TIM1_Init+0x104>)
 8003990:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003992:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8003994:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003996:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003998:	f002 f916 	bl	8005bc8 <HAL_TIM_Base_Init>
 800399c:	2800      	cmp	r0, #0
 800399e:	d142      	bne.n	8003a26 <MX_TIM1_Init+0xd2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039a0:	2380      	movs	r3, #128	; 0x80
 80039a2:	015b      	lsls	r3, r3, #5
 80039a4:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80039a6:	a912      	add	r1, sp, #72	; 0x48
 80039a8:	4829      	ldr	r0, [pc, #164]	; (8003a50 <MX_TIM1_Init+0xfc>)
 80039aa:	f002 fa8b 	bl	8005ec4 <HAL_TIM_ConfigClockSource>
 80039ae:	2800      	cmp	r0, #0
 80039b0:	d13c      	bne.n	8003a2c <MX_TIM1_Init+0xd8>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80039b2:	4827      	ldr	r0, [pc, #156]	; (8003a50 <MX_TIM1_Init+0xfc>)
 80039b4:	f002 f934 	bl	8005c20 <HAL_TIM_PWM_Init>
 80039b8:	2800      	cmp	r0, #0
 80039ba:	d13a      	bne.n	8003a32 <MX_TIM1_Init+0xde>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039bc:	2300      	movs	r3, #0
 80039be:	9310      	str	r3, [sp, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039c0:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80039c2:	a910      	add	r1, sp, #64	; 0x40
 80039c4:	4822      	ldr	r0, [pc, #136]	; (8003a50 <MX_TIM1_Init+0xfc>)
 80039c6:	f002 fc45 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 80039ca:	2800      	cmp	r0, #0
 80039cc:	d134      	bne.n	8003a38 <MX_TIM1_Init+0xe4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039ce:	2360      	movs	r3, #96	; 0x60
 80039d0:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80039d2:	2300      	movs	r3, #0
 80039d4:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039d6:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80039d8:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039da:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80039dc:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80039de:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039e0:	2200      	movs	r2, #0
 80039e2:	a909      	add	r1, sp, #36	; 0x24
 80039e4:	481a      	ldr	r0, [pc, #104]	; (8003a50 <MX_TIM1_Init+0xfc>)
 80039e6:	f002 f9e9 	bl	8005dbc <HAL_TIM_PWM_ConfigChannel>
 80039ea:	2800      	cmp	r0, #0
 80039ec:	d127      	bne.n	8003a3e <MX_TIM1_Init+0xea>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80039ee:	2204      	movs	r2, #4
 80039f0:	a909      	add	r1, sp, #36	; 0x24
 80039f2:	4817      	ldr	r0, [pc, #92]	; (8003a50 <MX_TIM1_Init+0xfc>)
 80039f4:	f002 f9e2 	bl	8005dbc <HAL_TIM_PWM_ConfigChannel>
 80039f8:	2800      	cmp	r0, #0
 80039fa:	d123      	bne.n	8003a44 <MX_TIM1_Init+0xf0>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80039fc:	2300      	movs	r3, #0
 80039fe:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003a00:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003a02:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003a04:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003a06:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003a08:	2280      	movs	r2, #128	; 0x80
 8003a0a:	0192      	lsls	r2, r2, #6
 8003a0c:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003a0e:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003a10:	a901      	add	r1, sp, #4
 8003a12:	480f      	ldr	r0, [pc, #60]	; (8003a50 <MX_TIM1_Init+0xfc>)
 8003a14:	f002 fc54 	bl	80062c0 <HAL_TIMEx_ConfigBreakDeadTime>
 8003a18:	2800      	cmp	r0, #0
 8003a1a:	d116      	bne.n	8003a4a <MX_TIM1_Init+0xf6>
  HAL_TIM_MspPostInit(&htim1);
 8003a1c:	480c      	ldr	r0, [pc, #48]	; (8003a50 <MX_TIM1_Init+0xfc>)
 8003a1e:	f7ff ff57 	bl	80038d0 <HAL_TIM_MspPostInit>
}
 8003a22:	b017      	add	sp, #92	; 0x5c
 8003a24:	bd00      	pop	{pc}
    Error_Handler();
 8003a26:	f7ff fcb3 	bl	8003390 <Error_Handler>
 8003a2a:	e7b9      	b.n	80039a0 <MX_TIM1_Init+0x4c>
    Error_Handler();
 8003a2c:	f7ff fcb0 	bl	8003390 <Error_Handler>
 8003a30:	e7bf      	b.n	80039b2 <MX_TIM1_Init+0x5e>
    Error_Handler();
 8003a32:	f7ff fcad 	bl	8003390 <Error_Handler>
 8003a36:	e7c1      	b.n	80039bc <MX_TIM1_Init+0x68>
    Error_Handler();
 8003a38:	f7ff fcaa 	bl	8003390 <Error_Handler>
 8003a3c:	e7c7      	b.n	80039ce <MX_TIM1_Init+0x7a>
    Error_Handler();
 8003a3e:	f7ff fca7 	bl	8003390 <Error_Handler>
 8003a42:	e7d4      	b.n	80039ee <MX_TIM1_Init+0x9a>
    Error_Handler();
 8003a44:	f7ff fca4 	bl	8003390 <Error_Handler>
 8003a48:	e7d8      	b.n	80039fc <MX_TIM1_Init+0xa8>
    Error_Handler();
 8003a4a:	f7ff fca1 	bl	8003390 <Error_Handler>
 8003a4e:	e7e5      	b.n	8003a1c <MX_TIM1_Init+0xc8>
 8003a50:	200003e8 	.word	0x200003e8
 8003a54:	40012c00 	.word	0x40012c00
 8003a58:	000003e7 	.word	0x000003e7

08003a5c <MX_TIM15_Init>:
{
 8003a5c:	b500      	push	{lr}
 8003a5e:	b097      	sub	sp, #92	; 0x5c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a60:	2210      	movs	r2, #16
 8003a62:	2100      	movs	r1, #0
 8003a64:	a812      	add	r0, sp, #72	; 0x48
 8003a66:	f005 fa89 	bl	8008f7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a6a:	2208      	movs	r2, #8
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	a810      	add	r0, sp, #64	; 0x40
 8003a70:	f005 fa84 	bl	8008f7c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a74:	221c      	movs	r2, #28
 8003a76:	2100      	movs	r1, #0
 8003a78:	a809      	add	r0, sp, #36	; 0x24
 8003a7a:	f005 fa7f 	bl	8008f7c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003a7e:	2220      	movs	r2, #32
 8003a80:	2100      	movs	r1, #0
 8003a82:	a801      	add	r0, sp, #4
 8003a84:	f005 fa7a 	bl	8008f7c <memset>
  htim15.Instance = TIM15;
 8003a88:	4833      	ldr	r0, [pc, #204]	; (8003b58 <MX_TIM15_Init+0xfc>)
 8003a8a:	4b34      	ldr	r3, [pc, #208]	; (8003b5c <MX_TIM15_Init+0x100>)
 8003a8c:	6003      	str	r3, [r0, #0]
  htim15.Init.Prescaler = 47;
 8003a8e:	232f      	movs	r3, #47	; 0x2f
 8003a90:	6043      	str	r3, [r0, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a92:	2300      	movs	r3, #0
 8003a94:	6083      	str	r3, [r0, #8]
  htim15.Init.Period = 999;
 8003a96:	4a32      	ldr	r2, [pc, #200]	; (8003b60 <MX_TIM15_Init+0x104>)
 8003a98:	60c2      	str	r2, [r0, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a9a:	6103      	str	r3, [r0, #16]
  htim15.Init.RepetitionCounter = 0;
 8003a9c:	6143      	str	r3, [r0, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a9e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003aa0:	f002 f892 	bl	8005bc8 <HAL_TIM_Base_Init>
 8003aa4:	2800      	cmp	r0, #0
 8003aa6:	d142      	bne.n	8003b2e <MX_TIM15_Init+0xd2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003aa8:	2380      	movs	r3, #128	; 0x80
 8003aaa:	015b      	lsls	r3, r3, #5
 8003aac:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003aae:	a912      	add	r1, sp, #72	; 0x48
 8003ab0:	4829      	ldr	r0, [pc, #164]	; (8003b58 <MX_TIM15_Init+0xfc>)
 8003ab2:	f002 fa07 	bl	8005ec4 <HAL_TIM_ConfigClockSource>
 8003ab6:	2800      	cmp	r0, #0
 8003ab8:	d13c      	bne.n	8003b34 <MX_TIM15_Init+0xd8>
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8003aba:	4827      	ldr	r0, [pc, #156]	; (8003b58 <MX_TIM15_Init+0xfc>)
 8003abc:	f002 f8b0 	bl	8005c20 <HAL_TIM_PWM_Init>
 8003ac0:	2800      	cmp	r0, #0
 8003ac2:	d13a      	bne.n	8003b3a <MX_TIM15_Init+0xde>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	9310      	str	r3, [sp, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ac8:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003aca:	a910      	add	r1, sp, #64	; 0x40
 8003acc:	4822      	ldr	r0, [pc, #136]	; (8003b58 <MX_TIM15_Init+0xfc>)
 8003ace:	f002 fbc1 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 8003ad2:	2800      	cmp	r0, #0
 8003ad4:	d134      	bne.n	8003b40 <MX_TIM15_Init+0xe4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003ad6:	2360      	movs	r3, #96	; 0x60
 8003ad8:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003ada:	2300      	movs	r3, #0
 8003adc:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ade:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003ae0:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ae2:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003ae4:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003ae6:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	a909      	add	r1, sp, #36	; 0x24
 8003aec:	481a      	ldr	r0, [pc, #104]	; (8003b58 <MX_TIM15_Init+0xfc>)
 8003aee:	f002 f965 	bl	8005dbc <HAL_TIM_PWM_ConfigChannel>
 8003af2:	2800      	cmp	r0, #0
 8003af4:	d127      	bne.n	8003b46 <MX_TIM15_Init+0xea>
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003af6:	2204      	movs	r2, #4
 8003af8:	a909      	add	r1, sp, #36	; 0x24
 8003afa:	4817      	ldr	r0, [pc, #92]	; (8003b58 <MX_TIM15_Init+0xfc>)
 8003afc:	f002 f95e 	bl	8005dbc <HAL_TIM_PWM_ConfigChannel>
 8003b00:	2800      	cmp	r0, #0
 8003b02:	d123      	bne.n	8003b4c <MX_TIM15_Init+0xf0>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003b04:	2300      	movs	r3, #0
 8003b06:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003b08:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003b0a:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003b0c:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003b0e:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003b10:	2280      	movs	r2, #128	; 0x80
 8003b12:	0192      	lsls	r2, r2, #6
 8003b14:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003b16:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8003b18:	a901      	add	r1, sp, #4
 8003b1a:	480f      	ldr	r0, [pc, #60]	; (8003b58 <MX_TIM15_Init+0xfc>)
 8003b1c:	f002 fbd0 	bl	80062c0 <HAL_TIMEx_ConfigBreakDeadTime>
 8003b20:	2800      	cmp	r0, #0
 8003b22:	d116      	bne.n	8003b52 <MX_TIM15_Init+0xf6>
  HAL_TIM_MspPostInit(&htim15);
 8003b24:	480c      	ldr	r0, [pc, #48]	; (8003b58 <MX_TIM15_Init+0xfc>)
 8003b26:	f7ff fed3 	bl	80038d0 <HAL_TIM_MspPostInit>
}
 8003b2a:	b017      	add	sp, #92	; 0x5c
 8003b2c:	bd00      	pop	{pc}
    Error_Handler();
 8003b2e:	f7ff fc2f 	bl	8003390 <Error_Handler>
 8003b32:	e7b9      	b.n	8003aa8 <MX_TIM15_Init+0x4c>
    Error_Handler();
 8003b34:	f7ff fc2c 	bl	8003390 <Error_Handler>
 8003b38:	e7bf      	b.n	8003aba <MX_TIM15_Init+0x5e>
    Error_Handler();
 8003b3a:	f7ff fc29 	bl	8003390 <Error_Handler>
 8003b3e:	e7c1      	b.n	8003ac4 <MX_TIM15_Init+0x68>
    Error_Handler();
 8003b40:	f7ff fc26 	bl	8003390 <Error_Handler>
 8003b44:	e7c7      	b.n	8003ad6 <MX_TIM15_Init+0x7a>
    Error_Handler();
 8003b46:	f7ff fc23 	bl	8003390 <Error_Handler>
 8003b4a:	e7d4      	b.n	8003af6 <MX_TIM15_Init+0x9a>
    Error_Handler();
 8003b4c:	f7ff fc20 	bl	8003390 <Error_Handler>
 8003b50:	e7d8      	b.n	8003b04 <MX_TIM15_Init+0xa8>
    Error_Handler();
 8003b52:	f7ff fc1d 	bl	8003390 <Error_Handler>
 8003b56:	e7e5      	b.n	8003b24 <MX_TIM15_Init+0xc8>
 8003b58:	20000478 	.word	0x20000478
 8003b5c:	40014000 	.word	0x40014000
 8003b60:	000003e7 	.word	0x000003e7

08003b64 <Reset_Handler>:
 8003b64:	480d      	ldr	r0, [pc, #52]	; (8003b9c <LoopForever+0x2>)
 8003b66:	4685      	mov	sp, r0
 8003b68:	480d      	ldr	r0, [pc, #52]	; (8003ba0 <LoopForever+0x6>)
 8003b6a:	490e      	ldr	r1, [pc, #56]	; (8003ba4 <LoopForever+0xa>)
 8003b6c:	4a0e      	ldr	r2, [pc, #56]	; (8003ba8 <LoopForever+0xe>)
 8003b6e:	2300      	movs	r3, #0
 8003b70:	e002      	b.n	8003b78 <LoopCopyDataInit>

08003b72 <CopyDataInit>:
 8003b72:	58d4      	ldr	r4, [r2, r3]
 8003b74:	50c4      	str	r4, [r0, r3]
 8003b76:	3304      	adds	r3, #4

08003b78 <LoopCopyDataInit>:
 8003b78:	18c4      	adds	r4, r0, r3
 8003b7a:	428c      	cmp	r4, r1
 8003b7c:	d3f9      	bcc.n	8003b72 <CopyDataInit>
 8003b7e:	4a0b      	ldr	r2, [pc, #44]	; (8003bac <LoopForever+0x12>)
 8003b80:	4c0b      	ldr	r4, [pc, #44]	; (8003bb0 <LoopForever+0x16>)
 8003b82:	2300      	movs	r3, #0
 8003b84:	e001      	b.n	8003b8a <LoopFillZerobss>

08003b86 <FillZerobss>:
 8003b86:	6013      	str	r3, [r2, #0]
 8003b88:	3204      	adds	r2, #4

08003b8a <LoopFillZerobss>:
 8003b8a:	42a2      	cmp	r2, r4
 8003b8c:	d3fb      	bcc.n	8003b86 <FillZerobss>
 8003b8e:	f7ff fd5f 	bl	8003650 <SystemInit>
 8003b92:	f005 f9cf 	bl	8008f34 <__libc_init_array>
 8003b96:	f7ff fc37 	bl	8003408 <main>

08003b9a <LoopForever>:
 8003b9a:	e7fe      	b.n	8003b9a <LoopForever>
 8003b9c:	20004000 	.word	0x20004000
 8003ba0:	20000000 	.word	0x20000000
 8003ba4:	20000380 	.word	0x20000380
 8003ba8:	0800e104 	.word	0x0800e104
 8003bac:	20000380 	.word	0x20000380
 8003bb0:	2000194c 	.word	0x2000194c

08003bb4 <ADC1_COMP_IRQHandler>:
 8003bb4:	e7fe      	b.n	8003bb4 <ADC1_COMP_IRQHandler>
	...

08003bb8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bb8:	b510      	push	{r4, lr}
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bba:	4a06      	ldr	r2, [pc, #24]	; (8003bd4 <HAL_Init+0x1c>)
 8003bbc:	6813      	ldr	r3, [r2, #0]
 8003bbe:	2110      	movs	r1, #16
 8003bc0:	430b      	orrs	r3, r1
 8003bc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003bc4:	2003      	movs	r0, #3
 8003bc6:	f7ff fc69 	bl	800349c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bca:	f7ff fc4f 	bl	800346c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8003bce:	2000      	movs	r0, #0
 8003bd0:	bd10      	pop	{r4, pc}
 8003bd2:	46c0      	nop			; (mov r8, r8)
 8003bd4:	40022000 	.word	0x40022000

08003bd8 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003bd8:	4a03      	ldr	r2, [pc, #12]	; (8003be8 <HAL_IncTick+0x10>)
 8003bda:	6811      	ldr	r1, [r2, #0]
 8003bdc:	4b03      	ldr	r3, [pc, #12]	; (8003bec <HAL_IncTick+0x14>)
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	185b      	adds	r3, r3, r1
 8003be2:	6013      	str	r3, [r2, #0]
}
 8003be4:	4770      	bx	lr
 8003be6:	46c0      	nop			; (mov r8, r8)
 8003be8:	20000550 	.word	0x20000550
 8003bec:	20000004 	.word	0x20000004

08003bf0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003bf0:	4b01      	ldr	r3, [pc, #4]	; (8003bf8 <HAL_GetTick+0x8>)
 8003bf2:	6818      	ldr	r0, [r3, #0]
}
 8003bf4:	4770      	bx	lr
 8003bf6:	46c0      	nop			; (mov r8, r8)
 8003bf8:	20000550 	.word	0x20000550

08003bfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bfc:	b570      	push	{r4, r5, r6, lr}
 8003bfe:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003c00:	f7ff fff6 	bl	8003bf0 <HAL_GetTick>
 8003c04:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c06:	1c63      	adds	r3, r4, #1
 8003c08:	d002      	beq.n	8003c10 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c0a:	4b04      	ldr	r3, [pc, #16]	; (8003c1c <HAL_Delay+0x20>)
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003c10:	f7ff ffee 	bl	8003bf0 <HAL_GetTick>
 8003c14:	1b40      	subs	r0, r0, r5
 8003c16:	42a0      	cmp	r0, r4
 8003c18:	d3fa      	bcc.n	8003c10 <HAL_Delay+0x14>
  {
  }
}
 8003c1a:	bd70      	pop	{r4, r5, r6, pc}
 8003c1c:	20000004 	.word	0x20000004

08003c20 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c20:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8003c22:	2800      	cmp	r0, #0
 8003c24:	db11      	blt.n	8003c4a <HAL_NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c26:	0883      	lsrs	r3, r0, #2
 8003c28:	4e13      	ldr	r6, [pc, #76]	; (8003c78 <HAL_NVIC_SetPriority+0x58>)
 8003c2a:	33c0      	adds	r3, #192	; 0xc0
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	599d      	ldr	r5, [r3, r6]
 8003c30:	2403      	movs	r4, #3
 8003c32:	4020      	ands	r0, r4
 8003c34:	00c0      	lsls	r0, r0, #3
 8003c36:	22ff      	movs	r2, #255	; 0xff
 8003c38:	0014      	movs	r4, r2
 8003c3a:	4084      	lsls	r4, r0
 8003c3c:	43a5      	bics	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003c3e:	0189      	lsls	r1, r1, #6
 8003c40:	400a      	ands	r2, r1
 8003c42:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c44:	432a      	orrs	r2, r5
 8003c46:	519a      	str	r2, [r3, r6]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8003c48:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c4a:	230f      	movs	r3, #15
 8003c4c:	4003      	ands	r3, r0
 8003c4e:	3b08      	subs	r3, #8
 8003c50:	089b      	lsrs	r3, r3, #2
 8003c52:	3306      	adds	r3, #6
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	4a09      	ldr	r2, [pc, #36]	; (8003c7c <HAL_NVIC_SetPriority+0x5c>)
 8003c58:	4694      	mov	ip, r2
 8003c5a:	4463      	add	r3, ip
 8003c5c:	685c      	ldr	r4, [r3, #4]
 8003c5e:	2203      	movs	r2, #3
 8003c60:	4010      	ands	r0, r2
 8003c62:	00c0      	lsls	r0, r0, #3
 8003c64:	32fc      	adds	r2, #252	; 0xfc
 8003c66:	0015      	movs	r5, r2
 8003c68:	4085      	lsls	r5, r0
 8003c6a:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003c6c:	0189      	lsls	r1, r1, #6
 8003c6e:	400a      	ands	r2, r1
 8003c70:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c72:	4322      	orrs	r2, r4
 8003c74:	605a      	str	r2, [r3, #4]
 8003c76:	e7e7      	b.n	8003c48 <HAL_NVIC_SetPriority+0x28>
 8003c78:	e000e100 	.word	0xe000e100
 8003c7c:	e000ed00 	.word	0xe000ed00

08003c80 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003c80:	2800      	cmp	r0, #0
 8003c82:	db05      	blt.n	8003c90 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c84:	231f      	movs	r3, #31
 8003c86:	4018      	ands	r0, r3
 8003c88:	3b1e      	subs	r3, #30
 8003c8a:	4083      	lsls	r3, r0
 8003c8c:	4a01      	ldr	r2, [pc, #4]	; (8003c94 <HAL_NVIC_EnableIRQ+0x14>)
 8003c8e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003c90:	4770      	bx	lr
 8003c92:	46c0      	nop			; (mov r8, r8)
 8003c94:	e000e100 	.word	0xe000e100

08003c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c9a:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 8003c9c:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c9e:	e057      	b.n	8003d50 <HAL_GPIO_Init+0xb8>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ca0:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003ca2:	005f      	lsls	r7, r3, #1
 8003ca4:	2603      	movs	r6, #3
 8003ca6:	40be      	lsls	r6, r7
 8003ca8:	43b4      	bics	r4, r6
 8003caa:	0026      	movs	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003cac:	68cc      	ldr	r4, [r1, #12]
 8003cae:	40bc      	lsls	r4, r7
 8003cb0:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8003cb2:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cb4:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cb6:	4394      	bics	r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cb8:	684a      	ldr	r2, [r1, #4]
 8003cba:	0916      	lsrs	r6, r2, #4
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	4032      	ands	r2, r6
 8003cc0:	409a      	lsls	r2, r3
 8003cc2:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8003cc4:	6042      	str	r2, [r0, #4]
 8003cc6:	e053      	b.n	8003d70 <HAL_GPIO_Init+0xd8>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003cc8:	08dc      	lsrs	r4, r3, #3
 8003cca:	3408      	adds	r4, #8
 8003ccc:	00a4      	lsls	r4, r4, #2
 8003cce:	5826      	ldr	r6, [r4, r0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003cd0:	3205      	adds	r2, #5
 8003cd2:	401a      	ands	r2, r3
 8003cd4:	0092      	lsls	r2, r2, #2
 8003cd6:	270f      	movs	r7, #15
 8003cd8:	4097      	lsls	r7, r2
 8003cda:	43be      	bics	r6, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003cdc:	690f      	ldr	r7, [r1, #16]
 8003cde:	4097      	lsls	r7, r2
 8003ce0:	003a      	movs	r2, r7
 8003ce2:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3u] = temp;
 8003ce4:	5022      	str	r2, [r4, r0]
 8003ce6:	e057      	b.n	8003d98 <HAL_GPIO_Init+0x100>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ce8:	2604      	movs	r6, #4
 8003cea:	e000      	b.n	8003cee <HAL_GPIO_Init+0x56>
 8003cec:	2600      	movs	r6, #0
 8003cee:	40a6      	lsls	r6, r4
 8003cf0:	0034      	movs	r4, r6
 8003cf2:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003cf4:	3202      	adds	r2, #2
 8003cf6:	0092      	lsls	r2, r2, #2
 8003cf8:	4e47      	ldr	r6, [pc, #284]	; (8003e18 <HAL_GPIO_Init+0x180>)
 8003cfa:	5194      	str	r4, [r2, r6]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cfc:	4a47      	ldr	r2, [pc, #284]	; (8003e1c <HAL_GPIO_Init+0x184>)
 8003cfe:	6814      	ldr	r4, [r2, #0]
        temp &= ~(iocurrent);
 8003d00:	43ea      	mvns	r2, r5
 8003d02:	0026      	movs	r6, r4
 8003d04:	43ae      	bics	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d06:	684f      	ldr	r7, [r1, #4]
 8003d08:	03ff      	lsls	r7, r7, #15
 8003d0a:	d501      	bpl.n	8003d10 <HAL_GPIO_Init+0x78>
        {
          temp |= iocurrent;
 8003d0c:	432c      	orrs	r4, r5
 8003d0e:	0026      	movs	r6, r4
        }
        EXTI->IMR = temp;
 8003d10:	4c42      	ldr	r4, [pc, #264]	; (8003e1c <HAL_GPIO_Init+0x184>)
 8003d12:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8003d14:	6864      	ldr	r4, [r4, #4]
        temp &= ~(iocurrent);
 8003d16:	0026      	movs	r6, r4
 8003d18:	4016      	ands	r6, r2
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d1a:	684f      	ldr	r7, [r1, #4]
 8003d1c:	03bf      	lsls	r7, r7, #14
 8003d1e:	d501      	bpl.n	8003d24 <HAL_GPIO_Init+0x8c>
        {
          temp |= iocurrent;
 8003d20:	432c      	orrs	r4, r5
 8003d22:	0026      	movs	r6, r4
        }
        EXTI->EMR = temp;
 8003d24:	4c3d      	ldr	r4, [pc, #244]	; (8003e1c <HAL_GPIO_Init+0x184>)
 8003d26:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d28:	68a4      	ldr	r4, [r4, #8]
        temp &= ~(iocurrent);
 8003d2a:	0026      	movs	r6, r4
 8003d2c:	4016      	ands	r6, r2
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003d2e:	684f      	ldr	r7, [r1, #4]
 8003d30:	02ff      	lsls	r7, r7, #11
 8003d32:	d501      	bpl.n	8003d38 <HAL_GPIO_Init+0xa0>
        {
          temp |= iocurrent;
 8003d34:	432c      	orrs	r4, r5
 8003d36:	0026      	movs	r6, r4
        }
        EXTI->RTSR = temp;
 8003d38:	4c38      	ldr	r4, [pc, #224]	; (8003e1c <HAL_GPIO_Init+0x184>)
 8003d3a:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8003d3c:	68e4      	ldr	r4, [r4, #12]
        temp &= ~(iocurrent);
 8003d3e:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003d40:	684e      	ldr	r6, [r1, #4]
 8003d42:	02b6      	lsls	r6, r6, #10
 8003d44:	d501      	bpl.n	8003d4a <HAL_GPIO_Init+0xb2>
        {
          temp |= iocurrent;
 8003d46:	002a      	movs	r2, r5
 8003d48:	4322      	orrs	r2, r4
        }
        EXTI->FTSR = temp;
 8003d4a:	4c34      	ldr	r4, [pc, #208]	; (8003e1c <HAL_GPIO_Init+0x184>)
 8003d4c:	60e2      	str	r2, [r4, #12]
      }
    }

    position++;
 8003d4e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d50:	680c      	ldr	r4, [r1, #0]
 8003d52:	0022      	movs	r2, r4
 8003d54:	40da      	lsrs	r2, r3
 8003d56:	d05c      	beq.n	8003e12 <HAL_GPIO_Init+0x17a>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d58:	2201      	movs	r2, #1
 8003d5a:	409a      	lsls	r2, r3
 8003d5c:	0025      	movs	r5, r4
 8003d5e:	4015      	ands	r5, r2
    if (iocurrent != 0x00u)
 8003d60:	4214      	tst	r4, r2
 8003d62:	d0f4      	beq.n	8003d4e <HAL_GPIO_Init+0xb6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d64:	2403      	movs	r4, #3
 8003d66:	684e      	ldr	r6, [r1, #4]
 8003d68:	4034      	ands	r4, r6
 8003d6a:	3c01      	subs	r4, #1
 8003d6c:	2c01      	cmp	r4, #1
 8003d6e:	d997      	bls.n	8003ca0 <HAL_GPIO_Init+0x8>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d70:	2203      	movs	r2, #3
 8003d72:	684c      	ldr	r4, [r1, #4]
 8003d74:	4022      	ands	r2, r4
 8003d76:	2a03      	cmp	r2, #3
 8003d78:	d009      	beq.n	8003d8e <HAL_GPIO_Init+0xf6>
        temp = GPIOx->PUPDR;
 8003d7a:	68c2      	ldr	r2, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003d7c:	005e      	lsls	r6, r3, #1
 8003d7e:	2403      	movs	r4, #3
 8003d80:	40b4      	lsls	r4, r6
 8003d82:	43a2      	bics	r2, r4
 8003d84:	0014      	movs	r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003d86:	688a      	ldr	r2, [r1, #8]
 8003d88:	40b2      	lsls	r2, r6
 8003d8a:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8003d8c:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d8e:	2203      	movs	r2, #3
 8003d90:	684c      	ldr	r4, [r1, #4]
 8003d92:	4022      	ands	r2, r4
 8003d94:	2a02      	cmp	r2, #2
 8003d96:	d097      	beq.n	8003cc8 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8003d98:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003d9a:	005e      	lsls	r6, r3, #1
 8003d9c:	2203      	movs	r2, #3
 8003d9e:	0017      	movs	r7, r2
 8003da0:	40b7      	lsls	r7, r6
 8003da2:	43bc      	bics	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003da4:	684f      	ldr	r7, [r1, #4]
 8003da6:	403a      	ands	r2, r7
 8003da8:	40b2      	lsls	r2, r6
 8003daa:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8003dac:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003dae:	22c0      	movs	r2, #192	; 0xc0
 8003db0:	0292      	lsls	r2, r2, #10
 8003db2:	684c      	ldr	r4, [r1, #4]
 8003db4:	4214      	tst	r4, r2
 8003db6:	d0ca      	beq.n	8003d4e <HAL_GPIO_Init+0xb6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003db8:	4c19      	ldr	r4, [pc, #100]	; (8003e20 <HAL_GPIO_Init+0x188>)
 8003dba:	69a6      	ldr	r6, [r4, #24]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	4316      	orrs	r6, r2
 8003dc0:	61a6      	str	r6, [r4, #24]
 8003dc2:	69a4      	ldr	r4, [r4, #24]
 8003dc4:	4022      	ands	r2, r4
 8003dc6:	9201      	str	r2, [sp, #4]
 8003dc8:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003dca:	089a      	lsrs	r2, r3, #2
 8003dcc:	1c94      	adds	r4, r2, #2
 8003dce:	00a4      	lsls	r4, r4, #2
 8003dd0:	4e11      	ldr	r6, [pc, #68]	; (8003e18 <HAL_GPIO_Init+0x180>)
 8003dd2:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003dd4:	2603      	movs	r6, #3
 8003dd6:	401e      	ands	r6, r3
 8003dd8:	00b4      	lsls	r4, r6, #2
 8003dda:	260f      	movs	r6, #15
 8003ddc:	40a6      	lsls	r6, r4
 8003dde:	43b7      	bics	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003de0:	2690      	movs	r6, #144	; 0x90
 8003de2:	05f6      	lsls	r6, r6, #23
 8003de4:	42b0      	cmp	r0, r6
 8003de6:	d081      	beq.n	8003cec <HAL_GPIO_Init+0x54>
 8003de8:	4e0e      	ldr	r6, [pc, #56]	; (8003e24 <HAL_GPIO_Init+0x18c>)
 8003dea:	42b0      	cmp	r0, r6
 8003dec:	d00b      	beq.n	8003e06 <HAL_GPIO_Init+0x16e>
 8003dee:	4e0e      	ldr	r6, [pc, #56]	; (8003e28 <HAL_GPIO_Init+0x190>)
 8003df0:	42b0      	cmp	r0, r6
 8003df2:	d00a      	beq.n	8003e0a <HAL_GPIO_Init+0x172>
 8003df4:	4e0d      	ldr	r6, [pc, #52]	; (8003e2c <HAL_GPIO_Init+0x194>)
 8003df6:	42b0      	cmp	r0, r6
 8003df8:	d009      	beq.n	8003e0e <HAL_GPIO_Init+0x176>
 8003dfa:	4e0d      	ldr	r6, [pc, #52]	; (8003e30 <HAL_GPIO_Init+0x198>)
 8003dfc:	42b0      	cmp	r0, r6
 8003dfe:	d100      	bne.n	8003e02 <HAL_GPIO_Init+0x16a>
 8003e00:	e772      	b.n	8003ce8 <HAL_GPIO_Init+0x50>
 8003e02:	2605      	movs	r6, #5
 8003e04:	e773      	b.n	8003cee <HAL_GPIO_Init+0x56>
 8003e06:	2601      	movs	r6, #1
 8003e08:	e771      	b.n	8003cee <HAL_GPIO_Init+0x56>
 8003e0a:	2602      	movs	r6, #2
 8003e0c:	e76f      	b.n	8003cee <HAL_GPIO_Init+0x56>
 8003e0e:	2603      	movs	r6, #3
 8003e10:	e76d      	b.n	8003cee <HAL_GPIO_Init+0x56>
  } 
}
 8003e12:	b003      	add	sp, #12
 8003e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e16:	46c0      	nop			; (mov r8, r8)
 8003e18:	40010000 	.word	0x40010000
 8003e1c:	40010400 	.word	0x40010400
 8003e20:	40021000 	.word	0x40021000
 8003e24:	48000400 	.word	0x48000400
 8003e28:	48000800 	.word	0x48000800
 8003e2c:	48000c00 	.word	0x48000c00
 8003e30:	48001000 	.word	0x48001000

08003e34 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e34:	6903      	ldr	r3, [r0, #16]
 8003e36:	420b      	tst	r3, r1
 8003e38:	d001      	beq.n	8003e3e <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8003e3a:	2001      	movs	r0, #1
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
  }
 8003e3c:	4770      	bx	lr
    bitstatus = GPIO_PIN_RESET;
 8003e3e:	2000      	movs	r0, #0
 8003e40:	e7fc      	b.n	8003e3c <HAL_GPIO_ReadPin+0x8>

08003e42 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e42:	2a00      	cmp	r2, #0
 8003e44:	d001      	beq.n	8003e4a <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e46:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003e48:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e4a:	6281      	str	r1, [r0, #40]	; 0x28
}
 8003e4c:	e7fc      	b.n	8003e48 <HAL_GPIO_WritePin+0x6>

08003e4e <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003e4e:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e50:	0013      	movs	r3, r2
 8003e52:	400b      	ands	r3, r1
 8003e54:	041b      	lsls	r3, r3, #16
 8003e56:	4391      	bics	r1, r2
 8003e58:	4319      	orrs	r1, r3
 8003e5a:	6181      	str	r1, [r0, #24]
}
 8003e5c:	4770      	bx	lr
	...

08003e60 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003e60:	b570      	push	{r4, r5, r6, lr}
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003e62:	0453      	lsls	r3, r2, #17
 8003e64:	d53e      	bpl.n	8003ee4 <HAL_PCD_EP_DB_Receive+0x84>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003e66:	6804      	ldr	r4, [r0, #0]
 8003e68:	2350      	movs	r3, #80	; 0x50
 8003e6a:	5ae3      	ldrh	r3, [r4, r3]
 8003e6c:	780d      	ldrb	r5, [r1, #0]
 8003e6e:	00ee      	lsls	r6, r5, #3
 8003e70:	199b      	adds	r3, r3, r6
 8003e72:	191b      	adds	r3, r3, r4
 8003e74:	4c3a      	ldr	r4, [pc, #232]	; (8003f60 <HAL_PCD_EP_DB_Receive+0x100>)
 8003e76:	46a4      	mov	ip, r4
 8003e78:	4463      	add	r3, ip
 8003e7a:	881c      	ldrh	r4, [r3, #0]
 8003e7c:	05a4      	lsls	r4, r4, #22
 8003e7e:	0da4      	lsrs	r4, r4, #22

    if (ep->xfer_len >= count)
 8003e80:	698b      	ldr	r3, [r1, #24]
 8003e82:	42a3      	cmp	r3, r4
 8003e84:	d324      	bcc.n	8003ed0 <HAL_PCD_EP_DB_Receive+0x70>
    {
      ep->xfer_len -= count;
 8003e86:	1b1b      	subs	r3, r3, r4
 8003e88:	618b      	str	r3, [r1, #24]
    else
    {
      ep->xfer_len = 0U;
    }

    if (ep->xfer_len == 0U)
 8003e8a:	698b      	ldr	r3, [r1, #24]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10d      	bne.n	8003eac <HAL_PCD_EP_DB_Receive+0x4c>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003e90:	00ad      	lsls	r5, r5, #2
 8003e92:	6803      	ldr	r3, [r0, #0]
 8003e94:	469c      	mov	ip, r3
 8003e96:	4465      	add	r5, ip
 8003e98:	882e      	ldrh	r6, [r5, #0]
 8003e9a:	4b32      	ldr	r3, [pc, #200]	; (8003f64 <HAL_PCD_EP_DB_Receive+0x104>)
 8003e9c:	401e      	ands	r6, r3
 8003e9e:	2380      	movs	r3, #128	; 0x80
 8003ea0:	019b      	lsls	r3, r3, #6
 8003ea2:	405e      	eors	r6, r3
 8003ea4:	4b30      	ldr	r3, [pc, #192]	; (8003f68 <HAL_PCD_EP_DB_Receive+0x108>)
 8003ea6:	4333      	orrs	r3, r6
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	802b      	strh	r3, [r5, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003eac:	0653      	lsls	r3, r2, #25
 8003eae:	d50b      	bpl.n	8003ec8 <HAL_PCD_EP_DB_Receive+0x68>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003eb0:	780a      	ldrb	r2, [r1, #0]
 8003eb2:	0092      	lsls	r2, r2, #2
 8003eb4:	6803      	ldr	r3, [r0, #0]
 8003eb6:	469c      	mov	ip, r3
 8003eb8:	4462      	add	r2, ip
 8003eba:	8813      	ldrh	r3, [r2, #0]
 8003ebc:	4d2b      	ldr	r5, [pc, #172]	; (8003f6c <HAL_PCD_EP_DB_Receive+0x10c>)
 8003ebe:	401d      	ands	r5, r3
 8003ec0:	4b2b      	ldr	r3, [pc, #172]	; (8003f70 <HAL_PCD_EP_DB_Receive+0x110>)
 8003ec2:	432b      	orrs	r3, r5
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003ec8:	2c00      	cmp	r4, #0
 8003eca:	d104      	bne.n	8003ed6 <HAL_PCD_EP_DB_Receive+0x76>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
    }
  }

  return count;
}
 8003ecc:	0020      	movs	r0, r4
 8003ece:	bd70      	pop	{r4, r5, r6, pc}
      ep->xfer_len = 0U;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	618b      	str	r3, [r1, #24]
 8003ed4:	e7d9      	b.n	8003e8a <HAL_PCD_EP_DB_Receive+0x2a>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003ed6:	6800      	ldr	r0, [r0, #0]
 8003ed8:	890a      	ldrh	r2, [r1, #8]
 8003eda:	6949      	ldr	r1, [r1, #20]
 8003edc:	0023      	movs	r3, r4
 8003ede:	f003 f895 	bl	800700c <USB_ReadPMA>
 8003ee2:	e7f3      	b.n	8003ecc <HAL_PCD_EP_DB_Receive+0x6c>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003ee4:	6804      	ldr	r4, [r0, #0]
 8003ee6:	2350      	movs	r3, #80	; 0x50
 8003ee8:	5ae3      	ldrh	r3, [r4, r3]
 8003eea:	780d      	ldrb	r5, [r1, #0]
 8003eec:	00ee      	lsls	r6, r5, #3
 8003eee:	199b      	adds	r3, r3, r6
 8003ef0:	191b      	adds	r3, r3, r4
 8003ef2:	4c20      	ldr	r4, [pc, #128]	; (8003f74 <HAL_PCD_EP_DB_Receive+0x114>)
 8003ef4:	46a4      	mov	ip, r4
 8003ef6:	4463      	add	r3, ip
 8003ef8:	881c      	ldrh	r4, [r3, #0]
 8003efa:	05a4      	lsls	r4, r4, #22
 8003efc:	0da4      	lsrs	r4, r4, #22
    if (ep->xfer_len >= count)
 8003efe:	698b      	ldr	r3, [r1, #24]
 8003f00:	42a3      	cmp	r3, r4
 8003f02:	d329      	bcc.n	8003f58 <HAL_PCD_EP_DB_Receive+0xf8>
      ep->xfer_len -= count;
 8003f04:	1b1b      	subs	r3, r3, r4
 8003f06:	618b      	str	r3, [r1, #24]
    if (ep->xfer_len == 0U)
 8003f08:	698b      	ldr	r3, [r1, #24]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10d      	bne.n	8003f2a <HAL_PCD_EP_DB_Receive+0xca>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003f0e:	00ad      	lsls	r5, r5, #2
 8003f10:	6803      	ldr	r3, [r0, #0]
 8003f12:	469c      	mov	ip, r3
 8003f14:	4465      	add	r5, ip
 8003f16:	882e      	ldrh	r6, [r5, #0]
 8003f18:	4b12      	ldr	r3, [pc, #72]	; (8003f64 <HAL_PCD_EP_DB_Receive+0x104>)
 8003f1a:	401e      	ands	r6, r3
 8003f1c:	2380      	movs	r3, #128	; 0x80
 8003f1e:	019b      	lsls	r3, r3, #6
 8003f20:	405e      	eors	r6, r3
 8003f22:	4b11      	ldr	r3, [pc, #68]	; (8003f68 <HAL_PCD_EP_DB_Receive+0x108>)
 8003f24:	4333      	orrs	r3, r6
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	802b      	strh	r3, [r5, #0]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003f2a:	0653      	lsls	r3, r2, #25
 8003f2c:	d40b      	bmi.n	8003f46 <HAL_PCD_EP_DB_Receive+0xe6>
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003f2e:	780a      	ldrb	r2, [r1, #0]
 8003f30:	0092      	lsls	r2, r2, #2
 8003f32:	6803      	ldr	r3, [r0, #0]
 8003f34:	469c      	mov	ip, r3
 8003f36:	4462      	add	r2, ip
 8003f38:	8813      	ldrh	r3, [r2, #0]
 8003f3a:	4d0c      	ldr	r5, [pc, #48]	; (8003f6c <HAL_PCD_EP_DB_Receive+0x10c>)
 8003f3c:	401d      	ands	r5, r3
 8003f3e:	4b0c      	ldr	r3, [pc, #48]	; (8003f70 <HAL_PCD_EP_DB_Receive+0x110>)
 8003f40:	432b      	orrs	r3, r5
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	8013      	strh	r3, [r2, #0]
    if (count != 0U)
 8003f46:	2c00      	cmp	r4, #0
 8003f48:	d0c0      	beq.n	8003ecc <HAL_PCD_EP_DB_Receive+0x6c>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003f4a:	6800      	ldr	r0, [r0, #0]
 8003f4c:	894a      	ldrh	r2, [r1, #10]
 8003f4e:	6949      	ldr	r1, [r1, #20]
 8003f50:	0023      	movs	r3, r4
 8003f52:	f003 f85b 	bl	800700c <USB_ReadPMA>
 8003f56:	e7b9      	b.n	8003ecc <HAL_PCD_EP_DB_Receive+0x6c>
      ep->xfer_len = 0U;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	618b      	str	r3, [r1, #24]
 8003f5c:	e7d4      	b.n	8003f08 <HAL_PCD_EP_DB_Receive+0xa8>
 8003f5e:	46c0      	nop			; (mov r8, r8)
 8003f60:	00000402 	.word	0x00000402
 8003f64:	ffffbf8f 	.word	0xffffbf8f
 8003f68:	ffff8080 	.word	0xffff8080
 8003f6c:	ffff8f8f 	.word	0xffff8f8f
 8003f70:	ffff80c0 	.word	0xffff80c0
 8003f74:	00000406 	.word	0x00000406

08003f78 <HAL_PCD_Init>:
{
 8003f78:	b570      	push	{r4, r5, r6, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	1e04      	subs	r4, r0, #0
  if (hpcd == NULL)
 8003f7e:	d069      	beq.n	8004054 <HAL_PCD_Init+0xdc>
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003f80:	4b35      	ldr	r3, [pc, #212]	; (8004058 <HAL_PCD_Init+0xe0>)
 8003f82:	5cc3      	ldrb	r3, [r0, r3]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d007      	beq.n	8003f98 <HAL_PCD_Init+0x20>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8003f88:	4b33      	ldr	r3, [pc, #204]	; (8004058 <HAL_PCD_Init+0xe0>)
 8003f8a:	2203      	movs	r2, #3
 8003f8c:	54e2      	strb	r2, [r4, r3]
  __HAL_PCD_DISABLE(hpcd);
 8003f8e:	6820      	ldr	r0, [r4, #0]
 8003f90:	f002 f9d8 	bl	8006344 <USB_DisableGlobalInt>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f94:	2100      	movs	r1, #0
 8003f96:	e01e      	b.n	8003fd6 <HAL_PCD_Init+0x5e>
    hpcd->Lock = HAL_UNLOCKED;
 8003f98:	23aa      	movs	r3, #170	; 0xaa
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	54c2      	strb	r2, [r0, r3]
    HAL_PCD_MspInit(hpcd);
 8003fa0:	f004 f870 	bl	8008084 <HAL_PCD_MspInit>
 8003fa4:	e7f0      	b.n	8003f88 <HAL_PCD_Init+0x10>
    hpcd->IN_ep[i].is_in = 1U;
 8003fa6:	1c4d      	adds	r5, r1, #1
 8003fa8:	00ab      	lsls	r3, r5, #2
 8003faa:	195a      	adds	r2, r3, r5
 8003fac:	00d2      	lsls	r2, r2, #3
 8003fae:	18a2      	adds	r2, r4, r2
 8003fb0:	2001      	movs	r0, #1
 8003fb2:	7050      	strb	r0, [r2, #1]
    hpcd->IN_ep[i].num = i;
 8003fb4:	195a      	adds	r2, r3, r5
 8003fb6:	00d2      	lsls	r2, r2, #3
 8003fb8:	5511      	strb	r1, [r2, r4]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003fba:	008a      	lsls	r2, r1, #2
 8003fbc:	1850      	adds	r0, r2, r1
 8003fbe:	00c0      	lsls	r0, r0, #3
 8003fc0:	1820      	adds	r0, r4, r0
 8003fc2:	86c1      	strh	r1, [r0, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003fc4:	195b      	adds	r3, r3, r5
 8003fc6:	00db      	lsls	r3, r3, #3
 8003fc8:	18e3      	adds	r3, r4, r3
 8003fca:	2600      	movs	r6, #0
 8003fcc:	70de      	strb	r6, [r3, #3]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003fce:	6386      	str	r6, [r0, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003fd0:	63c6      	str	r6, [r0, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 8003fd2:	6406      	str	r6, [r0, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fd4:	b2e9      	uxtb	r1, r5
 8003fd6:	6860      	ldr	r0, [r4, #4]
 8003fd8:	4281      	cmp	r1, r0
 8003fda:	d3e4      	bcc.n	8003fa6 <HAL_PCD_Init+0x2e>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fdc:	2100      	movs	r1, #0
 8003fde:	e019      	b.n	8004014 <HAL_PCD_Init+0x9c>
    hpcd->OUT_ep[i].is_in = 0U;
 8003fe0:	008a      	lsls	r2, r1, #2
 8003fe2:	1853      	adds	r3, r2, r1
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	18e3      	adds	r3, r4, r3
 8003fe8:	001e      	movs	r6, r3
 8003fea:	366a      	adds	r6, #106	; 0x6a
 8003fec:	36ff      	adds	r6, #255	; 0xff
 8003fee:	2500      	movs	r5, #0
 8003ff0:	7035      	strb	r5, [r6, #0]
    hpcd->OUT_ep[i].num = i;
 8003ff2:	3e01      	subs	r6, #1
 8003ff4:	7031      	strb	r1, [r6, #0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ff6:	3603      	adds	r6, #3
 8003ff8:	7035      	strb	r5, [r6, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ffa:	360d      	adds	r6, #13
 8003ffc:	6035      	str	r5, [r6, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003ffe:	337d      	adds	r3, #125	; 0x7d
 8004000:	33ff      	adds	r3, #255	; 0xff
 8004002:	601d      	str	r5, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004004:	1852      	adds	r2, r2, r1
 8004006:	00d2      	lsls	r2, r2, #3
 8004008:	18a2      	adds	r2, r4, r2
 800400a:	3281      	adds	r2, #129	; 0x81
 800400c:	32ff      	adds	r2, #255	; 0xff
 800400e:	6015      	str	r5, [r2, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004010:	3101      	adds	r1, #1
 8004012:	b2c9      	uxtb	r1, r1
 8004014:	4288      	cmp	r0, r1
 8004016:	d8e3      	bhi.n	8003fe0 <HAL_PCD_Init+0x68>
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004018:	0023      	movs	r3, r4
 800401a:	3310      	adds	r3, #16
 800401c:	466a      	mov	r2, sp
 800401e:	cb23      	ldmia	r3!, {r0, r1, r5}
 8004020:	c223      	stmia	r2!, {r0, r1, r5}
 8004022:	cb03      	ldmia	r3!, {r0, r1}
 8004024:	c203      	stmia	r2!, {r0, r1}
 8004026:	6861      	ldr	r1, [r4, #4]
 8004028:	68a2      	ldr	r2, [r4, #8]
 800402a:	68e3      	ldr	r3, [r4, #12]
 800402c:	6820      	ldr	r0, [r4, #0]
 800402e:	f002 f993 	bl	8006358 <USB_DevInit>
  hpcd->USB_Address = 0U;
 8004032:	2324      	movs	r3, #36	; 0x24
 8004034:	2200      	movs	r2, #0
 8004036:	54e2      	strb	r2, [r4, r3]
  hpcd->State = HAL_PCD_STATE_READY;
 8004038:	4b07      	ldr	r3, [pc, #28]	; (8004058 <HAL_PCD_Init+0xe0>)
 800403a:	3201      	adds	r2, #1
 800403c:	54e2      	strb	r2, [r4, r3]
  if (hpcd->Init.lpm_enable == 1U)
 800403e:	69e3      	ldr	r3, [r4, #28]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d002      	beq.n	800404a <HAL_PCD_Init+0xd2>
  return HAL_OK;
 8004044:	2000      	movs	r0, #0
}
 8004046:	b006      	add	sp, #24
 8004048:	bd70      	pop	{r4, r5, r6, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800404a:	0020      	movs	r0, r4
 800404c:	f000 ff03 	bl	8004e56 <HAL_PCDEx_ActivateLPM>
  return HAL_OK;
 8004050:	2000      	movs	r0, #0
 8004052:	e7f8      	b.n	8004046 <HAL_PCD_Init+0xce>
    return HAL_ERROR;
 8004054:	2001      	movs	r0, #1
 8004056:	e7f6      	b.n	8004046 <HAL_PCD_Init+0xce>
 8004058:	000002a9 	.word	0x000002a9

0800405c <HAL_PCD_Start>:
{
 800405c:	b570      	push	{r4, r5, r6, lr}
 800405e:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 8004060:	23aa      	movs	r3, #170	; 0xaa
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	5cc3      	ldrb	r3, [r0, r3]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d00d      	beq.n	8004086 <HAL_PCD_Start+0x2a>
 800406a:	25aa      	movs	r5, #170	; 0xaa
 800406c:	00ad      	lsls	r5, r5, #2
 800406e:	2301      	movs	r3, #1
 8004070:	5543      	strb	r3, [r0, r5]
  __HAL_PCD_ENABLE(hpcd);
 8004072:	6800      	ldr	r0, [r0, #0]
 8004074:	f002 f95c 	bl	8006330 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004078:	6820      	ldr	r0, [r4, #0]
 800407a:	f002 fc35 	bl	80068e8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800407e:	2300      	movs	r3, #0
 8004080:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8004082:	2000      	movs	r0, #0
}
 8004084:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 8004086:	2002      	movs	r0, #2
 8004088:	e7fc      	b.n	8004084 <HAL_PCD_Start+0x28>
	...

0800408c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800408c:	b570      	push	{r4, r5, r6, lr}
 800408e:	0005      	movs	r5, r0
 8004090:	000c      	movs	r4, r1
 8004092:	0016      	movs	r6, r2
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004094:	0653      	lsls	r3, r2, #25
 8004096:	d400      	bmi.n	800409a <HAL_PCD_EP_DB_Transmit+0xe>
 8004098:	e0ec      	b.n	8004274 <HAL_PCD_EP_DB_Transmit+0x1e8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800409a:	6802      	ldr	r2, [r0, #0]
 800409c:	2350      	movs	r3, #80	; 0x50
 800409e:	5ad3      	ldrh	r3, [r2, r3]
 80040a0:	7809      	ldrb	r1, [r1, #0]
 80040a2:	00c8      	lsls	r0, r1, #3
 80040a4:	181b      	adds	r3, r3, r0
 80040a6:	189b      	adds	r3, r3, r2
 80040a8:	4aab      	ldr	r2, [pc, #684]	; (8004358 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 80040aa:	4694      	mov	ip, r2
 80040ac:	4463      	add	r3, ip
 80040ae:	881a      	ldrh	r2, [r3, #0]
 80040b0:	0592      	lsls	r2, r2, #22
 80040b2:	0d92      	lsrs	r2, r2, #22

    if (ep->xfer_len > TxByteNbre)
 80040b4:	69a3      	ldr	r3, [r4, #24]
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d941      	bls.n	800413e <HAL_PCD_EP_DB_Transmit+0xb2>
    {
      ep->xfer_len -= TxByteNbre;
 80040ba:	1a9b      	subs	r3, r3, r2
 80040bc:	61a3      	str	r3, [r4, #24]
    else
    {
      ep->xfer_len = 0U;
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80040be:	69a3      	ldr	r3, [r4, #24]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d15a      	bne.n	800417a <HAL_PCD_EP_DB_Transmit+0xee>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80040c4:	7863      	ldrb	r3, [r4, #1]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d13c      	bne.n	8004144 <HAL_PCD_EP_DB_Transmit+0xb8>
 80040ca:	682b      	ldr	r3, [r5, #0]
 80040cc:	2250      	movs	r2, #80	; 0x50
 80040ce:	5a9a      	ldrh	r2, [r3, r2]
 80040d0:	189b      	adds	r3, r3, r2
 80040d2:	18c0      	adds	r0, r0, r3
 80040d4:	4ba0      	ldr	r3, [pc, #640]	; (8004358 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 80040d6:	469c      	mov	ip, r3
 80040d8:	4460      	add	r0, ip
 80040da:	8803      	ldrh	r3, [r0, #0]
 80040dc:	4a9f      	ldr	r2, [pc, #636]	; (800435c <HAL_PCD_EP_DB_Transmit+0x2d0>)
 80040de:	4013      	ands	r3, r2
 80040e0:	8003      	strh	r3, [r0, #0]
 80040e2:	8803      	ldrh	r3, [r0, #0]
 80040e4:	4a9e      	ldr	r2, [pc, #632]	; (8004360 <HAL_PCD_EP_DB_Transmit+0x2d4>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80040ec:	682b      	ldr	r3, [r5, #0]
 80040ee:	7862      	ldrb	r2, [r4, #1]
 80040f0:	2a00      	cmp	r2, #0
 80040f2:	d134      	bne.n	800415e <HAL_PCD_EP_DB_Transmit+0xd2>
 80040f4:	3250      	adds	r2, #80	; 0x50
 80040f6:	5a99      	ldrh	r1, [r3, r2]
 80040f8:	1859      	adds	r1, r3, r1
 80040fa:	7823      	ldrb	r3, [r4, #0]
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	185b      	adds	r3, r3, r1
 8004100:	4a98      	ldr	r2, [pc, #608]	; (8004364 <HAL_PCD_EP_DB_Transmit+0x2d8>)
 8004102:	4694      	mov	ip, r2
 8004104:	4463      	add	r3, ip
 8004106:	881a      	ldrh	r2, [r3, #0]
 8004108:	4994      	ldr	r1, [pc, #592]	; (800435c <HAL_PCD_EP_DB_Transmit+0x2d0>)
 800410a:	400a      	ands	r2, r1
 800410c:	801a      	strh	r2, [r3, #0]
 800410e:	881a      	ldrh	r2, [r3, #0]
 8004110:	4993      	ldr	r1, [pc, #588]	; (8004360 <HAL_PCD_EP_DB_Transmit+0x2d4>)
 8004112:	430a      	orrs	r2, r1
 8004114:	b292      	uxth	r2, r2
 8004116:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004118:	7821      	ldrb	r1, [r4, #0]
 800411a:	0028      	movs	r0, r5
 800411c:	f003 ffec 	bl	80080f8 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004120:	0473      	lsls	r3, r6, #17
 8004122:	d53b      	bpl.n	800419c <HAL_PCD_EP_DB_Transmit+0x110>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004124:	7822      	ldrb	r2, [r4, #0]
 8004126:	0092      	lsls	r2, r2, #2
 8004128:	682b      	ldr	r3, [r5, #0]
 800412a:	469c      	mov	ip, r3
 800412c:	4462      	add	r2, ip
 800412e:	8813      	ldrh	r3, [r2, #0]
 8004130:	498d      	ldr	r1, [pc, #564]	; (8004368 <HAL_PCD_EP_DB_Transmit+0x2dc>)
 8004132:	4019      	ands	r1, r3
 8004134:	4b8d      	ldr	r3, [pc, #564]	; (800436c <HAL_PCD_EP_DB_Transmit+0x2e0>)
 8004136:	430b      	orrs	r3, r1
 8004138:	b29b      	uxth	r3, r3
 800413a:	8013      	strh	r3, [r2, #0]
 800413c:	e02e      	b.n	800419c <HAL_PCD_EP_DB_Transmit+0x110>
      ep->xfer_len = 0U;
 800413e:	2300      	movs	r3, #0
 8004140:	61a3      	str	r3, [r4, #24]
 8004142:	e7bc      	b.n	80040be <HAL_PCD_EP_DB_Transmit+0x32>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004144:	2b01      	cmp	r3, #1
 8004146:	d1d1      	bne.n	80040ec <HAL_PCD_EP_DB_Transmit+0x60>
 8004148:	682b      	ldr	r3, [r5, #0]
 800414a:	2250      	movs	r2, #80	; 0x50
 800414c:	5a9a      	ldrh	r2, [r3, r2]
 800414e:	189b      	adds	r3, r3, r2
 8004150:	18c0      	adds	r0, r0, r3
 8004152:	4b81      	ldr	r3, [pc, #516]	; (8004358 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 8004154:	469c      	mov	ip, r3
 8004156:	4460      	add	r0, ip
 8004158:	2300      	movs	r3, #0
 800415a:	8003      	strh	r3, [r0, #0]
 800415c:	e7c6      	b.n	80040ec <HAL_PCD_EP_DB_Transmit+0x60>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800415e:	2a01      	cmp	r2, #1
 8004160:	d1da      	bne.n	8004118 <HAL_PCD_EP_DB_Transmit+0x8c>
 8004162:	324f      	adds	r2, #79	; 0x4f
 8004164:	5a9a      	ldrh	r2, [r3, r2]
 8004166:	189b      	adds	r3, r3, r2
 8004168:	7822      	ldrb	r2, [r4, #0]
 800416a:	00d2      	lsls	r2, r2, #3
 800416c:	18d3      	adds	r3, r2, r3
 800416e:	4a7d      	ldr	r2, [pc, #500]	; (8004364 <HAL_PCD_EP_DB_Transmit+0x2d8>)
 8004170:	4694      	mov	ip, r2
 8004172:	4463      	add	r3, ip
 8004174:	2200      	movs	r2, #0
 8004176:	801a      	strh	r2, [r3, #0]
 8004178:	e7ce      	b.n	8004118 <HAL_PCD_EP_DB_Transmit+0x8c>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800417a:	0473      	lsls	r3, r6, #17
 800417c:	d50a      	bpl.n	8004194 <HAL_PCD_EP_DB_Transmit+0x108>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800417e:	0089      	lsls	r1, r1, #2
 8004180:	682b      	ldr	r3, [r5, #0]
 8004182:	469c      	mov	ip, r3
 8004184:	4461      	add	r1, ip
 8004186:	880b      	ldrh	r3, [r1, #0]
 8004188:	4877      	ldr	r0, [pc, #476]	; (8004368 <HAL_PCD_EP_DB_Transmit+0x2dc>)
 800418a:	4018      	ands	r0, r3
 800418c:	4b77      	ldr	r3, [pc, #476]	; (800436c <HAL_PCD_EP_DB_Transmit+0x2e0>)
 800418e:	4303      	orrs	r3, r0
 8004190:	b29b      	uxth	r3, r3
 8004192:	800b      	strh	r3, [r1, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004194:	2324      	movs	r3, #36	; 0x24
 8004196:	5ce3      	ldrb	r3, [r4, r3]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d00f      	beq.n	80041bc <HAL_PCD_EP_DB_Transmit+0x130>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800419c:	6829      	ldr	r1, [r5, #0]
 800419e:	7823      	ldrb	r3, [r4, #0]
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	18c9      	adds	r1, r1, r3
 80041a4:	880b      	ldrh	r3, [r1, #0]
 80041a6:	4a72      	ldr	r2, [pc, #456]	; (8004370 <HAL_PCD_EP_DB_Transmit+0x2e4>)
 80041a8:	4013      	ands	r3, r2
 80041aa:	2230      	movs	r2, #48	; 0x30
 80041ac:	4053      	eors	r3, r2
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	4a70      	ldr	r2, [pc, #448]	; (8004374 <HAL_PCD_EP_DB_Transmit+0x2e8>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	800b      	strh	r3, [r1, #0]

  return HAL_OK;
}
 80041b8:	2000      	movs	r0, #0
 80041ba:	bd70      	pop	{r4, r5, r6, pc}
        ep->xfer_buff += TxByteNbre;
 80041bc:	6963      	ldr	r3, [r4, #20]
 80041be:	189b      	adds	r3, r3, r2
 80041c0:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxByteNbre;
 80041c2:	69e3      	ldr	r3, [r4, #28]
 80041c4:	189b      	adds	r3, r3, r2
 80041c6:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 80041c8:	6a21      	ldr	r1, [r4, #32]
 80041ca:	6923      	ldr	r3, [r4, #16]
 80041cc:	4299      	cmp	r1, r3
 80041ce:	d31a      	bcc.n	8004206 <HAL_PCD_EP_DB_Transmit+0x17a>
          ep->xfer_len_db -= len;
 80041d0:	1ac9      	subs	r1, r1, r3
 80041d2:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80041d4:	7862      	ldrb	r2, [r4, #1]
 80041d6:	2a00      	cmp	r2, #0
 80041d8:	d136      	bne.n	8004248 <HAL_PCD_EP_DB_Transmit+0x1bc>
 80041da:	682a      	ldr	r2, [r5, #0]
 80041dc:	2150      	movs	r1, #80	; 0x50
 80041de:	5a50      	ldrh	r0, [r2, r1]
 80041e0:	1810      	adds	r0, r2, r0
 80041e2:	7822      	ldrb	r2, [r4, #0]
 80041e4:	00d2      	lsls	r2, r2, #3
 80041e6:	1812      	adds	r2, r2, r0
 80041e8:	495b      	ldr	r1, [pc, #364]	; (8004358 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 80041ea:	468c      	mov	ip, r1
 80041ec:	4462      	add	r2, ip
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d115      	bne.n	800421e <HAL_PCD_EP_DB_Transmit+0x192>
 80041f2:	8811      	ldrh	r1, [r2, #0]
 80041f4:	4859      	ldr	r0, [pc, #356]	; (800435c <HAL_PCD_EP_DB_Transmit+0x2d0>)
 80041f6:	4001      	ands	r1, r0
 80041f8:	8011      	strh	r1, [r2, #0]
 80041fa:	8811      	ldrh	r1, [r2, #0]
 80041fc:	4858      	ldr	r0, [pc, #352]	; (8004360 <HAL_PCD_EP_DB_Transmit+0x2d4>)
 80041fe:	4301      	orrs	r1, r0
 8004200:	b289      	uxth	r1, r1
 8004202:	8011      	strh	r1, [r2, #0]
 8004204:	e022      	b.n	800424c <HAL_PCD_EP_DB_Transmit+0x1c0>
        else if (ep->xfer_len_db == 0U)
 8004206:	2900      	cmp	r1, #0
 8004208:	d103      	bne.n	8004212 <HAL_PCD_EP_DB_Transmit+0x186>
          ep->xfer_fill_db = 0U;
 800420a:	2324      	movs	r3, #36	; 0x24
 800420c:	54e1      	strb	r1, [r4, r3]
          len = TxByteNbre;
 800420e:	0013      	movs	r3, r2
 8004210:	e7e0      	b.n	80041d4 <HAL_PCD_EP_DB_Transmit+0x148>
          ep->xfer_fill_db = 0U;
 8004212:	2300      	movs	r3, #0
 8004214:	2224      	movs	r2, #36	; 0x24
 8004216:	54a3      	strb	r3, [r4, r2]
          ep->xfer_len_db = 0U;
 8004218:	6223      	str	r3, [r4, #32]
          len = ep->xfer_len_db;
 800421a:	000b      	movs	r3, r1
 800421c:	e7da      	b.n	80041d4 <HAL_PCD_EP_DB_Transmit+0x148>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800421e:	2b3e      	cmp	r3, #62	; 0x3e
 8004220:	d807      	bhi.n	8004232 <HAL_PCD_EP_DB_Transmit+0x1a6>
 8004222:	0859      	lsrs	r1, r3, #1
 8004224:	07d8      	lsls	r0, r3, #31
 8004226:	d500      	bpl.n	800422a <HAL_PCD_EP_DB_Transmit+0x19e>
 8004228:	3101      	adds	r1, #1
 800422a:	0289      	lsls	r1, r1, #10
 800422c:	b289      	uxth	r1, r1
 800422e:	8011      	strh	r1, [r2, #0]
 8004230:	e00c      	b.n	800424c <HAL_PCD_EP_DB_Transmit+0x1c0>
 8004232:	0959      	lsrs	r1, r3, #5
 8004234:	06d8      	lsls	r0, r3, #27
 8004236:	d100      	bne.n	800423a <HAL_PCD_EP_DB_Transmit+0x1ae>
 8004238:	3901      	subs	r1, #1
 800423a:	0289      	lsls	r1, r1, #10
 800423c:	b289      	uxth	r1, r1
 800423e:	4848      	ldr	r0, [pc, #288]	; (8004360 <HAL_PCD_EP_DB_Transmit+0x2d4>)
 8004240:	4301      	orrs	r1, r0
 8004242:	b289      	uxth	r1, r1
 8004244:	8011      	strh	r1, [r2, #0]
 8004246:	e001      	b.n	800424c <HAL_PCD_EP_DB_Transmit+0x1c0>
 8004248:	2a01      	cmp	r2, #1
 800424a:	d006      	beq.n	800425a <HAL_PCD_EP_DB_Transmit+0x1ce>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800424c:	b29b      	uxth	r3, r3
 800424e:	8922      	ldrh	r2, [r4, #8]
 8004250:	6961      	ldr	r1, [r4, #20]
 8004252:	6828      	ldr	r0, [r5, #0]
 8004254:	f002 fb56 	bl	8006904 <USB_WritePMA>
 8004258:	e7a0      	b.n	800419c <HAL_PCD_EP_DB_Transmit+0x110>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800425a:	682a      	ldr	r2, [r5, #0]
 800425c:	2150      	movs	r1, #80	; 0x50
 800425e:	5a50      	ldrh	r0, [r2, r1]
 8004260:	1810      	adds	r0, r2, r0
 8004262:	7822      	ldrb	r2, [r4, #0]
 8004264:	00d2      	lsls	r2, r2, #3
 8004266:	1812      	adds	r2, r2, r0
 8004268:	493b      	ldr	r1, [pc, #236]	; (8004358 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 800426a:	468c      	mov	ip, r1
 800426c:	4462      	add	r2, ip
 800426e:	b299      	uxth	r1, r3
 8004270:	8011      	strh	r1, [r2, #0]
 8004272:	e7eb      	b.n	800424c <HAL_PCD_EP_DB_Transmit+0x1c0>
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004274:	6802      	ldr	r2, [r0, #0]
 8004276:	2350      	movs	r3, #80	; 0x50
 8004278:	5ad3      	ldrh	r3, [r2, r3]
 800427a:	7809      	ldrb	r1, [r1, #0]
 800427c:	00c8      	lsls	r0, r1, #3
 800427e:	181b      	adds	r3, r3, r0
 8004280:	189b      	adds	r3, r3, r2
 8004282:	4a38      	ldr	r2, [pc, #224]	; (8004364 <HAL_PCD_EP_DB_Transmit+0x2d8>)
 8004284:	4694      	mov	ip, r2
 8004286:	4463      	add	r3, ip
 8004288:	881a      	ldrh	r2, [r3, #0]
 800428a:	0592      	lsls	r2, r2, #22
 800428c:	0d92      	lsrs	r2, r2, #22
    if (ep->xfer_len >= TxByteNbre)
 800428e:	69a3      	ldr	r3, [r4, #24]
 8004290:	4293      	cmp	r3, r2
 8004292:	d342      	bcc.n	800431a <HAL_PCD_EP_DB_Transmit+0x28e>
      ep->xfer_len -= TxByteNbre;
 8004294:	1a9b      	subs	r3, r3, r2
 8004296:	61a3      	str	r3, [r4, #24]
    if (ep->xfer_len == 0U)
 8004298:	69a3      	ldr	r3, [r4, #24]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d16c      	bne.n	8004378 <HAL_PCD_EP_DB_Transmit+0x2ec>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800429e:	7863      	ldrb	r3, [r4, #1]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d13d      	bne.n	8004320 <HAL_PCD_EP_DB_Transmit+0x294>
 80042a4:	682b      	ldr	r3, [r5, #0]
 80042a6:	2250      	movs	r2, #80	; 0x50
 80042a8:	5a9a      	ldrh	r2, [r3, r2]
 80042aa:	189b      	adds	r3, r3, r2
 80042ac:	1818      	adds	r0, r3, r0
 80042ae:	4b2a      	ldr	r3, [pc, #168]	; (8004358 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 80042b0:	469c      	mov	ip, r3
 80042b2:	4460      	add	r0, ip
 80042b4:	8803      	ldrh	r3, [r0, #0]
 80042b6:	4a29      	ldr	r2, [pc, #164]	; (800435c <HAL_PCD_EP_DB_Transmit+0x2d0>)
 80042b8:	4013      	ands	r3, r2
 80042ba:	8003      	strh	r3, [r0, #0]
 80042bc:	8803      	ldrh	r3, [r0, #0]
 80042be:	4a28      	ldr	r2, [pc, #160]	; (8004360 <HAL_PCD_EP_DB_Transmit+0x2d4>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80042c6:	682b      	ldr	r3, [r5, #0]
 80042c8:	7862      	ldrb	r2, [r4, #1]
 80042ca:	2a00      	cmp	r2, #0
 80042cc:	d135      	bne.n	800433a <HAL_PCD_EP_DB_Transmit+0x2ae>
 80042ce:	3250      	adds	r2, #80	; 0x50
 80042d0:	5a9a      	ldrh	r2, [r3, r2]
 80042d2:	189b      	adds	r3, r3, r2
 80042d4:	7822      	ldrb	r2, [r4, #0]
 80042d6:	00d2      	lsls	r2, r2, #3
 80042d8:	189b      	adds	r3, r3, r2
 80042da:	4a22      	ldr	r2, [pc, #136]	; (8004364 <HAL_PCD_EP_DB_Transmit+0x2d8>)
 80042dc:	4694      	mov	ip, r2
 80042de:	4463      	add	r3, ip
 80042e0:	881a      	ldrh	r2, [r3, #0]
 80042e2:	491e      	ldr	r1, [pc, #120]	; (800435c <HAL_PCD_EP_DB_Transmit+0x2d0>)
 80042e4:	400a      	ands	r2, r1
 80042e6:	801a      	strh	r2, [r3, #0]
 80042e8:	881a      	ldrh	r2, [r3, #0]
 80042ea:	491d      	ldr	r1, [pc, #116]	; (8004360 <HAL_PCD_EP_DB_Transmit+0x2d4>)
 80042ec:	430a      	orrs	r2, r1
 80042ee:	b292      	uxth	r2, r2
 80042f0:	801a      	strh	r2, [r3, #0]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80042f2:	7821      	ldrb	r1, [r4, #0]
 80042f4:	0028      	movs	r0, r5
 80042f6:	f003 feff 	bl	80080f8 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80042fa:	0473      	lsls	r3, r6, #17
 80042fc:	d500      	bpl.n	8004300 <HAL_PCD_EP_DB_Transmit+0x274>
 80042fe:	e74d      	b.n	800419c <HAL_PCD_EP_DB_Transmit+0x110>
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004300:	7822      	ldrb	r2, [r4, #0]
 8004302:	0092      	lsls	r2, r2, #2
 8004304:	682b      	ldr	r3, [r5, #0]
 8004306:	469c      	mov	ip, r3
 8004308:	4462      	add	r2, ip
 800430a:	8813      	ldrh	r3, [r2, #0]
 800430c:	4916      	ldr	r1, [pc, #88]	; (8004368 <HAL_PCD_EP_DB_Transmit+0x2dc>)
 800430e:	4019      	ands	r1, r3
 8004310:	4b16      	ldr	r3, [pc, #88]	; (800436c <HAL_PCD_EP_DB_Transmit+0x2e0>)
 8004312:	430b      	orrs	r3, r1
 8004314:	b29b      	uxth	r3, r3
 8004316:	8013      	strh	r3, [r2, #0]
 8004318:	e740      	b.n	800419c <HAL_PCD_EP_DB_Transmit+0x110>
      ep->xfer_len = 0U;
 800431a:	2300      	movs	r3, #0
 800431c:	61a3      	str	r3, [r4, #24]
 800431e:	e7bb      	b.n	8004298 <HAL_PCD_EP_DB_Transmit+0x20c>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004320:	2b01      	cmp	r3, #1
 8004322:	d1d0      	bne.n	80042c6 <HAL_PCD_EP_DB_Transmit+0x23a>
 8004324:	682b      	ldr	r3, [r5, #0]
 8004326:	2250      	movs	r2, #80	; 0x50
 8004328:	5a9a      	ldrh	r2, [r3, r2]
 800432a:	189b      	adds	r3, r3, r2
 800432c:	1818      	adds	r0, r3, r0
 800432e:	4b0a      	ldr	r3, [pc, #40]	; (8004358 <HAL_PCD_EP_DB_Transmit+0x2cc>)
 8004330:	469c      	mov	ip, r3
 8004332:	4460      	add	r0, ip
 8004334:	2300      	movs	r3, #0
 8004336:	8003      	strh	r3, [r0, #0]
 8004338:	e7c5      	b.n	80042c6 <HAL_PCD_EP_DB_Transmit+0x23a>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800433a:	2a01      	cmp	r2, #1
 800433c:	d1d9      	bne.n	80042f2 <HAL_PCD_EP_DB_Transmit+0x266>
 800433e:	324f      	adds	r2, #79	; 0x4f
 8004340:	5a9a      	ldrh	r2, [r3, r2]
 8004342:	189b      	adds	r3, r3, r2
 8004344:	7822      	ldrb	r2, [r4, #0]
 8004346:	00d2      	lsls	r2, r2, #3
 8004348:	189b      	adds	r3, r3, r2
 800434a:	4a06      	ldr	r2, [pc, #24]	; (8004364 <HAL_PCD_EP_DB_Transmit+0x2d8>)
 800434c:	4694      	mov	ip, r2
 800434e:	4463      	add	r3, ip
 8004350:	2200      	movs	r2, #0
 8004352:	801a      	strh	r2, [r3, #0]
 8004354:	e7cd      	b.n	80042f2 <HAL_PCD_EP_DB_Transmit+0x266>
 8004356:	46c0      	nop			; (mov r8, r8)
 8004358:	00000402 	.word	0x00000402
 800435c:	ffff83ff 	.word	0xffff83ff
 8004360:	ffff8000 	.word	0xffff8000
 8004364:	00000406 	.word	0x00000406
 8004368:	ffff8f8f 	.word	0xffff8f8f
 800436c:	ffffc080 	.word	0xffffc080
 8004370:	ffff8fbf 	.word	0xffff8fbf
 8004374:	ffff8080 	.word	0xffff8080
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004378:	0473      	lsls	r3, r6, #17
 800437a:	d40a      	bmi.n	8004392 <HAL_PCD_EP_DB_Transmit+0x306>
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800437c:	0089      	lsls	r1, r1, #2
 800437e:	682b      	ldr	r3, [r5, #0]
 8004380:	469c      	mov	ip, r3
 8004382:	4461      	add	r1, ip
 8004384:	880b      	ldrh	r3, [r1, #0]
 8004386:	4833      	ldr	r0, [pc, #204]	; (8004454 <HAL_PCD_EP_DB_Transmit+0x3c8>)
 8004388:	4018      	ands	r0, r3
 800438a:	4b33      	ldr	r3, [pc, #204]	; (8004458 <HAL_PCD_EP_DB_Transmit+0x3cc>)
 800438c:	4303      	orrs	r3, r0
 800438e:	b29b      	uxth	r3, r3
 8004390:	800b      	strh	r3, [r1, #0]
      if (ep->xfer_fill_db == 1U)
 8004392:	2324      	movs	r3, #36	; 0x24
 8004394:	5ce3      	ldrb	r3, [r4, r3]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d000      	beq.n	800439c <HAL_PCD_EP_DB_Transmit+0x310>
 800439a:	e6ff      	b.n	800419c <HAL_PCD_EP_DB_Transmit+0x110>
        ep->xfer_buff += TxByteNbre;
 800439c:	6963      	ldr	r3, [r4, #20]
 800439e:	189b      	adds	r3, r3, r2
 80043a0:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxByteNbre;
 80043a2:	69e3      	ldr	r3, [r4, #28]
 80043a4:	189b      	adds	r3, r3, r2
 80043a6:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 80043a8:	6a21      	ldr	r1, [r4, #32]
 80043aa:	6923      	ldr	r3, [r4, #16]
 80043ac:	4299      	cmp	r1, r3
 80043ae:	d31a      	bcc.n	80043e6 <HAL_PCD_EP_DB_Transmit+0x35a>
          ep->xfer_len_db -= len;
 80043b0:	1ac9      	subs	r1, r1, r3
 80043b2:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80043b4:	682a      	ldr	r2, [r5, #0]
 80043b6:	7861      	ldrb	r1, [r4, #1]
 80043b8:	2900      	cmp	r1, #0
 80043ba:	d135      	bne.n	8004428 <HAL_PCD_EP_DB_Transmit+0x39c>
 80043bc:	3150      	adds	r1, #80	; 0x50
 80043be:	5a51      	ldrh	r1, [r2, r1]
 80043c0:	1852      	adds	r2, r2, r1
 80043c2:	7821      	ldrb	r1, [r4, #0]
 80043c4:	00c9      	lsls	r1, r1, #3
 80043c6:	1852      	adds	r2, r2, r1
 80043c8:	4924      	ldr	r1, [pc, #144]	; (800445c <HAL_PCD_EP_DB_Transmit+0x3d0>)
 80043ca:	468c      	mov	ip, r1
 80043cc:	4462      	add	r2, ip
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d115      	bne.n	80043fe <HAL_PCD_EP_DB_Transmit+0x372>
 80043d2:	8811      	ldrh	r1, [r2, #0]
 80043d4:	4822      	ldr	r0, [pc, #136]	; (8004460 <HAL_PCD_EP_DB_Transmit+0x3d4>)
 80043d6:	4001      	ands	r1, r0
 80043d8:	8011      	strh	r1, [r2, #0]
 80043da:	8811      	ldrh	r1, [r2, #0]
 80043dc:	4821      	ldr	r0, [pc, #132]	; (8004464 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 80043de:	4301      	orrs	r1, r0
 80043e0:	b289      	uxth	r1, r1
 80043e2:	8011      	strh	r1, [r2, #0]
 80043e4:	e022      	b.n	800442c <HAL_PCD_EP_DB_Transmit+0x3a0>
        else if (ep->xfer_len_db == 0U)
 80043e6:	2900      	cmp	r1, #0
 80043e8:	d103      	bne.n	80043f2 <HAL_PCD_EP_DB_Transmit+0x366>
          ep->xfer_fill_db = 0U;
 80043ea:	2324      	movs	r3, #36	; 0x24
 80043ec:	54e1      	strb	r1, [r4, r3]
          len = TxByteNbre;
 80043ee:	0013      	movs	r3, r2
 80043f0:	e7e0      	b.n	80043b4 <HAL_PCD_EP_DB_Transmit+0x328>
          ep->xfer_len_db = 0U;
 80043f2:	2300      	movs	r3, #0
 80043f4:	6223      	str	r3, [r4, #32]
          ep->xfer_fill_db = 0;
 80043f6:	2224      	movs	r2, #36	; 0x24
 80043f8:	54a3      	strb	r3, [r4, r2]
          len = ep->xfer_len_db;
 80043fa:	000b      	movs	r3, r1
 80043fc:	e7da      	b.n	80043b4 <HAL_PCD_EP_DB_Transmit+0x328>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80043fe:	2b3e      	cmp	r3, #62	; 0x3e
 8004400:	d807      	bhi.n	8004412 <HAL_PCD_EP_DB_Transmit+0x386>
 8004402:	0859      	lsrs	r1, r3, #1
 8004404:	07d8      	lsls	r0, r3, #31
 8004406:	d500      	bpl.n	800440a <HAL_PCD_EP_DB_Transmit+0x37e>
 8004408:	3101      	adds	r1, #1
 800440a:	0289      	lsls	r1, r1, #10
 800440c:	b289      	uxth	r1, r1
 800440e:	8011      	strh	r1, [r2, #0]
 8004410:	e00c      	b.n	800442c <HAL_PCD_EP_DB_Transmit+0x3a0>
 8004412:	0959      	lsrs	r1, r3, #5
 8004414:	06d8      	lsls	r0, r3, #27
 8004416:	d100      	bne.n	800441a <HAL_PCD_EP_DB_Transmit+0x38e>
 8004418:	3901      	subs	r1, #1
 800441a:	0289      	lsls	r1, r1, #10
 800441c:	b289      	uxth	r1, r1
 800441e:	4811      	ldr	r0, [pc, #68]	; (8004464 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8004420:	4301      	orrs	r1, r0
 8004422:	b289      	uxth	r1, r1
 8004424:	8011      	strh	r1, [r2, #0]
 8004426:	e001      	b.n	800442c <HAL_PCD_EP_DB_Transmit+0x3a0>
 8004428:	2901      	cmp	r1, #1
 800442a:	d006      	beq.n	800443a <HAL_PCD_EP_DB_Transmit+0x3ae>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800442c:	b29b      	uxth	r3, r3
 800442e:	8962      	ldrh	r2, [r4, #10]
 8004430:	6961      	ldr	r1, [r4, #20]
 8004432:	6828      	ldr	r0, [r5, #0]
 8004434:	f002 fa66 	bl	8006904 <USB_WritePMA>
 8004438:	e6b0      	b.n	800419c <HAL_PCD_EP_DB_Transmit+0x110>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800443a:	314f      	adds	r1, #79	; 0x4f
 800443c:	5a51      	ldrh	r1, [r2, r1]
 800443e:	1852      	adds	r2, r2, r1
 8004440:	7821      	ldrb	r1, [r4, #0]
 8004442:	00c9      	lsls	r1, r1, #3
 8004444:	1852      	adds	r2, r2, r1
 8004446:	4905      	ldr	r1, [pc, #20]	; (800445c <HAL_PCD_EP_DB_Transmit+0x3d0>)
 8004448:	468c      	mov	ip, r1
 800444a:	4462      	add	r2, ip
 800444c:	b299      	uxth	r1, r3
 800444e:	8011      	strh	r1, [r2, #0]
 8004450:	e7ec      	b.n	800442c <HAL_PCD_EP_DB_Transmit+0x3a0>
 8004452:	46c0      	nop			; (mov r8, r8)
 8004454:	ffff8f8f 	.word	0xffff8f8f
 8004458:	ffffc080 	.word	0xffffc080
 800445c:	00000406 	.word	0x00000406
 8004460:	ffff83ff 	.word	0xffff83ff
 8004464:	ffff8000 	.word	0xffff8000

08004468 <PCD_EP_ISR_Handler>:
{
 8004468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800446a:	46ce      	mov	lr, r9
 800446c:	4647      	mov	r7, r8
 800446e:	b580      	push	{r7, lr}
 8004470:	0004      	movs	r4, r0
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004472:	e0b6      	b.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004474:	8803      	ldrh	r3, [r0, #0]
 8004476:	4ac2      	ldr	r2, [pc, #776]	; (8004780 <PCD_EP_ISR_Handler+0x318>)
 8004478:	401a      	ands	r2, r3
 800447a:	4bc2      	ldr	r3, [pc, #776]	; (8004784 <PCD_EP_ISR_Handler+0x31c>)
 800447c:	4313      	orrs	r3, r2
 800447e:	b29b      	uxth	r3, r3
 8004480:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004482:	6821      	ldr	r1, [r4, #0]
 8004484:	2350      	movs	r3, #80	; 0x50
 8004486:	5acb      	ldrh	r3, [r1, r3]
 8004488:	2228      	movs	r2, #40	; 0x28
 800448a:	5ca2      	ldrb	r2, [r4, r2]
 800448c:	00d2      	lsls	r2, r2, #3
 800448e:	189b      	adds	r3, r3, r2
 8004490:	185b      	adds	r3, r3, r1
 8004492:	4abd      	ldr	r2, [pc, #756]	; (8004788 <PCD_EP_ISR_Handler+0x320>)
 8004494:	4694      	mov	ip, r2
 8004496:	4463      	add	r3, ip
 8004498:	881b      	ldrh	r3, [r3, #0]
 800449a:	059b      	lsls	r3, r3, #22
 800449c:	0d9b      	lsrs	r3, r3, #22
 800449e:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 80044a0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80044a2:	4694      	mov	ip, r2
 80044a4:	4463      	add	r3, ip
 80044a6:	63e3      	str	r3, [r4, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80044a8:	2100      	movs	r1, #0
 80044aa:	0020      	movs	r0, r4
 80044ac:	f003 fe24 	bl	80080f8 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80044b0:	2324      	movs	r3, #36	; 0x24
 80044b2:	5ce3      	ldrb	r3, [r4, r3]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d100      	bne.n	80044ba <PCD_EP_ISR_Handler+0x52>
 80044b8:	e093      	b.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
 80044ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d000      	beq.n	80044c2 <PCD_EP_ISR_Handler+0x5a>
 80044c0:	e08f      	b.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80044c2:	2224      	movs	r2, #36	; 0x24
 80044c4:	5ca3      	ldrb	r3, [r4, r2]
 80044c6:	2180      	movs	r1, #128	; 0x80
 80044c8:	4249      	negs	r1, r1
 80044ca:	430b      	orrs	r3, r1
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	31cc      	adds	r1, #204	; 0xcc
 80044d0:	6820      	ldr	r0, [r4, #0]
 80044d2:	5243      	strh	r3, [r0, r1]
          hpcd->USB_Address = 0U;
 80044d4:	2300      	movs	r3, #0
 80044d6:	54a3      	strb	r3, [r4, r2]
 80044d8:	e083      	b.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80044da:	2350      	movs	r3, #80	; 0x50
 80044dc:	5ac3      	ldrh	r3, [r0, r3]
 80044de:	22b4      	movs	r2, #180	; 0xb4
 80044e0:	0052      	lsls	r2, r2, #1
 80044e2:	5ca2      	ldrb	r2, [r4, r2]
 80044e4:	00d2      	lsls	r2, r2, #3
 80044e6:	189b      	adds	r3, r3, r2
 80044e8:	181b      	adds	r3, r3, r0
 80044ea:	4aa8      	ldr	r2, [pc, #672]	; (800478c <PCD_EP_ISR_Handler+0x324>)
 80044ec:	4694      	mov	ip, r2
 80044ee:	4463      	add	r3, ip
 80044f0:	881b      	ldrh	r3, [r3, #0]
 80044f2:	059b      	lsls	r3, r3, #22
 80044f4:	0d9b      	lsrs	r3, r3, #22
 80044f6:	0022      	movs	r2, r4
 80044f8:	3269      	adds	r2, #105	; 0x69
 80044fa:	32ff      	adds	r2, #255	; 0xff
 80044fc:	61d3      	str	r3, [r2, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80044fe:	21ac      	movs	r1, #172	; 0xac
 8004500:	0089      	lsls	r1, r1, #2
 8004502:	1861      	adds	r1, r4, r1
 8004504:	88d2      	ldrh	r2, [r2, #6]
 8004506:	f002 fd81 	bl	800700c <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800450a:	6822      	ldr	r2, [r4, #0]
 800450c:	8813      	ldrh	r3, [r2, #0]
 800450e:	49a0      	ldr	r1, [pc, #640]	; (8004790 <PCD_EP_ISR_Handler+0x328>)
 8004510:	400b      	ands	r3, r1
 8004512:	2180      	movs	r1, #128	; 0x80
 8004514:	430b      	orrs	r3, r1
 8004516:	b29b      	uxth	r3, r3
 8004518:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 800451a:	0020      	movs	r0, r4
 800451c:	f003 fdd2 	bl	80080c4 <HAL_PCD_SetupStageCallback>
 8004520:	e05f      	b.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004522:	2a3e      	cmp	r2, #62	; 0x3e
 8004524:	d807      	bhi.n	8004536 <PCD_EP_ISR_Handler+0xce>
 8004526:	0851      	lsrs	r1, r2, #1
 8004528:	07d2      	lsls	r2, r2, #31
 800452a:	d500      	bpl.n	800452e <PCD_EP_ISR_Handler+0xc6>
 800452c:	3101      	adds	r1, #1
 800452e:	0289      	lsls	r1, r1, #10
 8004530:	b289      	uxth	r1, r1
 8004532:	8019      	strh	r1, [r3, #0]
 8004534:	e0b5      	b.n	80046a2 <PCD_EP_ISR_Handler+0x23a>
 8004536:	0951      	lsrs	r1, r2, #5
 8004538:	06d2      	lsls	r2, r2, #27
 800453a:	d100      	bne.n	800453e <PCD_EP_ISR_Handler+0xd6>
 800453c:	3901      	subs	r1, #1
 800453e:	0289      	lsls	r1, r1, #10
 8004540:	b289      	uxth	r1, r1
 8004542:	4a90      	ldr	r2, [pc, #576]	; (8004784 <PCD_EP_ISR_Handler+0x31c>)
 8004544:	4311      	orrs	r1, r2
 8004546:	b289      	uxth	r1, r1
 8004548:	8019      	strh	r1, [r3, #0]
 800454a:	e0aa      	b.n	80046a2 <PCD_EP_ISR_Handler+0x23a>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800454c:	00ae      	lsls	r6, r5, #2
 800454e:	1980      	adds	r0, r0, r6
 8004550:	8803      	ldrh	r3, [r0, #0]
 8004552:	b29f      	uxth	r7, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004554:	b21b      	sxth	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	da00      	bge.n	800455c <PCD_EP_ISR_Handler+0xf4>
 800455a:	e0ae      	b.n	80046ba <PCD_EP_ISR_Handler+0x252>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800455c:	063b      	lsls	r3, r7, #24
 800455e:	d540      	bpl.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
        ep = &hpcd->IN_ep[epindex];
 8004560:	1c68      	adds	r0, r5, #1
 8004562:	0083      	lsls	r3, r0, #2
 8004564:	1819      	adds	r1, r3, r0
 8004566:	00c9      	lsls	r1, r1, #3
 8004568:	4688      	mov	r8, r1
 800456a:	44a0      	add	r8, r4
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800456c:	6822      	ldr	r2, [r4, #0]
 800456e:	4694      	mov	ip, r2
 8004570:	4466      	add	r6, ip
 8004572:	8832      	ldrh	r2, [r6, #0]
 8004574:	4982      	ldr	r1, [pc, #520]	; (8004780 <PCD_EP_ISR_Handler+0x318>)
 8004576:	4011      	ands	r1, r2
 8004578:	4a82      	ldr	r2, [pc, #520]	; (8004784 <PCD_EP_ISR_Handler+0x31c>)
 800457a:	430a      	orrs	r2, r1
 800457c:	b292      	uxth	r2, r2
 800457e:	8032      	strh	r2, [r6, #0]
        if (ep->type != EP_TYPE_BULK)
 8004580:	4643      	mov	r3, r8
 8004582:	78db      	ldrb	r3, [r3, #3]
 8004584:	2b02      	cmp	r3, #2
 8004586:	d100      	bne.n	800458a <PCD_EP_ISR_Handler+0x122>
 8004588:	e1bb      	b.n	8004902 <PCD_EP_ISR_Handler+0x49a>
          ep->xfer_len = 0U;
 800458a:	00ab      	lsls	r3, r5, #2
 800458c:	195b      	adds	r3, r3, r5
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	18e3      	adds	r3, r4, r3
 8004592:	2200      	movs	r2, #0
 8004594:	641a      	str	r2, [r3, #64]	; 0x40
          if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004596:	067b      	lsls	r3, r7, #25
 8004598:	d400      	bmi.n	800459c <PCD_EP_ISR_Handler+0x134>
 800459a:	e17f      	b.n	800489c <PCD_EP_ISR_Handler+0x434>
            PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800459c:	4643      	mov	r3, r8
 800459e:	785b      	ldrb	r3, [r3, #1]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d000      	beq.n	80045a6 <PCD_EP_ISR_Handler+0x13e>
 80045a4:	e166      	b.n	8004874 <PCD_EP_ISR_Handler+0x40c>
 80045a6:	6823      	ldr	r3, [r4, #0]
 80045a8:	2250      	movs	r2, #80	; 0x50
 80045aa:	5a99      	ldrh	r1, [r3, r2]
 80045ac:	1859      	adds	r1, r3, r1
 80045ae:	0082      	lsls	r2, r0, #2
 80045b0:	1812      	adds	r2, r2, r0
 80045b2:	00d2      	lsls	r2, r2, #3
 80045b4:	5d13      	ldrb	r3, [r2, r4]
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	185b      	adds	r3, r3, r1
 80045ba:	4a73      	ldr	r2, [pc, #460]	; (8004788 <PCD_EP_ISR_Handler+0x320>)
 80045bc:	4694      	mov	ip, r2
 80045be:	4463      	add	r3, ip
 80045c0:	881a      	ldrh	r2, [r3, #0]
 80045c2:	4974      	ldr	r1, [pc, #464]	; (8004794 <PCD_EP_ISR_Handler+0x32c>)
 80045c4:	400a      	ands	r2, r1
 80045c6:	801a      	strh	r2, [r3, #0]
 80045c8:	881a      	ldrh	r2, [r3, #0]
 80045ca:	496e      	ldr	r1, [pc, #440]	; (8004784 <PCD_EP_ISR_Handler+0x31c>)
 80045cc:	430a      	orrs	r2, r1
 80045ce:	b292      	uxth	r2, r2
 80045d0:	801a      	strh	r2, [r3, #0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80045d2:	1c6b      	adds	r3, r5, #1
 80045d4:	009d      	lsls	r5, r3, #2
 80045d6:	18ed      	adds	r5, r5, r3
 80045d8:	00ed      	lsls	r5, r5, #3
 80045da:	5d29      	ldrb	r1, [r5, r4]
 80045dc:	0020      	movs	r0, r4
 80045de:	f003 fd8b 	bl	80080f8 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80045e2:	6820      	ldr	r0, [r4, #0]
 80045e4:	2344      	movs	r3, #68	; 0x44
 80045e6:	5ac3      	ldrh	r3, [r0, r3]
 80045e8:	b21b      	sxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	db00      	blt.n	80045f0 <PCD_EP_ISR_Handler+0x188>
 80045ee:	e1cf      	b.n	8004990 <PCD_EP_ISR_Handler+0x528>
    wIstr = hpcd->Instance->ISTR;
 80045f0:	2344      	movs	r3, #68	; 0x44
 80045f2:	5ac3      	ldrh	r3, [r0, r3]
 80045f4:	b299      	uxth	r1, r3
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80045f6:	220f      	movs	r2, #15
 80045f8:	001d      	movs	r5, r3
 80045fa:	4015      	ands	r5, r2
    if (epindex == 0U)
 80045fc:	4213      	tst	r3, r2
 80045fe:	d1a5      	bne.n	800454c <PCD_EP_ISR_Handler+0xe4>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004600:	06cb      	lsls	r3, r1, #27
 8004602:	d400      	bmi.n	8004606 <PCD_EP_ISR_Handler+0x19e>
 8004604:	e736      	b.n	8004474 <PCD_EP_ISR_Handler+0xc>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004606:	8802      	ldrh	r2, [r0, #0]
 8004608:	b293      	uxth	r3, r2
        if ((wEPVal & USB_EP_SETUP) != 0U)
 800460a:	0512      	lsls	r2, r2, #20
 800460c:	d500      	bpl.n	8004610 <PCD_EP_ISR_Handler+0x1a8>
 800460e:	e764      	b.n	80044da <PCD_EP_ISR_Handler+0x72>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004610:	b21b      	sxth	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	dae5      	bge.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004616:	8803      	ldrh	r3, [r0, #0]
 8004618:	4a5d      	ldr	r2, [pc, #372]	; (8004790 <PCD_EP_ISR_Handler+0x328>)
 800461a:	4013      	ands	r3, r2
 800461c:	2280      	movs	r2, #128	; 0x80
 800461e:	4313      	orrs	r3, r2
 8004620:	b29b      	uxth	r3, r3
 8004622:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004624:	6820      	ldr	r0, [r4, #0]
 8004626:	2350      	movs	r3, #80	; 0x50
 8004628:	5ac3      	ldrh	r3, [r0, r3]
 800462a:	22b4      	movs	r2, #180	; 0xb4
 800462c:	0052      	lsls	r2, r2, #1
 800462e:	5ca2      	ldrb	r2, [r4, r2]
 8004630:	00d2      	lsls	r2, r2, #3
 8004632:	189b      	adds	r3, r3, r2
 8004634:	181b      	adds	r3, r3, r0
 8004636:	4a55      	ldr	r2, [pc, #340]	; (800478c <PCD_EP_ISR_Handler+0x324>)
 8004638:	4694      	mov	ip, r2
 800463a:	4463      	add	r3, ip
 800463c:	881b      	ldrh	r3, [r3, #0]
 800463e:	059b      	lsls	r3, r3, #22
 8004640:	0d9b      	lsrs	r3, r3, #22
 8004642:	0022      	movs	r2, r4
 8004644:	3269      	adds	r2, #105	; 0x69
 8004646:	32ff      	adds	r2, #255	; 0xff
 8004648:	61d3      	str	r3, [r2, #28]
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00f      	beq.n	800466e <PCD_EP_ISR_Handler+0x206>
 800464e:	6951      	ldr	r1, [r2, #20]
 8004650:	2900      	cmp	r1, #0
 8004652:	d00c      	beq.n	800466e <PCD_EP_ISR_Handler+0x206>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004654:	0015      	movs	r5, r2
 8004656:	88d2      	ldrh	r2, [r2, #6]
 8004658:	f002 fcd8 	bl	800700c <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 800465c:	696b      	ldr	r3, [r5, #20]
 800465e:	69ea      	ldr	r2, [r5, #28]
 8004660:	4694      	mov	ip, r2
 8004662:	4463      	add	r3, ip
 8004664:	616b      	str	r3, [r5, #20]
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004666:	2100      	movs	r1, #0
 8004668:	0020      	movs	r0, r4
 800466a:	f003 fd36 	bl	80080da <HAL_PCD_DataOutStageCallback>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 800466e:	6823      	ldr	r3, [r4, #0]
 8004670:	881a      	ldrh	r2, [r3, #0]
 8004672:	0512      	lsls	r2, r2, #20
 8004674:	d4b5      	bmi.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004676:	2250      	movs	r2, #80	; 0x50
 8004678:	5a9a      	ldrh	r2, [r3, r2]
 800467a:	189b      	adds	r3, r3, r2
 800467c:	4a43      	ldr	r2, [pc, #268]	; (800478c <PCD_EP_ISR_Handler+0x324>)
 800467e:	4694      	mov	ip, r2
 8004680:	4463      	add	r3, ip
 8004682:	0022      	movs	r2, r4
 8004684:	3269      	adds	r2, #105	; 0x69
 8004686:	32ff      	adds	r2, #255	; 0xff
 8004688:	6912      	ldr	r2, [r2, #16]
 800468a:	2a00      	cmp	r2, #0
 800468c:	d000      	beq.n	8004690 <PCD_EP_ISR_Handler+0x228>
 800468e:	e748      	b.n	8004522 <PCD_EP_ISR_Handler+0xba>
 8004690:	881a      	ldrh	r2, [r3, #0]
 8004692:	4940      	ldr	r1, [pc, #256]	; (8004794 <PCD_EP_ISR_Handler+0x32c>)
 8004694:	400a      	ands	r2, r1
 8004696:	801a      	strh	r2, [r3, #0]
 8004698:	881a      	ldrh	r2, [r3, #0]
 800469a:	493a      	ldr	r1, [pc, #232]	; (8004784 <PCD_EP_ISR_Handler+0x31c>)
 800469c:	430a      	orrs	r2, r1
 800469e:	b292      	uxth	r2, r2
 80046a0:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80046a2:	6821      	ldr	r1, [r4, #0]
 80046a4:	880a      	ldrh	r2, [r1, #0]
 80046a6:	4b3c      	ldr	r3, [pc, #240]	; (8004798 <PCD_EP_ISR_Handler+0x330>)
 80046a8:	401a      	ands	r2, r3
 80046aa:	23c0      	movs	r3, #192	; 0xc0
 80046ac:	019b      	lsls	r3, r3, #6
 80046ae:	405a      	eors	r2, r3
 80046b0:	4b3a      	ldr	r3, [pc, #232]	; (800479c <PCD_EP_ISR_Handler+0x334>)
 80046b2:	4313      	orrs	r3, r2
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	800b      	strh	r3, [r1, #0]
 80046b8:	e793      	b.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80046ba:	8803      	ldrh	r3, [r0, #0]
 80046bc:	4a34      	ldr	r2, [pc, #208]	; (8004790 <PCD_EP_ISR_Handler+0x328>)
 80046be:	4013      	ands	r3, r2
 80046c0:	2280      	movs	r2, #128	; 0x80
 80046c2:	4313      	orrs	r3, r2
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->OUT_ep[epindex];
 80046c8:	1972      	adds	r2, r6, r5
 80046ca:	00d2      	lsls	r2, r2, #3
 80046cc:	3269      	adds	r2, #105	; 0x69
 80046ce:	32ff      	adds	r2, #255	; 0xff
 80046d0:	4690      	mov	r8, r2
 80046d2:	44a0      	add	r8, r4
        if (ep->doublebuffer == 0U)
 80046d4:	1973      	adds	r3, r6, r5
 80046d6:	00db      	lsls	r3, r3, #3
 80046d8:	18e3      	adds	r3, r4, r3
 80046da:	3375      	adds	r3, #117	; 0x75
 80046dc:	33ff      	adds	r3, #255	; 0xff
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d15d      	bne.n	80047a0 <PCD_EP_ISR_Handler+0x338>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80046e4:	6820      	ldr	r0, [r4, #0]
 80046e6:	3350      	adds	r3, #80	; 0x50
 80046e8:	5ac2      	ldrh	r2, [r0, r3]
 80046ea:	1973      	adds	r3, r6, r5
 80046ec:	00db      	lsls	r3, r3, #3
 80046ee:	18e3      	adds	r3, r4, r3
 80046f0:	3369      	adds	r3, #105	; 0x69
 80046f2:	33ff      	adds	r3, #255	; 0xff
 80046f4:	781b      	ldrb	r3, [r3, #0]
 80046f6:	00db      	lsls	r3, r3, #3
 80046f8:	18d3      	adds	r3, r2, r3
 80046fa:	181b      	adds	r3, r3, r0
 80046fc:	4a23      	ldr	r2, [pc, #140]	; (800478c <PCD_EP_ISR_Handler+0x324>)
 80046fe:	4694      	mov	ip, r2
 8004700:	4463      	add	r3, ip
 8004702:	881b      	ldrh	r3, [r3, #0]
 8004704:	059b      	lsls	r3, r3, #22
 8004706:	0d9a      	lsrs	r2, r3, #22
 8004708:	4691      	mov	r9, r2
          if (count != 0U)
 800470a:	2b00      	cmp	r3, #0
 800470c:	d12a      	bne.n	8004764 <PCD_EP_ISR_Handler+0x2fc>
        ep->xfer_count += count;
 800470e:	464b      	mov	r3, r9
 8004710:	00aa      	lsls	r2, r5, #2
 8004712:	1952      	adds	r2, r2, r5
 8004714:	00d2      	lsls	r2, r2, #3
 8004716:	18a2      	adds	r2, r4, r2
 8004718:	0010      	movs	r0, r2
 800471a:	3085      	adds	r0, #133	; 0x85
 800471c:	30ff      	adds	r0, #255	; 0xff
 800471e:	6801      	ldr	r1, [r0, #0]
 8004720:	4449      	add	r1, r9
 8004722:	6001      	str	r1, [r0, #0]
        ep->xfer_buff += count;
 8004724:	0011      	movs	r1, r2
 8004726:	317d      	adds	r1, #125	; 0x7d
 8004728:	31ff      	adds	r1, #255	; 0xff
 800472a:	6808      	ldr	r0, [r1, #0]
 800472c:	4448      	add	r0, r9
 800472e:	6008      	str	r0, [r1, #0]
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004730:	3281      	adds	r2, #129	; 0x81
 8004732:	32ff      	adds	r2, #255	; 0xff
 8004734:	6812      	ldr	r2, [r2, #0]
 8004736:	2a00      	cmp	r2, #0
 8004738:	d009      	beq.n	800474e <PCD_EP_ISR_Handler+0x2e6>
 800473a:	00aa      	lsls	r2, r5, #2
 800473c:	1952      	adds	r2, r2, r5
 800473e:	00d2      	lsls	r2, r2, #3
 8004740:	18a2      	adds	r2, r4, r2
 8004742:	3279      	adds	r2, #121	; 0x79
 8004744:	32ff      	adds	r2, #255	; 0xff
 8004746:	6812      	ldr	r2, [r2, #0]
 8004748:	4293      	cmp	r3, r2
 800474a:	d300      	bcc.n	800474e <PCD_EP_ISR_Handler+0x2e6>
 800474c:	e08d      	b.n	800486a <PCD_EP_ISR_Handler+0x402>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800474e:	00ab      	lsls	r3, r5, #2
 8004750:	195b      	adds	r3, r3, r5
 8004752:	00db      	lsls	r3, r3, #3
 8004754:	18e3      	adds	r3, r4, r3
 8004756:	3369      	adds	r3, #105	; 0x69
 8004758:	33ff      	adds	r3, #255	; 0xff
 800475a:	7819      	ldrb	r1, [r3, #0]
 800475c:	0020      	movs	r0, r4
 800475e:	f003 fcbc 	bl	80080da <HAL_PCD_DataOutStageCallback>
 8004762:	e6fb      	b.n	800455c <PCD_EP_ISR_Handler+0xf4>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004764:	1973      	adds	r3, r6, r5
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	18e3      	adds	r3, r4, r3
 800476a:	001a      	movs	r2, r3
 800476c:	326f      	adds	r2, #111	; 0x6f
 800476e:	32ff      	adds	r2, #255	; 0xff
 8004770:	8812      	ldrh	r2, [r2, #0]
 8004772:	337d      	adds	r3, #125	; 0x7d
 8004774:	33ff      	adds	r3, #255	; 0xff
 8004776:	6819      	ldr	r1, [r3, #0]
 8004778:	464b      	mov	r3, r9
 800477a:	f002 fc47 	bl	800700c <USB_ReadPMA>
 800477e:	e7c6      	b.n	800470e <PCD_EP_ISR_Handler+0x2a6>
 8004780:	ffff8f0f 	.word	0xffff8f0f
 8004784:	ffff8000 	.word	0xffff8000
 8004788:	00000402 	.word	0x00000402
 800478c:	00000406 	.word	0x00000406
 8004790:	00000f8f 	.word	0x00000f8f
 8004794:	ffff83ff 	.word	0xffff83ff
 8004798:	ffffbf8f 	.word	0xffffbf8f
 800479c:	ffff8080 	.word	0xffff8080
          if (ep->type == EP_TYPE_BULK)
 80047a0:	00ab      	lsls	r3, r5, #2
 80047a2:	195b      	adds	r3, r3, r5
 80047a4:	00db      	lsls	r3, r3, #3
 80047a6:	18e3      	adds	r3, r4, r3
 80047a8:	336c      	adds	r3, #108	; 0x6c
 80047aa:	33ff      	adds	r3, #255	; 0xff
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d036      	beq.n	8004820 <PCD_EP_ISR_Handler+0x3b8>
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80047b2:	00ab      	lsls	r3, r5, #2
 80047b4:	195b      	adds	r3, r3, r5
 80047b6:	00db      	lsls	r3, r3, #3
 80047b8:	18e3      	adds	r3, r4, r3
 80047ba:	3369      	adds	r3, #105	; 0x69
 80047bc:	33ff      	adds	r3, #255	; 0xff
 80047be:	7819      	ldrb	r1, [r3, #0]
 80047c0:	0089      	lsls	r1, r1, #2
 80047c2:	6822      	ldr	r2, [r4, #0]
 80047c4:	4694      	mov	ip, r2
 80047c6:	4461      	add	r1, ip
 80047c8:	880a      	ldrh	r2, [r1, #0]
 80047ca:	4874      	ldr	r0, [pc, #464]	; (800499c <PCD_EP_ISR_Handler+0x534>)
 80047cc:	4010      	ands	r0, r2
 80047ce:	4a74      	ldr	r2, [pc, #464]	; (80049a0 <PCD_EP_ISR_Handler+0x538>)
 80047d0:	4302      	orrs	r2, r0
 80047d2:	b292      	uxth	r2, r2
 80047d4:	800a      	strh	r2, [r1, #0]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80047d6:	6820      	ldr	r0, [r4, #0]
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	009a      	lsls	r2, r3, #2
 80047dc:	1882      	adds	r2, r0, r2
 80047de:	8812      	ldrh	r2, [r2, #0]
 80047e0:	0452      	lsls	r2, r2, #17
 80047e2:	d524      	bpl.n	800482e <PCD_EP_ISR_Handler+0x3c6>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80047e4:	2250      	movs	r2, #80	; 0x50
 80047e6:	5a82      	ldrh	r2, [r0, r2]
 80047e8:	00db      	lsls	r3, r3, #3
 80047ea:	18d3      	adds	r3, r2, r3
 80047ec:	181b      	adds	r3, r3, r0
 80047ee:	4a6d      	ldr	r2, [pc, #436]	; (80049a4 <PCD_EP_ISR_Handler+0x53c>)
 80047f0:	4694      	mov	ip, r2
 80047f2:	4463      	add	r3, ip
 80047f4:	881b      	ldrh	r3, [r3, #0]
 80047f6:	059b      	lsls	r3, r3, #22
 80047f8:	0d9a      	lsrs	r2, r3, #22
 80047fa:	4691      	mov	r9, r2
              if (count != 0U)
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d100      	bne.n	8004802 <PCD_EP_ISR_Handler+0x39a>
 8004800:	e785      	b.n	800470e <PCD_EP_ISR_Handler+0x2a6>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004802:	00ab      	lsls	r3, r5, #2
 8004804:	195b      	adds	r3, r3, r5
 8004806:	00db      	lsls	r3, r3, #3
 8004808:	18e3      	adds	r3, r4, r3
 800480a:	001a      	movs	r2, r3
 800480c:	3271      	adds	r2, #113	; 0x71
 800480e:	32ff      	adds	r2, #255	; 0xff
 8004810:	8812      	ldrh	r2, [r2, #0]
 8004812:	337d      	adds	r3, #125	; 0x7d
 8004814:	33ff      	adds	r3, #255	; 0xff
 8004816:	6819      	ldr	r1, [r3, #0]
 8004818:	464b      	mov	r3, r9
 800481a:	f002 fbf7 	bl	800700c <USB_ReadPMA>
 800481e:	e776      	b.n	800470e <PCD_EP_ISR_Handler+0x2a6>
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004820:	003a      	movs	r2, r7
 8004822:	4641      	mov	r1, r8
 8004824:	0020      	movs	r0, r4
 8004826:	f7ff fb1b 	bl	8003e60 <HAL_PCD_EP_DB_Receive>
 800482a:	4681      	mov	r9, r0
 800482c:	e76f      	b.n	800470e <PCD_EP_ISR_Handler+0x2a6>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800482e:	2250      	movs	r2, #80	; 0x50
 8004830:	5a82      	ldrh	r2, [r0, r2]
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	18d3      	adds	r3, r2, r3
 8004836:	181b      	adds	r3, r3, r0
 8004838:	4a5b      	ldr	r2, [pc, #364]	; (80049a8 <PCD_EP_ISR_Handler+0x540>)
 800483a:	4694      	mov	ip, r2
 800483c:	4463      	add	r3, ip
 800483e:	881b      	ldrh	r3, [r3, #0]
 8004840:	059b      	lsls	r3, r3, #22
 8004842:	0d9a      	lsrs	r2, r3, #22
 8004844:	4691      	mov	r9, r2
              if (count != 0U)
 8004846:	2b00      	cmp	r3, #0
 8004848:	d100      	bne.n	800484c <PCD_EP_ISR_Handler+0x3e4>
 800484a:	e760      	b.n	800470e <PCD_EP_ISR_Handler+0x2a6>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800484c:	00ab      	lsls	r3, r5, #2
 800484e:	195b      	adds	r3, r3, r5
 8004850:	00db      	lsls	r3, r3, #3
 8004852:	18e3      	adds	r3, r4, r3
 8004854:	001a      	movs	r2, r3
 8004856:	3273      	adds	r2, #115	; 0x73
 8004858:	32ff      	adds	r2, #255	; 0xff
 800485a:	8812      	ldrh	r2, [r2, #0]
 800485c:	337d      	adds	r3, #125	; 0x7d
 800485e:	33ff      	adds	r3, #255	; 0xff
 8004860:	6819      	ldr	r1, [r3, #0]
 8004862:	464b      	mov	r3, r9
 8004864:	f002 fbd2 	bl	800700c <USB_ReadPMA>
 8004868:	e751      	b.n	800470e <PCD_EP_ISR_Handler+0x2a6>
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 800486a:	4641      	mov	r1, r8
 800486c:	6820      	ldr	r0, [r4, #0]
 800486e:	f002 f85d 	bl	800692c <USB_EPStartXfer>
 8004872:	e673      	b.n	800455c <PCD_EP_ISR_Handler+0xf4>
            PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004874:	2b01      	cmp	r3, #1
 8004876:	d000      	beq.n	800487a <PCD_EP_ISR_Handler+0x412>
 8004878:	e6ab      	b.n	80045d2 <PCD_EP_ISR_Handler+0x16a>
 800487a:	6823      	ldr	r3, [r4, #0]
 800487c:	2250      	movs	r2, #80	; 0x50
 800487e:	5a99      	ldrh	r1, [r3, r2]
 8004880:	1859      	adds	r1, r3, r1
 8004882:	1c6b      	adds	r3, r5, #1
 8004884:	009a      	lsls	r2, r3, #2
 8004886:	18d2      	adds	r2, r2, r3
 8004888:	00d2      	lsls	r2, r2, #3
 800488a:	5d13      	ldrb	r3, [r2, r4]
 800488c:	00db      	lsls	r3, r3, #3
 800488e:	185b      	adds	r3, r3, r1
 8004890:	4a44      	ldr	r2, [pc, #272]	; (80049a4 <PCD_EP_ISR_Handler+0x53c>)
 8004892:	4694      	mov	ip, r2
 8004894:	4463      	add	r3, ip
 8004896:	2200      	movs	r2, #0
 8004898:	801a      	strh	r2, [r3, #0]
 800489a:	e69a      	b.n	80045d2 <PCD_EP_ISR_Handler+0x16a>
            PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800489c:	6822      	ldr	r2, [r4, #0]
 800489e:	1c69      	adds	r1, r5, #1
 80048a0:	008b      	lsls	r3, r1, #2
 80048a2:	185b      	adds	r3, r3, r1
 80048a4:	00db      	lsls	r3, r3, #3
 80048a6:	18e3      	adds	r3, r4, r3
 80048a8:	785b      	ldrb	r3, [r3, #1]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d116      	bne.n	80048dc <PCD_EP_ISR_Handler+0x474>
 80048ae:	3350      	adds	r3, #80	; 0x50
 80048b0:	5ad1      	ldrh	r1, [r2, r3]
 80048b2:	1851      	adds	r1, r2, r1
 80048b4:	1c6a      	adds	r2, r5, #1
 80048b6:	0093      	lsls	r3, r2, #2
 80048b8:	189b      	adds	r3, r3, r2
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	5d1b      	ldrb	r3, [r3, r4]
 80048be:	00db      	lsls	r3, r3, #3
 80048c0:	185b      	adds	r3, r3, r1
 80048c2:	4a39      	ldr	r2, [pc, #228]	; (80049a8 <PCD_EP_ISR_Handler+0x540>)
 80048c4:	4694      	mov	ip, r2
 80048c6:	4463      	add	r3, ip
 80048c8:	881a      	ldrh	r2, [r3, #0]
 80048ca:	4938      	ldr	r1, [pc, #224]	; (80049ac <PCD_EP_ISR_Handler+0x544>)
 80048cc:	400a      	ands	r2, r1
 80048ce:	801a      	strh	r2, [r3, #0]
 80048d0:	881a      	ldrh	r2, [r3, #0]
 80048d2:	4937      	ldr	r1, [pc, #220]	; (80049b0 <PCD_EP_ISR_Handler+0x548>)
 80048d4:	430a      	orrs	r2, r1
 80048d6:	b292      	uxth	r2, r2
 80048d8:	801a      	strh	r2, [r3, #0]
 80048da:	e67a      	b.n	80045d2 <PCD_EP_ISR_Handler+0x16a>
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d000      	beq.n	80048e2 <PCD_EP_ISR_Handler+0x47a>
 80048e0:	e677      	b.n	80045d2 <PCD_EP_ISR_Handler+0x16a>
 80048e2:	334f      	adds	r3, #79	; 0x4f
 80048e4:	5ad3      	ldrh	r3, [r2, r3]
 80048e6:	18d2      	adds	r2, r2, r3
 80048e8:	1c69      	adds	r1, r5, #1
 80048ea:	008b      	lsls	r3, r1, #2
 80048ec:	185b      	adds	r3, r3, r1
 80048ee:	00db      	lsls	r3, r3, #3
 80048f0:	5d1b      	ldrb	r3, [r3, r4]
 80048f2:	00db      	lsls	r3, r3, #3
 80048f4:	189a      	adds	r2, r3, r2
 80048f6:	4b2c      	ldr	r3, [pc, #176]	; (80049a8 <PCD_EP_ISR_Handler+0x540>)
 80048f8:	469c      	mov	ip, r3
 80048fa:	4462      	add	r2, ip
 80048fc:	2300      	movs	r3, #0
 80048fe:	8013      	strh	r3, [r2, #0]
 8004900:	e667      	b.n	80045d2 <PCD_EP_ISR_Handler+0x16a>
        if ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U))
 8004902:	05fb      	lsls	r3, r7, #23
 8004904:	d43e      	bmi.n	8004984 <PCD_EP_ISR_Handler+0x51c>
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004906:	6820      	ldr	r0, [r4, #0]
 8004908:	2350      	movs	r3, #80	; 0x50
 800490a:	5ac3      	ldrh	r3, [r0, r3]
 800490c:	1c6e      	adds	r6, r5, #1
 800490e:	00b2      	lsls	r2, r6, #2
 8004910:	1992      	adds	r2, r2, r6
 8004912:	00d2      	lsls	r2, r2, #3
 8004914:	5d16      	ldrb	r6, [r2, r4]
 8004916:	00f2      	lsls	r2, r6, #3
 8004918:	189b      	adds	r3, r3, r2
 800491a:	181b      	adds	r3, r3, r0
 800491c:	4a21      	ldr	r2, [pc, #132]	; (80049a4 <PCD_EP_ISR_Handler+0x53c>)
 800491e:	4694      	mov	ip, r2
 8004920:	4463      	add	r3, ip
 8004922:	881a      	ldrh	r2, [r3, #0]
 8004924:	0592      	lsls	r2, r2, #22
 8004926:	0d92      	lsrs	r2, r2, #22
          if (ep->xfer_len > TxByteNbre)
 8004928:	00ab      	lsls	r3, r5, #2
 800492a:	195b      	adds	r3, r3, r5
 800492c:	00db      	lsls	r3, r3, #3
 800492e:	18e3      	adds	r3, r4, r3
 8004930:	6c1f      	ldr	r7, [r3, #64]	; 0x40
 8004932:	4297      	cmp	r7, r2
 8004934:	d911      	bls.n	800495a <PCD_EP_ISR_Handler+0x4f2>
            ep->xfer_len -= TxByteNbre;
 8004936:	00ab      	lsls	r3, r5, #2
 8004938:	195b      	adds	r3, r3, r5
 800493a:	00db      	lsls	r3, r3, #3
 800493c:	18e3      	adds	r3, r4, r3
 800493e:	1abf      	subs	r7, r7, r2
 8004940:	641f      	str	r7, [r3, #64]	; 0x40
          if (ep->xfer_len == 0U)
 8004942:	00ab      	lsls	r3, r5, #2
 8004944:	195b      	adds	r3, r3, r5
 8004946:	00db      	lsls	r3, r3, #3
 8004948:	18e3      	adds	r3, r4, r3
 800494a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494c:	2b00      	cmp	r3, #0
 800494e:	d10b      	bne.n	8004968 <PCD_EP_ISR_Handler+0x500>
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004950:	0031      	movs	r1, r6
 8004952:	0020      	movs	r0, r4
 8004954:	f003 fbd0 	bl	80080f8 <HAL_PCD_DataInStageCallback>
 8004958:	e643      	b.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
            ep->xfer_len = 0U;
 800495a:	00ab      	lsls	r3, r5, #2
 800495c:	195b      	adds	r3, r3, r5
 800495e:	00db      	lsls	r3, r3, #3
 8004960:	18e3      	adds	r3, r4, r3
 8004962:	2700      	movs	r7, #0
 8004964:	641f      	str	r7, [r3, #64]	; 0x40
 8004966:	e7ec      	b.n	8004942 <PCD_EP_ISR_Handler+0x4da>
            ep->xfer_buff += TxByteNbre;
 8004968:	00ab      	lsls	r3, r5, #2
 800496a:	195e      	adds	r6, r3, r5
 800496c:	00f6      	lsls	r6, r6, #3
 800496e:	19a6      	adds	r6, r4, r6
 8004970:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
 8004972:	188f      	adds	r7, r1, r2
 8004974:	63f7      	str	r7, [r6, #60]	; 0x3c
            ep->xfer_count += TxByteNbre;
 8004976:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8004978:	189a      	adds	r2, r3, r2
 800497a:	6472      	str	r2, [r6, #68]	; 0x44
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800497c:	4641      	mov	r1, r8
 800497e:	f001 ffd5 	bl	800692c <USB_EPStartXfer>
 8004982:	e62e      	b.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004984:	003a      	movs	r2, r7
 8004986:	4641      	mov	r1, r8
 8004988:	0020      	movs	r0, r4
 800498a:	f7ff fb7f 	bl	800408c <HAL_PCD_EP_DB_Transmit>
 800498e:	e628      	b.n	80045e2 <PCD_EP_ISR_Handler+0x17a>
}
 8004990:	2000      	movs	r0, #0
 8004992:	bcc0      	pop	{r6, r7}
 8004994:	46b9      	mov	r9, r7
 8004996:	46b0      	mov	r8, r6
 8004998:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800499a:	46c0      	nop			; (mov r8, r8)
 800499c:	ffff8f8f 	.word	0xffff8f8f
 80049a0:	ffff80c0 	.word	0xffff80c0
 80049a4:	00000402 	.word	0x00000402
 80049a8:	00000406 	.word	0x00000406
 80049ac:	ffff83ff 	.word	0xffff83ff
 80049b0:	ffff8000 	.word	0xffff8000

080049b4 <HAL_PCD_SetAddress>:
{
 80049b4:	b570      	push	{r4, r5, r6, lr}
 80049b6:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 80049b8:	23aa      	movs	r3, #170	; 0xaa
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	5cc3      	ldrb	r3, [r0, r3]
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d00c      	beq.n	80049dc <HAL_PCD_SetAddress+0x28>
 80049c2:	25aa      	movs	r5, #170	; 0xaa
 80049c4:	00ad      	lsls	r5, r5, #2
 80049c6:	2301      	movs	r3, #1
 80049c8:	5543      	strb	r3, [r0, r5]
  hpcd->USB_Address = address;
 80049ca:	3323      	adds	r3, #35	; 0x23
 80049cc:	54c1      	strb	r1, [r0, r3]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80049ce:	6800      	ldr	r0, [r0, #0]
 80049d0:	f001 ff82 	bl	80068d8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80049d4:	2300      	movs	r3, #0
 80049d6:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80049d8:	2000      	movs	r0, #0
}
 80049da:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 80049dc:	2002      	movs	r0, #2
 80049de:	e7fc      	b.n	80049da <HAL_PCD_SetAddress+0x26>

080049e0 <HAL_PCD_IRQHandler>:
{
 80049e0:	b570      	push	{r4, r5, r6, lr}
 80049e2:	0004      	movs	r4, r0
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80049e4:	6800      	ldr	r0, [r0, #0]
 80049e6:	f001 ff89 	bl	80068fc <USB_ReadInterrupts>
 80049ea:	0403      	lsls	r3, r0, #16
 80049ec:	d500      	bpl.n	80049f0 <HAL_PCD_IRQHandler+0x10>
 80049ee:	e07d      	b.n	8004aec <HAL_PCD_IRQHandler+0x10c>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80049f0:	6820      	ldr	r0, [r4, #0]
 80049f2:	f001 ff83 	bl	80068fc <USB_ReadInterrupts>
 80049f6:	0543      	lsls	r3, r0, #21
 80049f8:	d500      	bpl.n	80049fc <HAL_PCD_IRQHandler+0x1c>
 80049fa:	e07b      	b.n	8004af4 <HAL_PCD_IRQHandler+0x114>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80049fc:	6820      	ldr	r0, [r4, #0]
 80049fe:	f001 ff7d 	bl	80068fc <USB_ReadInterrupts>
 8004a02:	0443      	lsls	r3, r0, #17
 8004a04:	d505      	bpl.n	8004a12 <HAL_PCD_IRQHandler+0x32>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004a06:	6821      	ldr	r1, [r4, #0]
 8004a08:	2244      	movs	r2, #68	; 0x44
 8004a0a:	5a8b      	ldrh	r3, [r1, r2]
 8004a0c:	4857      	ldr	r0, [pc, #348]	; (8004b6c <HAL_PCD_IRQHandler+0x18c>)
 8004a0e:	4003      	ands	r3, r0
 8004a10:	528b      	strh	r3, [r1, r2]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8004a12:	6820      	ldr	r0, [r4, #0]
 8004a14:	f001 ff72 	bl	80068fc <USB_ReadInterrupts>
 8004a18:	0483      	lsls	r3, r0, #18
 8004a1a:	d505      	bpl.n	8004a28 <HAL_PCD_IRQHandler+0x48>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004a1c:	6821      	ldr	r1, [r4, #0]
 8004a1e:	2244      	movs	r2, #68	; 0x44
 8004a20:	5a8b      	ldrh	r3, [r1, r2]
 8004a22:	4853      	ldr	r0, [pc, #332]	; (8004b70 <HAL_PCD_IRQHandler+0x190>)
 8004a24:	4003      	ands	r3, r0
 8004a26:	528b      	strh	r3, [r1, r2]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8004a28:	6820      	ldr	r0, [r4, #0]
 8004a2a:	f001 ff67 	bl	80068fc <USB_ReadInterrupts>
 8004a2e:	04c3      	lsls	r3, r0, #19
 8004a30:	d518      	bpl.n	8004a64 <HAL_PCD_IRQHandler+0x84>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8004a32:	6821      	ldr	r1, [r4, #0]
 8004a34:	2340      	movs	r3, #64	; 0x40
 8004a36:	5aca      	ldrh	r2, [r1, r3]
 8004a38:	2004      	movs	r0, #4
 8004a3a:	4382      	bics	r2, r0
 8004a3c:	52ca      	strh	r2, [r1, r3]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004a3e:	6821      	ldr	r1, [r4, #0]
 8004a40:	5aca      	ldrh	r2, [r1, r3]
 8004a42:	3004      	adds	r0, #4
 8004a44:	4382      	bics	r2, r0
 8004a46:	52ca      	strh	r2, [r1, r3]
    if (hpcd->LPM_State == LPM_L1)
 8004a48:	23b8      	movs	r3, #184	; 0xb8
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	5ce3      	ldrb	r3, [r4, r3]
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d05e      	beq.n	8004b10 <HAL_PCD_IRQHandler+0x130>
    HAL_PCD_ResumeCallback(hpcd);
 8004a52:	0020      	movs	r0, r4
 8004a54:	f003 fb88 	bl	8008168 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004a58:	6821      	ldr	r1, [r4, #0]
 8004a5a:	2244      	movs	r2, #68	; 0x44
 8004a5c:	5a8b      	ldrh	r3, [r1, r2]
 8004a5e:	4845      	ldr	r0, [pc, #276]	; (8004b74 <HAL_PCD_IRQHandler+0x194>)
 8004a60:	4003      	ands	r3, r0
 8004a62:	528b      	strh	r3, [r1, r2]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8004a64:	6820      	ldr	r0, [r4, #0]
 8004a66:	f001 ff49 	bl	80068fc <USB_ReadInterrupts>
 8004a6a:	0503      	lsls	r3, r0, #20
 8004a6c:	d459      	bmi.n	8004b22 <HAL_PCD_IRQHandler+0x142>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 8004a6e:	6820      	ldr	r0, [r4, #0]
 8004a70:	f001 ff44 	bl	80068fc <USB_ReadInterrupts>
 8004a74:	0603      	lsls	r3, r0, #24
 8004a76:	d528      	bpl.n	8004aca <HAL_PCD_IRQHandler+0xea>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8004a78:	6821      	ldr	r1, [r4, #0]
 8004a7a:	2244      	movs	r2, #68	; 0x44
 8004a7c:	5a8b      	ldrh	r3, [r1, r2]
 8004a7e:	2080      	movs	r0, #128	; 0x80
 8004a80:	4383      	bics	r3, r0
 8004a82:	528b      	strh	r3, [r1, r2]
    if (hpcd->LPM_State == LPM_L0)
 8004a84:	23b8      	movs	r3, #184	; 0xb8
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	5ce3      	ldrb	r3, [r4, r3]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d160      	bne.n	8004b50 <HAL_PCD_IRQHandler+0x170>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004a8e:	6821      	ldr	r1, [r4, #0]
 8004a90:	3a04      	subs	r2, #4
 8004a92:	5a8b      	ldrh	r3, [r1, r2]
 8004a94:	2004      	movs	r0, #4
 8004a96:	4303      	orrs	r3, r0
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	528b      	strh	r3, [r1, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004a9c:	6821      	ldr	r1, [r4, #0]
 8004a9e:	5a8b      	ldrh	r3, [r1, r2]
 8004aa0:	2008      	movs	r0, #8
 8004aa2:	4303      	orrs	r3, r0
 8004aa4:	b29b      	uxth	r3, r3
 8004aa6:	528b      	strh	r3, [r1, r2]
      hpcd->LPM_State = LPM_L1;
 8004aa8:	23b8      	movs	r3, #184	; 0xb8
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	3a3f      	subs	r2, #63	; 0x3f
 8004aae:	54e2      	strb	r2, [r4, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004ab0:	2354      	movs	r3, #84	; 0x54
 8004ab2:	6822      	ldr	r2, [r4, #0]
 8004ab4:	5ad2      	ldrh	r2, [r2, r3]
 8004ab6:	0892      	lsrs	r2, r2, #2
 8004ab8:	3b18      	subs	r3, #24
 8004aba:	4013      	ands	r3, r2
 8004abc:	22b9      	movs	r2, #185	; 0xb9
 8004abe:	0092      	lsls	r2, r2, #2
 8004ac0:	50a3      	str	r3, [r4, r2]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	0020      	movs	r0, r4
 8004ac6:	f000 f9db 	bl	8004e80 <HAL_PCDEx_LPM_Callback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8004aca:	6820      	ldr	r0, [r4, #0]
 8004acc:	f001 ff16 	bl	80068fc <USB_ReadInterrupts>
 8004ad0:	0583      	lsls	r3, r0, #22
 8004ad2:	d441      	bmi.n	8004b58 <HAL_PCD_IRQHandler+0x178>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8004ad4:	6820      	ldr	r0, [r4, #0]
 8004ad6:	f001 ff11 	bl	80068fc <USB_ReadInterrupts>
 8004ada:	05c3      	lsls	r3, r0, #23
 8004adc:	d505      	bpl.n	8004aea <HAL_PCD_IRQHandler+0x10a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004ade:	6821      	ldr	r1, [r4, #0]
 8004ae0:	2244      	movs	r2, #68	; 0x44
 8004ae2:	5a8b      	ldrh	r3, [r1, r2]
 8004ae4:	4824      	ldr	r0, [pc, #144]	; (8004b78 <HAL_PCD_IRQHandler+0x198>)
 8004ae6:	4003      	ands	r3, r0
 8004ae8:	528b      	strh	r3, [r1, r2]
}
 8004aea:	bd70      	pop	{r4, r5, r6, pc}
    (void)PCD_EP_ISR_Handler(hpcd);
 8004aec:	0020      	movs	r0, r4
 8004aee:	f7ff fcbb 	bl	8004468 <PCD_EP_ISR_Handler>
 8004af2:	e77d      	b.n	80049f0 <HAL_PCD_IRQHandler+0x10>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004af4:	6821      	ldr	r1, [r4, #0]
 8004af6:	2244      	movs	r2, #68	; 0x44
 8004af8:	5a8b      	ldrh	r3, [r1, r2]
 8004afa:	4820      	ldr	r0, [pc, #128]	; (8004b7c <HAL_PCD_IRQHandler+0x19c>)
 8004afc:	4003      	ands	r3, r0
 8004afe:	528b      	strh	r3, [r1, r2]
    HAL_PCD_ResetCallback(hpcd);
 8004b00:	0020      	movs	r0, r4
 8004b02:	f003 fb0d 	bl	8008120 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004b06:	2100      	movs	r1, #0
 8004b08:	0020      	movs	r0, r4
 8004b0a:	f7ff ff53 	bl	80049b4 <HAL_PCD_SetAddress>
 8004b0e:	e775      	b.n	80049fc <HAL_PCD_IRQHandler+0x1c>
      hpcd->LPM_State = LPM_L0;
 8004b10:	23b8      	movs	r3, #184	; 0xb8
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	2200      	movs	r2, #0
 8004b16:	54e2      	strb	r2, [r4, r3]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004b18:	2100      	movs	r1, #0
 8004b1a:	0020      	movs	r0, r4
 8004b1c:	f000 f9b0 	bl	8004e80 <HAL_PCDEx_LPM_Callback>
 8004b20:	e797      	b.n	8004a52 <HAL_PCD_IRQHandler+0x72>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004b22:	6821      	ldr	r1, [r4, #0]
 8004b24:	2240      	movs	r2, #64	; 0x40
 8004b26:	5a8b      	ldrh	r3, [r1, r2]
 8004b28:	2008      	movs	r0, #8
 8004b2a:	4303      	orrs	r3, r0
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	528b      	strh	r3, [r1, r2]
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004b30:	6820      	ldr	r0, [r4, #0]
 8004b32:	2144      	movs	r1, #68	; 0x44
 8004b34:	5a43      	ldrh	r3, [r0, r1]
 8004b36:	4d12      	ldr	r5, [pc, #72]	; (8004b80 <HAL_PCD_IRQHandler+0x1a0>)
 8004b38:	402b      	ands	r3, r5
 8004b3a:	5243      	strh	r3, [r0, r1]
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004b3c:	6821      	ldr	r1, [r4, #0]
 8004b3e:	5a8b      	ldrh	r3, [r1, r2]
 8004b40:	2004      	movs	r0, #4
 8004b42:	4303      	orrs	r3, r0
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	528b      	strh	r3, [r1, r2]
    HAL_PCD_SuspendCallback(hpcd);
 8004b48:	0020      	movs	r0, r4
 8004b4a:	f003 fafb 	bl	8008144 <HAL_PCD_SuspendCallback>
 8004b4e:	e78e      	b.n	8004a6e <HAL_PCD_IRQHandler+0x8e>
      HAL_PCD_SuspendCallback(hpcd);
 8004b50:	0020      	movs	r0, r4
 8004b52:	f003 faf7 	bl	8008144 <HAL_PCD_SuspendCallback>
 8004b56:	e7b8      	b.n	8004aca <HAL_PCD_IRQHandler+0xea>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004b58:	6821      	ldr	r1, [r4, #0]
 8004b5a:	2244      	movs	r2, #68	; 0x44
 8004b5c:	5a8b      	ldrh	r3, [r1, r2]
 8004b5e:	4809      	ldr	r0, [pc, #36]	; (8004b84 <HAL_PCD_IRQHandler+0x1a4>)
 8004b60:	4003      	ands	r3, r0
 8004b62:	528b      	strh	r3, [r1, r2]
    HAL_PCD_SOFCallback(hpcd);
 8004b64:	0020      	movs	r0, r4
 8004b66:	f003 fad4 	bl	8008112 <HAL_PCD_SOFCallback>
 8004b6a:	e7b3      	b.n	8004ad4 <HAL_PCD_IRQHandler+0xf4>
 8004b6c:	ffffbfff 	.word	0xffffbfff
 8004b70:	ffffdfff 	.word	0xffffdfff
 8004b74:	ffffefff 	.word	0xffffefff
 8004b78:	fffffeff 	.word	0xfffffeff
 8004b7c:	fffffbff 	.word	0xfffffbff
 8004b80:	fffff7ff 	.word	0xfffff7ff
 8004b84:	fffffdff 	.word	0xfffffdff

08004b88 <HAL_PCD_EP_Open>:
{
 8004b88:	b570      	push	{r4, r5, r6, lr}
 8004b8a:	0004      	movs	r4, r0
 8004b8c:	000d      	movs	r5, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004b8e:	b249      	sxtb	r1, r1
 8004b90:	2900      	cmp	r1, #0
 8004b92:	db29      	blt.n	8004be8 <HAL_PCD_EP_Open+0x60>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b94:	2607      	movs	r6, #7
 8004b96:	402e      	ands	r6, r5
 8004b98:	00b0      	lsls	r0, r6, #2
 8004b9a:	1981      	adds	r1, r0, r6
 8004b9c:	00c9      	lsls	r1, r1, #3
 8004b9e:	3169      	adds	r1, #105	; 0x69
 8004ba0:	31ff      	adds	r1, #255	; 0xff
 8004ba2:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8004ba4:	1980      	adds	r0, r0, r6
 8004ba6:	00c0      	lsls	r0, r0, #3
 8004ba8:	1820      	adds	r0, r4, r0
 8004baa:	306a      	adds	r0, #106	; 0x6a
 8004bac:	30ff      	adds	r0, #255	; 0xff
 8004bae:	2600      	movs	r6, #0
 8004bb0:	7006      	strb	r6, [r0, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bb2:	2007      	movs	r0, #7
 8004bb4:	4005      	ands	r5, r0
 8004bb6:	700d      	strb	r5, [r1, #0]
  ep->maxpacket = ep_mps;
 8004bb8:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8004bba:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8004bbc:	784a      	ldrb	r2, [r1, #1]
 8004bbe:	2a00      	cmp	r2, #0
 8004bc0:	d000      	beq.n	8004bc4 <HAL_PCD_EP_Open+0x3c>
    ep->tx_fifo_num = ep->num;
 8004bc2:	81cd      	strh	r5, [r1, #14]
  if (ep_type == EP_TYPE_BULK)
 8004bc4:	2b02      	cmp	r3, #2
 8004bc6:	d019      	beq.n	8004bfc <HAL_PCD_EP_Open+0x74>
  __HAL_LOCK(hpcd);
 8004bc8:	23aa      	movs	r3, #170	; 0xaa
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	5ce3      	ldrb	r3, [r4, r3]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d017      	beq.n	8004c02 <HAL_PCD_EP_Open+0x7a>
 8004bd2:	25aa      	movs	r5, #170	; 0xaa
 8004bd4:	00ad      	lsls	r5, r5, #2
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	5563      	strb	r3, [r4, r5]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004bda:	6820      	ldr	r0, [r4, #0]
 8004bdc:	f001 fbcc 	bl	8006378 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004be0:	2300      	movs	r3, #0
 8004be2:	5563      	strb	r3, [r4, r5]
  return ret;
 8004be4:	2000      	movs	r0, #0
}
 8004be6:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004be8:	2007      	movs	r0, #7
 8004bea:	4028      	ands	r0, r5
 8004bec:	1c46      	adds	r6, r0, #1
 8004bee:	00b0      	lsls	r0, r6, #2
 8004bf0:	1981      	adds	r1, r0, r6
 8004bf2:	00c9      	lsls	r1, r1, #3
 8004bf4:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004bf6:	2601      	movs	r6, #1
 8004bf8:	704e      	strb	r6, [r1, #1]
 8004bfa:	e7da      	b.n	8004bb2 <HAL_PCD_EP_Open+0x2a>
    ep->data_pid_start = 0U;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	710b      	strb	r3, [r1, #4]
 8004c00:	e7e2      	b.n	8004bc8 <HAL_PCD_EP_Open+0x40>
  __HAL_LOCK(hpcd);
 8004c02:	2002      	movs	r0, #2
 8004c04:	e7ef      	b.n	8004be6 <HAL_PCD_EP_Open+0x5e>

08004c06 <HAL_PCD_EP_Close>:
{
 8004c06:	b570      	push	{r4, r5, r6, lr}
 8004c08:	0004      	movs	r4, r0
 8004c0a:	000a      	movs	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004c0c:	b24b      	sxtb	r3, r1
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	db21      	blt.n	8004c56 <HAL_PCD_EP_Close+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c12:	2007      	movs	r0, #7
 8004c14:	4008      	ands	r0, r1
 8004c16:	0083      	lsls	r3, r0, #2
 8004c18:	1819      	adds	r1, r3, r0
 8004c1a:	00c9      	lsls	r1, r1, #3
 8004c1c:	3169      	adds	r1, #105	; 0x69
 8004c1e:	31ff      	adds	r1, #255	; 0xff
 8004c20:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8004c22:	181b      	adds	r3, r3, r0
 8004c24:	00db      	lsls	r3, r3, #3
 8004c26:	18e3      	adds	r3, r4, r3
 8004c28:	336a      	adds	r3, #106	; 0x6a
 8004c2a:	33ff      	adds	r3, #255	; 0xff
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	7018      	strb	r0, [r3, #0]
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004c30:	2307      	movs	r3, #7
 8004c32:	401a      	ands	r2, r3
 8004c34:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8004c36:	23aa      	movs	r3, #170	; 0xaa
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	5ce3      	ldrb	r3, [r4, r3]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d014      	beq.n	8004c6a <HAL_PCD_EP_Close+0x64>
 8004c40:	25aa      	movs	r5, #170	; 0xaa
 8004c42:	00ad      	lsls	r5, r5, #2
 8004c44:	2301      	movs	r3, #1
 8004c46:	5563      	strb	r3, [r4, r5]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004c48:	6820      	ldr	r0, [r4, #0]
 8004c4a:	f001 fd19 	bl	8006680 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004c4e:	2300      	movs	r3, #0
 8004c50:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8004c52:	2000      	movs	r0, #0
}
 8004c54:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c56:	2307      	movs	r3, #7
 8004c58:	400b      	ands	r3, r1
 8004c5a:	1c58      	adds	r0, r3, #1
 8004c5c:	0083      	lsls	r3, r0, #2
 8004c5e:	1819      	adds	r1, r3, r0
 8004c60:	00c9      	lsls	r1, r1, #3
 8004c62:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004c64:	2001      	movs	r0, #1
 8004c66:	7048      	strb	r0, [r1, #1]
 8004c68:	e7e2      	b.n	8004c30 <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 8004c6a:	2002      	movs	r0, #2
 8004c6c:	e7f2      	b.n	8004c54 <HAL_PCD_EP_Close+0x4e>

08004c6e <HAL_PCD_EP_Receive>:
{
 8004c6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c70:	2607      	movs	r6, #7
 8004c72:	400e      	ands	r6, r1
 8004c74:	00b4      	lsls	r4, r6, #2
 8004c76:	19a1      	adds	r1, r4, r6
 8004c78:	00c9      	lsls	r1, r1, #3
 8004c7a:	3169      	adds	r1, #105	; 0x69
 8004c7c:	31ff      	adds	r1, #255	; 0xff
 8004c7e:	1841      	adds	r1, r0, r1
  ep->xfer_buff = pBuf;
 8004c80:	19a5      	adds	r5, r4, r6
 8004c82:	00ed      	lsls	r5, r5, #3
 8004c84:	1945      	adds	r5, r0, r5
 8004c86:	002f      	movs	r7, r5
 8004c88:	377d      	adds	r7, #125	; 0x7d
 8004c8a:	37ff      	adds	r7, #255	; 0xff
 8004c8c:	603a      	str	r2, [r7, #0]
  ep->xfer_len = len;
 8004c8e:	002a      	movs	r2, r5
 8004c90:	3281      	adds	r2, #129	; 0x81
 8004c92:	32ff      	adds	r2, #255	; 0xff
 8004c94:	6013      	str	r3, [r2, #0]
  ep->xfer_count = 0U;
 8004c96:	3204      	adds	r2, #4
 8004c98:	2300      	movs	r3, #0
 8004c9a:	6013      	str	r3, [r2, #0]
  ep->is_in = 0U;
 8004c9c:	356a      	adds	r5, #106	; 0x6a
 8004c9e:	35ff      	adds	r5, #255	; 0xff
 8004ca0:	702b      	strb	r3, [r5, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ca2:	19a4      	adds	r4, r4, r6
 8004ca4:	00e4      	lsls	r4, r4, #3
 8004ca6:	1904      	adds	r4, r0, r4
 8004ca8:	3469      	adds	r4, #105	; 0x69
 8004caa:	34ff      	adds	r4, #255	; 0xff
 8004cac:	7026      	strb	r6, [r4, #0]
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004cae:	2e00      	cmp	r6, #0
 8004cb0:	d104      	bne.n	8004cbc <HAL_PCD_EP_Receive+0x4e>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004cb2:	6800      	ldr	r0, [r0, #0]
 8004cb4:	f001 fe3a 	bl	800692c <USB_EPStartXfer>
}
 8004cb8:	2000      	movs	r0, #0
 8004cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004cbc:	6800      	ldr	r0, [r0, #0]
 8004cbe:	f001 fe35 	bl	800692c <USB_EPStartXfer>
 8004cc2:	e7f9      	b.n	8004cb8 <HAL_PCD_EP_Receive+0x4a>

08004cc4 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004cc4:	2307      	movs	r3, #7
 8004cc6:	400b      	ands	r3, r1
 8004cc8:	0099      	lsls	r1, r3, #2
 8004cca:	18c9      	adds	r1, r1, r3
 8004ccc:	00c9      	lsls	r1, r1, #3
 8004cce:	1840      	adds	r0, r0, r1
 8004cd0:	3085      	adds	r0, #133	; 0x85
 8004cd2:	30ff      	adds	r0, #255	; 0xff
 8004cd4:	6800      	ldr	r0, [r0, #0]
}
 8004cd6:	4770      	bx	lr

08004cd8 <HAL_PCD_EP_Transmit>:
{
 8004cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cda:	46c6      	mov	lr, r8
 8004cdc:	b500      	push	{lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cde:	2507      	movs	r5, #7
 8004ce0:	400d      	ands	r5, r1
 8004ce2:	1c6f      	adds	r7, r5, #1
 8004ce4:	00be      	lsls	r6, r7, #2
 8004ce6:	19f1      	adds	r1, r6, r7
 8004ce8:	00c9      	lsls	r1, r1, #3
 8004cea:	4688      	mov	r8, r1
 8004cec:	4480      	add	r8, r0
  ep->xfer_buff = pBuf;
 8004cee:	00ac      	lsls	r4, r5, #2
 8004cf0:	1964      	adds	r4, r4, r5
 8004cf2:	00e4      	lsls	r4, r4, #3
 8004cf4:	1904      	adds	r4, r0, r4
 8004cf6:	63e2      	str	r2, [r4, #60]	; 0x3c
  ep->xfer_len = len;
 8004cf8:	6423      	str	r3, [r4, #64]	; 0x40
  ep->xfer_fill_db = 1U;
 8004cfa:	224c      	movs	r2, #76	; 0x4c
 8004cfc:	4694      	mov	ip, r2
 8004cfe:	44a4      	add	ip, r4
 8004d00:	3a4b      	subs	r2, #75	; 0x4b
 8004d02:	4661      	mov	r1, ip
 8004d04:	700a      	strb	r2, [r1, #0]
  ep->xfer_len_db = len;
 8004d06:	64a3      	str	r3, [r4, #72]	; 0x48
  ep->xfer_count = 0U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	6463      	str	r3, [r4, #68]	; 0x44
  ep->is_in = 1U;
 8004d0c:	4643      	mov	r3, r8
 8004d0e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d10:	19f6      	adds	r6, r6, r7
 8004d12:	00f6      	lsls	r6, r6, #3
 8004d14:	5435      	strb	r5, [r6, r0]
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004d16:	2d00      	cmp	r5, #0
 8004d18:	d107      	bne.n	8004d2a <HAL_PCD_EP_Transmit+0x52>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004d1a:	6800      	ldr	r0, [r0, #0]
 8004d1c:	4641      	mov	r1, r8
 8004d1e:	f001 fe05 	bl	800692c <USB_EPStartXfer>
}
 8004d22:	2000      	movs	r0, #0
 8004d24:	bc80      	pop	{r7}
 8004d26:	46b8      	mov	r8, r7
 8004d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004d2a:	6800      	ldr	r0, [r0, #0]
 8004d2c:	4641      	mov	r1, r8
 8004d2e:	f001 fdfd 	bl	800692c <USB_EPStartXfer>
 8004d32:	e7f6      	b.n	8004d22 <HAL_PCD_EP_Transmit+0x4a>

08004d34 <HAL_PCD_EP_SetStall>:
{
 8004d34:	b570      	push	{r4, r5, r6, lr}
 8004d36:	0004      	movs	r4, r0
 8004d38:	000b      	movs	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004d3a:	2207      	movs	r2, #7
 8004d3c:	400a      	ands	r2, r1
 8004d3e:	6841      	ldr	r1, [r0, #4]
 8004d40:	428a      	cmp	r2, r1
 8004d42:	d82a      	bhi.n	8004d9a <HAL_PCD_EP_SetStall+0x66>
  if ((0x80U & ep_addr) == 0x80U)
 8004d44:	b259      	sxtb	r1, r3
 8004d46:	2900      	cmp	r1, #0
 8004d48:	db1f      	blt.n	8004d8a <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 8004d4a:	0098      	lsls	r0, r3, #2
 8004d4c:	18c1      	adds	r1, r0, r3
 8004d4e:	00c9      	lsls	r1, r1, #3
 8004d50:	3169      	adds	r1, #105	; 0x69
 8004d52:	31ff      	adds	r1, #255	; 0xff
 8004d54:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8004d56:	18c0      	adds	r0, r0, r3
 8004d58:	00c0      	lsls	r0, r0, #3
 8004d5a:	1820      	adds	r0, r4, r0
 8004d5c:	306a      	adds	r0, #106	; 0x6a
 8004d5e:	30ff      	adds	r0, #255	; 0xff
 8004d60:	2300      	movs	r3, #0
 8004d62:	7003      	strb	r3, [r0, #0]
  ep->is_stall = 1U;
 8004d64:	2301      	movs	r3, #1
 8004d66:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d68:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8004d6a:	23aa      	movs	r3, #170	; 0xaa
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	5ce3      	ldrb	r3, [r4, r3]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d014      	beq.n	8004d9e <HAL_PCD_EP_SetStall+0x6a>
 8004d74:	25aa      	movs	r5, #170	; 0xaa
 8004d76:	00ad      	lsls	r5, r5, #2
 8004d78:	2301      	movs	r3, #1
 8004d7a:	5563      	strb	r3, [r4, r5]
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004d7c:	6820      	ldr	r0, [r4, #0]
 8004d7e:	f001 fd37 	bl	80067f0 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8004d82:	2300      	movs	r3, #0
 8004d84:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8004d86:	2000      	movs	r0, #0
}
 8004d88:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d8a:	1c50      	adds	r0, r2, #1
 8004d8c:	0083      	lsls	r3, r0, #2
 8004d8e:	1819      	adds	r1, r3, r0
 8004d90:	00c9      	lsls	r1, r1, #3
 8004d92:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004d94:	2001      	movs	r0, #1
 8004d96:	7048      	strb	r0, [r1, #1]
 8004d98:	e7e4      	b.n	8004d64 <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 8004d9a:	2001      	movs	r0, #1
 8004d9c:	e7f4      	b.n	8004d88 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 8004d9e:	2002      	movs	r0, #2
 8004da0:	e7f2      	b.n	8004d88 <HAL_PCD_EP_SetStall+0x54>

08004da2 <HAL_PCD_EP_ClrStall>:
{
 8004da2:	b570      	push	{r4, r5, r6, lr}
 8004da4:	0004      	movs	r4, r0
 8004da6:	000b      	movs	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004da8:	220f      	movs	r2, #15
 8004daa:	400a      	ands	r2, r1
 8004dac:	6841      	ldr	r1, [r0, #4]
 8004dae:	428a      	cmp	r2, r1
 8004db0:	d830      	bhi.n	8004e14 <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 8004db2:	b25a      	sxtb	r2, r3
 8004db4:	2a00      	cmp	r2, #0
 8004db6:	db23      	blt.n	8004e00 <HAL_PCD_EP_ClrStall+0x5e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004db8:	2007      	movs	r0, #7
 8004dba:	4018      	ands	r0, r3
 8004dbc:	0082      	lsls	r2, r0, #2
 8004dbe:	1811      	adds	r1, r2, r0
 8004dc0:	00c9      	lsls	r1, r1, #3
 8004dc2:	3169      	adds	r1, #105	; 0x69
 8004dc4:	31ff      	adds	r1, #255	; 0xff
 8004dc6:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8004dc8:	1812      	adds	r2, r2, r0
 8004dca:	00d2      	lsls	r2, r2, #3
 8004dcc:	18a2      	adds	r2, r4, r2
 8004dce:	326a      	adds	r2, #106	; 0x6a
 8004dd0:	32ff      	adds	r2, #255	; 0xff
 8004dd2:	2000      	movs	r0, #0
 8004dd4:	7010      	strb	r0, [r2, #0]
  ep->is_stall = 0U;
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004dda:	3207      	adds	r2, #7
 8004ddc:	4013      	ands	r3, r2
 8004dde:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8004de0:	23aa      	movs	r3, #170	; 0xaa
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	5ce3      	ldrb	r3, [r4, r3]
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d016      	beq.n	8004e18 <HAL_PCD_EP_ClrStall+0x76>
 8004dea:	25aa      	movs	r5, #170	; 0xaa
 8004dec:	00ad      	lsls	r5, r5, #2
 8004dee:	2301      	movs	r3, #1
 8004df0:	5563      	strb	r3, [r4, r5]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004df2:	6820      	ldr	r0, [r4, #0]
 8004df4:	f001 fd22 	bl	800683c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004df8:	2300      	movs	r3, #0
 8004dfa:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8004dfc:	2000      	movs	r0, #0
}
 8004dfe:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e00:	2207      	movs	r2, #7
 8004e02:	401a      	ands	r2, r3
 8004e04:	1c50      	adds	r0, r2, #1
 8004e06:	0082      	lsls	r2, r0, #2
 8004e08:	1811      	adds	r1, r2, r0
 8004e0a:	00c9      	lsls	r1, r1, #3
 8004e0c:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004e0e:	2001      	movs	r0, #1
 8004e10:	7048      	strb	r0, [r1, #1]
 8004e12:	e7e0      	b.n	8004dd6 <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 8004e14:	2001      	movs	r0, #1
 8004e16:	e7f2      	b.n	8004dfe <HAL_PCD_EP_ClrStall+0x5c>
  __HAL_LOCK(hpcd);
 8004e18:	2002      	movs	r0, #2
 8004e1a:	e7f0      	b.n	8004dfe <HAL_PCD_EP_ClrStall+0x5c>

08004e1c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004e1c:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004e1e:	060c      	lsls	r4, r1, #24
 8004e20:	d50c      	bpl.n	8004e3c <HAL_PCDEx_PMAConfig+0x20>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e22:	2407      	movs	r4, #7
 8004e24:	4021      	ands	r1, r4
 8004e26:	3101      	adds	r1, #1
 8004e28:	008c      	lsls	r4, r1, #2
 8004e2a:	1861      	adds	r1, r4, r1
 8004e2c:	00c9      	lsls	r1, r1, #3
 8004e2e:	1840      	adds	r0, r0, r1
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004e30:	2a00      	cmp	r2, #0
 8004e32:	d10a      	bne.n	8004e4a <HAL_PCDEx_PMAConfig+0x2e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004e34:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004e36:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }

  return HAL_OK;
}
 8004e38:	2000      	movs	r0, #0
 8004e3a:	bd10      	pop	{r4, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8004e3c:	008c      	lsls	r4, r1, #2
 8004e3e:	1861      	adds	r1, r4, r1
 8004e40:	00c9      	lsls	r1, r1, #3
 8004e42:	3169      	adds	r1, #105	; 0x69
 8004e44:	31ff      	adds	r1, #255	; 0xff
 8004e46:	1840      	adds	r0, r0, r1
 8004e48:	e7f2      	b.n	8004e30 <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004e4e:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004e50:	0c1b      	lsrs	r3, r3, #16
 8004e52:	8143      	strh	r3, [r0, #10]
 8004e54:	e7f0      	b.n	8004e38 <HAL_PCDEx_PMAConfig+0x1c>

08004e56 <HAL_PCDEx_ActivateLPM>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
 8004e56:	6801      	ldr	r1, [r0, #0]
  hpcd->lpm_active = 1U;
 8004e58:	23ba      	movs	r3, #186	; 0xba
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	50c2      	str	r2, [r0, r3]
  hpcd->LPM_State = LPM_L0;
 8004e60:	3b08      	subs	r3, #8
 8004e62:	2200      	movs	r2, #0
 8004e64:	54c2      	strb	r2, [r0, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004e66:	3254      	adds	r2, #84	; 0x54
 8004e68:	5a8b      	ldrh	r3, [r1, r2]
 8004e6a:	2001      	movs	r0, #1
 8004e6c:	4303      	orrs	r3, r0
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	528b      	strh	r3, [r1, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004e72:	5a8b      	ldrh	r3, [r1, r2]
 8004e74:	2002      	movs	r0, #2
 8004e76:	4303      	orrs	r3, r0
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	528b      	strh	r3, [r1, r2]

  return HAL_OK;
}
 8004e7c:	2000      	movs	r0, #0
 8004e7e:	4770      	bx	lr

08004e80 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004e80:	4770      	bx	lr
	...

08004e84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e84:	b570      	push	{r4, r5, r6, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e8a:	d100      	bne.n	8004e8e <HAL_RCC_OscConfig+0xa>
 8004e8c:	e27f      	b.n	800538e <HAL_RCC_OscConfig+0x50a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e8e:	6803      	ldr	r3, [r0, #0]
 8004e90:	07db      	lsls	r3, r3, #31
 8004e92:	d52b      	bpl.n	8004eec <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004e94:	4bb3      	ldr	r3, [pc, #716]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004e96:	685a      	ldr	r2, [r3, #4]
 8004e98:	230c      	movs	r3, #12
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	2b04      	cmp	r3, #4
 8004e9e:	d01d      	beq.n	8004edc <HAL_RCC_OscConfig+0x58>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ea0:	4bb0      	ldr	r3, [pc, #704]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004ea2:	685a      	ldr	r2, [r3, #4]
 8004ea4:	230c      	movs	r3, #12
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	2b08      	cmp	r3, #8
 8004eaa:	d00e      	beq.n	8004eca <HAL_RCC_OscConfig+0x46>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eac:	6863      	ldr	r3, [r4, #4]
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d041      	beq.n	8004f36 <HAL_RCC_OscConfig+0xb2>
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d156      	bne.n	8004f64 <HAL_RCC_OscConfig+0xe0>
 8004eb6:	4bab      	ldr	r3, [pc, #684]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	49ab      	ldr	r1, [pc, #684]	; (8005168 <HAL_RCC_OscConfig+0x2e4>)
 8004ebc:	400a      	ands	r2, r1
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	49aa      	ldr	r1, [pc, #680]	; (800516c <HAL_RCC_OscConfig+0x2e8>)
 8004ec4:	400a      	ands	r2, r1
 8004ec6:	601a      	str	r2, [r3, #0]
 8004ec8:	e03b      	b.n	8004f42 <HAL_RCC_OscConfig+0xbe>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004eca:	4ba6      	ldr	r3, [pc, #664]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	22c0      	movs	r2, #192	; 0xc0
 8004ed0:	0252      	lsls	r2, r2, #9
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	2280      	movs	r2, #128	; 0x80
 8004ed6:	0252      	lsls	r2, r2, #9
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d1e7      	bne.n	8004eac <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004edc:	4ba1      	ldr	r3, [pc, #644]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	039b      	lsls	r3, r3, #14
 8004ee2:	d503      	bpl.n	8004eec <HAL_RCC_OscConfig+0x68>
 8004ee4:	6863      	ldr	r3, [r4, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d100      	bne.n	8004eec <HAL_RCC_OscConfig+0x68>
 8004eea:	e253      	b.n	8005394 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004eec:	6823      	ldr	r3, [r4, #0]
 8004eee:	079b      	lsls	r3, r3, #30
 8004ef0:	d577      	bpl.n	8004fe2 <HAL_RCC_OscConfig+0x15e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004ef2:	4b9c      	ldr	r3, [pc, #624]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	220c      	movs	r2, #12
 8004ef8:	421a      	tst	r2, r3
 8004efa:	d062      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x13e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004efc:	4b99      	ldr	r3, [pc, #612]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004efe:	685a      	ldr	r2, [r3, #4]
 8004f00:	230c      	movs	r3, #12
 8004f02:	4013      	ands	r3, r2
 8004f04:	2b08      	cmp	r3, #8
 8004f06:	d053      	beq.n	8004fb0 <HAL_RCC_OscConfig+0x12c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f08:	68e3      	ldr	r3, [r4, #12]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d100      	bne.n	8004f10 <HAL_RCC_OscConfig+0x8c>
 8004f0e:	e08a      	b.n	8005026 <HAL_RCC_OscConfig+0x1a2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f10:	4a94      	ldr	r2, [pc, #592]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004f12:	6813      	ldr	r3, [r2, #0]
 8004f14:	2101      	movs	r1, #1
 8004f16:	430b      	orrs	r3, r1
 8004f18:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f1a:	f7fe fe69 	bl	8003bf0 <HAL_GetTick>
 8004f1e:	0005      	movs	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f20:	4b90      	ldr	r3, [pc, #576]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	079b      	lsls	r3, r3, #30
 8004f26:	d475      	bmi.n	8005014 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f28:	f7fe fe62 	bl	8003bf0 <HAL_GetTick>
 8004f2c:	1b40      	subs	r0, r0, r5
 8004f2e:	2802      	cmp	r0, #2
 8004f30:	d9f6      	bls.n	8004f20 <HAL_RCC_OscConfig+0x9c>
          {
            return HAL_TIMEOUT;
 8004f32:	2003      	movs	r0, #3
 8004f34:	e22c      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f36:	4a8b      	ldr	r2, [pc, #556]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004f38:	6811      	ldr	r1, [r2, #0]
 8004f3a:	2380      	movs	r3, #128	; 0x80
 8004f3c:	025b      	lsls	r3, r3, #9
 8004f3e:	430b      	orrs	r3, r1
 8004f40:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f42:	6863      	ldr	r3, [r4, #4]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d025      	beq.n	8004f94 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8004f48:	f7fe fe52 	bl	8003bf0 <HAL_GetTick>
 8004f4c:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f4e:	4b85      	ldr	r3, [pc, #532]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	039b      	lsls	r3, r3, #14
 8004f54:	d4ca      	bmi.n	8004eec <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f56:	f7fe fe4b 	bl	8003bf0 <HAL_GetTick>
 8004f5a:	1b40      	subs	r0, r0, r5
 8004f5c:	2864      	cmp	r0, #100	; 0x64
 8004f5e:	d9f6      	bls.n	8004f4e <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8004f60:	2003      	movs	r0, #3
 8004f62:	e215      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f64:	2b05      	cmp	r3, #5
 8004f66:	d009      	beq.n	8004f7c <HAL_RCC_OscConfig+0xf8>
 8004f68:	4b7e      	ldr	r3, [pc, #504]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	497e      	ldr	r1, [pc, #504]	; (8005168 <HAL_RCC_OscConfig+0x2e4>)
 8004f6e:	400a      	ands	r2, r1
 8004f70:	601a      	str	r2, [r3, #0]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	497d      	ldr	r1, [pc, #500]	; (800516c <HAL_RCC_OscConfig+0x2e8>)
 8004f76:	400a      	ands	r2, r1
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	e7e2      	b.n	8004f42 <HAL_RCC_OscConfig+0xbe>
 8004f7c:	4b79      	ldr	r3, [pc, #484]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004f7e:	6819      	ldr	r1, [r3, #0]
 8004f80:	2280      	movs	r2, #128	; 0x80
 8004f82:	02d2      	lsls	r2, r2, #11
 8004f84:	430a      	orrs	r2, r1
 8004f86:	601a      	str	r2, [r3, #0]
 8004f88:	6819      	ldr	r1, [r3, #0]
 8004f8a:	2280      	movs	r2, #128	; 0x80
 8004f8c:	0252      	lsls	r2, r2, #9
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	601a      	str	r2, [r3, #0]
 8004f92:	e7d6      	b.n	8004f42 <HAL_RCC_OscConfig+0xbe>
        tickstart = HAL_GetTick();
 8004f94:	f7fe fe2c 	bl	8003bf0 <HAL_GetTick>
 8004f98:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f9a:	4b72      	ldr	r3, [pc, #456]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	039b      	lsls	r3, r3, #14
 8004fa0:	d5a4      	bpl.n	8004eec <HAL_RCC_OscConfig+0x68>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fa2:	f7fe fe25 	bl	8003bf0 <HAL_GetTick>
 8004fa6:	1b40      	subs	r0, r0, r5
 8004fa8:	2864      	cmp	r0, #100	; 0x64
 8004faa:	d9f6      	bls.n	8004f9a <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8004fac:	2003      	movs	r0, #3
 8004fae:	e1ef      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004fb0:	4b6c      	ldr	r3, [pc, #432]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	22c0      	movs	r2, #192	; 0xc0
 8004fb6:	0252      	lsls	r2, r2, #9
 8004fb8:	4013      	ands	r3, r2
 8004fba:	2280      	movs	r2, #128	; 0x80
 8004fbc:	0212      	lsls	r2, r2, #8
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d1a2      	bne.n	8004f08 <HAL_RCC_OscConfig+0x84>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fc2:	4b68      	ldr	r3, [pc, #416]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	079b      	lsls	r3, r3, #30
 8004fc8:	d503      	bpl.n	8004fd2 <HAL_RCC_OscConfig+0x14e>
 8004fca:	68e3      	ldr	r3, [r4, #12]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d000      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x14e>
 8004fd0:	e1e2      	b.n	8005398 <HAL_RCC_OscConfig+0x514>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fd2:	4964      	ldr	r1, [pc, #400]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004fd4:	680b      	ldr	r3, [r1, #0]
 8004fd6:	22f8      	movs	r2, #248	; 0xf8
 8004fd8:	4393      	bics	r3, r2
 8004fda:	6922      	ldr	r2, [r4, #16]
 8004fdc:	00d2      	lsls	r2, r2, #3
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	600b      	str	r3, [r1, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fe2:	6823      	ldr	r3, [r4, #0]
 8004fe4:	071b      	lsls	r3, r3, #28
 8004fe6:	d544      	bpl.n	8005072 <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fe8:	69e3      	ldr	r3, [r4, #28]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d02e      	beq.n	800504c <HAL_RCC_OscConfig+0x1c8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fee:	4a5d      	ldr	r2, [pc, #372]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8004ff0:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8004ff2:	2101      	movs	r1, #1
 8004ff4:	430b      	orrs	r3, r1
 8004ff6:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ff8:	f7fe fdfa 	bl	8003bf0 <HAL_GetTick>
 8004ffc:	0005      	movs	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ffe:	4b59      	ldr	r3, [pc, #356]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8005000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005002:	079b      	lsls	r3, r3, #30
 8005004:	d435      	bmi.n	8005072 <HAL_RCC_OscConfig+0x1ee>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005006:	f7fe fdf3 	bl	8003bf0 <HAL_GetTick>
 800500a:	1b40      	subs	r0, r0, r5
 800500c:	2802      	cmp	r0, #2
 800500e:	d9f6      	bls.n	8004ffe <HAL_RCC_OscConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8005010:	2003      	movs	r0, #3
 8005012:	e1bd      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005014:	4953      	ldr	r1, [pc, #332]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8005016:	680b      	ldr	r3, [r1, #0]
 8005018:	22f8      	movs	r2, #248	; 0xf8
 800501a:	4393      	bics	r3, r2
 800501c:	6922      	ldr	r2, [r4, #16]
 800501e:	00d2      	lsls	r2, r2, #3
 8005020:	4313      	orrs	r3, r2
 8005022:	600b      	str	r3, [r1, #0]
 8005024:	e7dd      	b.n	8004fe2 <HAL_RCC_OscConfig+0x15e>
        __HAL_RCC_HSI_DISABLE();
 8005026:	4a4f      	ldr	r2, [pc, #316]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8005028:	6813      	ldr	r3, [r2, #0]
 800502a:	2101      	movs	r1, #1
 800502c:	438b      	bics	r3, r1
 800502e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005030:	f7fe fdde 	bl	8003bf0 <HAL_GetTick>
 8005034:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005036:	4b4b      	ldr	r3, [pc, #300]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	079b      	lsls	r3, r3, #30
 800503c:	d5d1      	bpl.n	8004fe2 <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800503e:	f7fe fdd7 	bl	8003bf0 <HAL_GetTick>
 8005042:	1b40      	subs	r0, r0, r5
 8005044:	2802      	cmp	r0, #2
 8005046:	d9f6      	bls.n	8005036 <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 8005048:	2003      	movs	r0, #3
 800504a:	e1a1      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800504c:	4a45      	ldr	r2, [pc, #276]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 800504e:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8005050:	2101      	movs	r1, #1
 8005052:	438b      	bics	r3, r1
 8005054:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005056:	f7fe fdcb 	bl	8003bf0 <HAL_GetTick>
 800505a:	0005      	movs	r5, r0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800505c:	4b41      	ldr	r3, [pc, #260]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 800505e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005060:	079b      	lsls	r3, r3, #30
 8005062:	d506      	bpl.n	8005072 <HAL_RCC_OscConfig+0x1ee>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005064:	f7fe fdc4 	bl	8003bf0 <HAL_GetTick>
 8005068:	1b40      	subs	r0, r0, r5
 800506a:	2802      	cmp	r0, #2
 800506c:	d9f6      	bls.n	800505c <HAL_RCC_OscConfig+0x1d8>
        {
          return HAL_TIMEOUT;
 800506e:	2003      	movs	r0, #3
 8005070:	e18e      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005072:	6823      	ldr	r3, [r4, #0]
 8005074:	075b      	lsls	r3, r3, #29
 8005076:	d400      	bmi.n	800507a <HAL_RCC_OscConfig+0x1f6>
 8005078:	e080      	b.n	800517c <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800507a:	4b3a      	ldr	r3, [pc, #232]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 800507c:	69db      	ldr	r3, [r3, #28]
 800507e:	00db      	lsls	r3, r3, #3
 8005080:	d41d      	bmi.n	80050be <HAL_RCC_OscConfig+0x23a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005082:	4a38      	ldr	r2, [pc, #224]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8005084:	69d1      	ldr	r1, [r2, #28]
 8005086:	2080      	movs	r0, #128	; 0x80
 8005088:	0540      	lsls	r0, r0, #21
 800508a:	4301      	orrs	r1, r0
 800508c:	61d1      	str	r1, [r2, #28]
 800508e:	69d3      	ldr	r3, [r2, #28]
 8005090:	4003      	ands	r3, r0
 8005092:	9301      	str	r3, [sp, #4]
 8005094:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005096:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005098:	4b35      	ldr	r3, [pc, #212]	; (8005170 <HAL_RCC_OscConfig+0x2ec>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	05db      	lsls	r3, r3, #23
 800509e:	d510      	bpl.n	80050c2 <HAL_RCC_OscConfig+0x23e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050a0:	68a3      	ldr	r3, [r4, #8]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d021      	beq.n	80050ea <HAL_RCC_OscConfig+0x266>
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d136      	bne.n	8005118 <HAL_RCC_OscConfig+0x294>
 80050aa:	4b2e      	ldr	r3, [pc, #184]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 80050ac:	6a1a      	ldr	r2, [r3, #32]
 80050ae:	2101      	movs	r1, #1
 80050b0:	438a      	bics	r2, r1
 80050b2:	621a      	str	r2, [r3, #32]
 80050b4:	6a1a      	ldr	r2, [r3, #32]
 80050b6:	3103      	adds	r1, #3
 80050b8:	438a      	bics	r2, r1
 80050ba:	621a      	str	r2, [r3, #32]
 80050bc:	e01a      	b.n	80050f4 <HAL_RCC_OscConfig+0x270>
    FlagStatus       pwrclkchanged = RESET;
 80050be:	2500      	movs	r5, #0
 80050c0:	e7ea      	b.n	8005098 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050c2:	4a2b      	ldr	r2, [pc, #172]	; (8005170 <HAL_RCC_OscConfig+0x2ec>)
 80050c4:	6811      	ldr	r1, [r2, #0]
 80050c6:	2380      	movs	r3, #128	; 0x80
 80050c8:	005b      	lsls	r3, r3, #1
 80050ca:	430b      	orrs	r3, r1
 80050cc:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80050ce:	f7fe fd8f 	bl	8003bf0 <HAL_GetTick>
 80050d2:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050d4:	4b26      	ldr	r3, [pc, #152]	; (8005170 <HAL_RCC_OscConfig+0x2ec>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	05db      	lsls	r3, r3, #23
 80050da:	d4e1      	bmi.n	80050a0 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050dc:	f7fe fd88 	bl	8003bf0 <HAL_GetTick>
 80050e0:	1b80      	subs	r0, r0, r6
 80050e2:	2864      	cmp	r0, #100	; 0x64
 80050e4:	d9f6      	bls.n	80050d4 <HAL_RCC_OscConfig+0x250>
          return HAL_TIMEOUT;
 80050e6:	2003      	movs	r0, #3
 80050e8:	e152      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050ea:	4a1e      	ldr	r2, [pc, #120]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 80050ec:	6a13      	ldr	r3, [r2, #32]
 80050ee:	2101      	movs	r1, #1
 80050f0:	430b      	orrs	r3, r1
 80050f2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050f4:	68a3      	ldr	r3, [r4, #8]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d024      	beq.n	8005144 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050fa:	f7fe fd79 	bl	8003bf0 <HAL_GetTick>
 80050fe:	0006      	movs	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005100:	4b18      	ldr	r3, [pc, #96]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8005102:	6a1b      	ldr	r3, [r3, #32]
 8005104:	079b      	lsls	r3, r3, #30
 8005106:	d437      	bmi.n	8005178 <HAL_RCC_OscConfig+0x2f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005108:	f7fe fd72 	bl	8003bf0 <HAL_GetTick>
 800510c:	1b80      	subs	r0, r0, r6
 800510e:	4b19      	ldr	r3, [pc, #100]	; (8005174 <HAL_RCC_OscConfig+0x2f0>)
 8005110:	4298      	cmp	r0, r3
 8005112:	d9f5      	bls.n	8005100 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8005114:	2003      	movs	r0, #3
 8005116:	e13b      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005118:	2b05      	cmp	r3, #5
 800511a:	d009      	beq.n	8005130 <HAL_RCC_OscConfig+0x2ac>
 800511c:	4b11      	ldr	r3, [pc, #68]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 800511e:	6a1a      	ldr	r2, [r3, #32]
 8005120:	2101      	movs	r1, #1
 8005122:	438a      	bics	r2, r1
 8005124:	621a      	str	r2, [r3, #32]
 8005126:	6a1a      	ldr	r2, [r3, #32]
 8005128:	3103      	adds	r1, #3
 800512a:	438a      	bics	r2, r1
 800512c:	621a      	str	r2, [r3, #32]
 800512e:	e7e1      	b.n	80050f4 <HAL_RCC_OscConfig+0x270>
 8005130:	4b0c      	ldr	r3, [pc, #48]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 8005132:	6a1a      	ldr	r2, [r3, #32]
 8005134:	2104      	movs	r1, #4
 8005136:	430a      	orrs	r2, r1
 8005138:	621a      	str	r2, [r3, #32]
 800513a:	6a1a      	ldr	r2, [r3, #32]
 800513c:	3903      	subs	r1, #3
 800513e:	430a      	orrs	r2, r1
 8005140:	621a      	str	r2, [r3, #32]
 8005142:	e7d7      	b.n	80050f4 <HAL_RCC_OscConfig+0x270>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005144:	f7fe fd54 	bl	8003bf0 <HAL_GetTick>
 8005148:	0006      	movs	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800514a:	4b06      	ldr	r3, [pc, #24]	; (8005164 <HAL_RCC_OscConfig+0x2e0>)
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	079b      	lsls	r3, r3, #30
 8005150:	d512      	bpl.n	8005178 <HAL_RCC_OscConfig+0x2f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005152:	f7fe fd4d 	bl	8003bf0 <HAL_GetTick>
 8005156:	1b80      	subs	r0, r0, r6
 8005158:	4b06      	ldr	r3, [pc, #24]	; (8005174 <HAL_RCC_OscConfig+0x2f0>)
 800515a:	4298      	cmp	r0, r3
 800515c:	d9f5      	bls.n	800514a <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800515e:	2003      	movs	r0, #3
 8005160:	e116      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
 8005162:	46c0      	nop			; (mov r8, r8)
 8005164:	40021000 	.word	0x40021000
 8005168:	fffeffff 	.word	0xfffeffff
 800516c:	fffbffff 	.word	0xfffbffff
 8005170:	40007000 	.word	0x40007000
 8005174:	00001388 	.word	0x00001388
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005178:	2d01      	cmp	r5, #1
 800517a:	d039      	beq.n	80051f0 <HAL_RCC_OscConfig+0x36c>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800517c:	6823      	ldr	r3, [r4, #0]
 800517e:	06db      	lsls	r3, r3, #27
 8005180:	d510      	bpl.n	80051a4 <HAL_RCC_OscConfig+0x320>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005182:	6963      	ldr	r3, [r4, #20]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d039      	beq.n	80051fc <HAL_RCC_OscConfig+0x378>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005188:	3305      	adds	r3, #5
 800518a:	d157      	bne.n	800523c <HAL_RCC_OscConfig+0x3b8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800518c:	4a89      	ldr	r2, [pc, #548]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 800518e:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8005190:	2104      	movs	r1, #4
 8005192:	438b      	bics	r3, r1
 8005194:	6353      	str	r3, [r2, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005196:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8005198:	31f4      	adds	r1, #244	; 0xf4
 800519a:	438b      	bics	r3, r1
 800519c:	69a1      	ldr	r1, [r4, #24]
 800519e:	00c9      	lsls	r1, r1, #3
 80051a0:	430b      	orrs	r3, r1
 80051a2:	6353      	str	r3, [r2, #52]	; 0x34
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80051a4:	6823      	ldr	r3, [r4, #0]
 80051a6:	069b      	lsls	r3, r3, #26
 80051a8:	d56e      	bpl.n	8005288 <HAL_RCC_OscConfig+0x404>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80051aa:	4b82      	ldr	r3, [pc, #520]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80051ac:	685a      	ldr	r2, [r3, #4]
 80051ae:	230c      	movs	r3, #12
 80051b0:	4013      	ands	r3, r2
 80051b2:	2b0c      	cmp	r3, #12
 80051b4:	d060      	beq.n	8005278 <HAL_RCC_OscConfig+0x3f4>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80051b6:	4b7f      	ldr	r3, [pc, #508]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80051b8:	685a      	ldr	r2, [r3, #4]
 80051ba:	230c      	movs	r3, #12
 80051bc:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80051be:	2b08      	cmp	r3, #8
 80051c0:	d053      	beq.n	800526a <HAL_RCC_OscConfig+0x3e6>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80051c2:	6a23      	ldr	r3, [r4, #32]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d07e      	beq.n	80052c6 <HAL_RCC_OscConfig+0x442>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80051c8:	4a7a      	ldr	r2, [pc, #488]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80051ca:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80051cc:	2380      	movs	r3, #128	; 0x80
 80051ce:	025b      	lsls	r3, r3, #9
 80051d0:	430b      	orrs	r3, r1
 80051d2:	6353      	str	r3, [r2, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051d4:	f7fe fd0c 	bl	8003bf0 <HAL_GetTick>
 80051d8:	0005      	movs	r5, r0
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80051da:	4b76      	ldr	r3, [pc, #472]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80051dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051de:	03db      	lsls	r3, r3, #15
 80051e0:	d452      	bmi.n	8005288 <HAL_RCC_OscConfig+0x404>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80051e2:	f7fe fd05 	bl	8003bf0 <HAL_GetTick>
 80051e6:	1b40      	subs	r0, r0, r5
 80051e8:	2802      	cmp	r0, #2
 80051ea:	d9f6      	bls.n	80051da <HAL_RCC_OscConfig+0x356>
          {
            return HAL_TIMEOUT;
 80051ec:	2003      	movs	r0, #3
 80051ee:	e0cf      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80051f0:	4a70      	ldr	r2, [pc, #448]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80051f2:	69d3      	ldr	r3, [r2, #28]
 80051f4:	4970      	ldr	r1, [pc, #448]	; (80053b8 <HAL_RCC_OscConfig+0x534>)
 80051f6:	400b      	ands	r3, r1
 80051f8:	61d3      	str	r3, [r2, #28]
 80051fa:	e7bf      	b.n	800517c <HAL_RCC_OscConfig+0x2f8>
      __HAL_RCC_HSI14ADC_DISABLE();
 80051fc:	4b6d      	ldr	r3, [pc, #436]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80051fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005200:	2104      	movs	r1, #4
 8005202:	430a      	orrs	r2, r1
 8005204:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8005206:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005208:	3903      	subs	r1, #3
 800520a:	430a      	orrs	r2, r1
 800520c:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 800520e:	f7fe fcef 	bl	8003bf0 <HAL_GetTick>
 8005212:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005214:	4b67      	ldr	r3, [pc, #412]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 8005216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005218:	079b      	lsls	r3, r3, #30
 800521a:	d406      	bmi.n	800522a <HAL_RCC_OscConfig+0x3a6>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800521c:	f7fe fce8 	bl	8003bf0 <HAL_GetTick>
 8005220:	1b40      	subs	r0, r0, r5
 8005222:	2802      	cmp	r0, #2
 8005224:	d9f6      	bls.n	8005214 <HAL_RCC_OscConfig+0x390>
          return HAL_TIMEOUT;
 8005226:	2003      	movs	r0, #3
 8005228:	e0b2      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800522a:	4962      	ldr	r1, [pc, #392]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 800522c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800522e:	22f8      	movs	r2, #248	; 0xf8
 8005230:	4393      	bics	r3, r2
 8005232:	69a2      	ldr	r2, [r4, #24]
 8005234:	00d2      	lsls	r2, r2, #3
 8005236:	4313      	orrs	r3, r2
 8005238:	634b      	str	r3, [r1, #52]	; 0x34
 800523a:	e7b3      	b.n	80051a4 <HAL_RCC_OscConfig+0x320>
      __HAL_RCC_HSI14ADC_DISABLE();
 800523c:	4b5d      	ldr	r3, [pc, #372]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 800523e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005240:	2104      	movs	r1, #4
 8005242:	430a      	orrs	r2, r1
 8005244:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8005246:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005248:	3903      	subs	r1, #3
 800524a:	438a      	bics	r2, r1
 800524c:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 800524e:	f7fe fccf 	bl	8003bf0 <HAL_GetTick>
 8005252:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005254:	4b57      	ldr	r3, [pc, #348]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 8005256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005258:	079b      	lsls	r3, r3, #30
 800525a:	d5a3      	bpl.n	80051a4 <HAL_RCC_OscConfig+0x320>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800525c:	f7fe fcc8 	bl	8003bf0 <HAL_GetTick>
 8005260:	1b40      	subs	r0, r0, r5
 8005262:	2802      	cmp	r0, #2
 8005264:	d9f6      	bls.n	8005254 <HAL_RCC_OscConfig+0x3d0>
          return HAL_TIMEOUT;
 8005266:	2003      	movs	r0, #3
 8005268:	e092      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800526a:	4b52      	ldr	r3, [pc, #328]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	22c0      	movs	r2, #192	; 0xc0
 8005270:	0252      	lsls	r2, r2, #9
 8005272:	4013      	ands	r3, r2
 8005274:	4293      	cmp	r3, r2
 8005276:	d1a4      	bne.n	80051c2 <HAL_RCC_OscConfig+0x33e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8005278:	4b4e      	ldr	r3, [pc, #312]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 800527a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800527c:	03db      	lsls	r3, r3, #15
 800527e:	d503      	bpl.n	8005288 <HAL_RCC_OscConfig+0x404>
 8005280:	6a23      	ldr	r3, [r4, #32]
 8005282:	2b01      	cmp	r3, #1
 8005284:	d000      	beq.n	8005288 <HAL_RCC_OscConfig+0x404>
 8005286:	e089      	b.n	800539c <HAL_RCC_OscConfig+0x518>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005288:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800528a:	2b00      	cmp	r3, #0
 800528c:	d100      	bne.n	8005290 <HAL_RCC_OscConfig+0x40c>
 800528e:	e087      	b.n	80053a0 <HAL_RCC_OscConfig+0x51c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005290:	4a48      	ldr	r2, [pc, #288]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 8005292:	6851      	ldr	r1, [r2, #4]
 8005294:	220c      	movs	r2, #12
 8005296:	400a      	ands	r2, r1
 8005298:	2a08      	cmp	r2, #8
 800529a:	d060      	beq.n	800535e <HAL_RCC_OscConfig+0x4da>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800529c:	2b02      	cmp	r3, #2
 800529e:	d025      	beq.n	80052ec <HAL_RCC_OscConfig+0x468>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052a0:	4a44      	ldr	r2, [pc, #272]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80052a2:	6813      	ldr	r3, [r2, #0]
 80052a4:	4945      	ldr	r1, [pc, #276]	; (80053bc <HAL_RCC_OscConfig+0x538>)
 80052a6:	400b      	ands	r3, r1
 80052a8:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052aa:	f7fe fca1 	bl	8003bf0 <HAL_GetTick>
 80052ae:	0004      	movs	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052b0:	4b40      	ldr	r3, [pc, #256]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	019b      	lsls	r3, r3, #6
 80052b6:	d550      	bpl.n	800535a <HAL_RCC_OscConfig+0x4d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052b8:	f7fe fc9a 	bl	8003bf0 <HAL_GetTick>
 80052bc:	1b00      	subs	r0, r0, r4
 80052be:	2802      	cmp	r0, #2
 80052c0:	d9f6      	bls.n	80052b0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80052c2:	2003      	movs	r0, #3
 80052c4:	e064      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
        __HAL_RCC_HSI48_DISABLE();
 80052c6:	4a3b      	ldr	r2, [pc, #236]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80052c8:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80052ca:	493d      	ldr	r1, [pc, #244]	; (80053c0 <HAL_RCC_OscConfig+0x53c>)
 80052cc:	400b      	ands	r3, r1
 80052ce:	6353      	str	r3, [r2, #52]	; 0x34
        tickstart = HAL_GetTick();
 80052d0:	f7fe fc8e 	bl	8003bf0 <HAL_GetTick>
 80052d4:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80052d6:	4b37      	ldr	r3, [pc, #220]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80052d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052da:	03db      	lsls	r3, r3, #15
 80052dc:	d5d4      	bpl.n	8005288 <HAL_RCC_OscConfig+0x404>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052de:	f7fe fc87 	bl	8003bf0 <HAL_GetTick>
 80052e2:	1b40      	subs	r0, r0, r5
 80052e4:	2802      	cmp	r0, #2
 80052e6:	d9f6      	bls.n	80052d6 <HAL_RCC_OscConfig+0x452>
            return HAL_TIMEOUT;
 80052e8:	2003      	movs	r0, #3
 80052ea:	e051      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
        __HAL_RCC_PLL_DISABLE();
 80052ec:	4a31      	ldr	r2, [pc, #196]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80052ee:	6813      	ldr	r3, [r2, #0]
 80052f0:	4932      	ldr	r1, [pc, #200]	; (80053bc <HAL_RCC_OscConfig+0x538>)
 80052f2:	400b      	ands	r3, r1
 80052f4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80052f6:	f7fe fc7b 	bl	8003bf0 <HAL_GetTick>
 80052fa:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052fc:	4b2d      	ldr	r3, [pc, #180]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	019b      	lsls	r3, r3, #6
 8005302:	d506      	bpl.n	8005312 <HAL_RCC_OscConfig+0x48e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005304:	f7fe fc74 	bl	8003bf0 <HAL_GetTick>
 8005308:	1b40      	subs	r0, r0, r5
 800530a:	2802      	cmp	r0, #2
 800530c:	d9f6      	bls.n	80052fc <HAL_RCC_OscConfig+0x478>
            return HAL_TIMEOUT;
 800530e:	2003      	movs	r0, #3
 8005310:	e03e      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005312:	4b28      	ldr	r3, [pc, #160]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 8005314:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005316:	210f      	movs	r1, #15
 8005318:	438a      	bics	r2, r1
 800531a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800531c:	430a      	orrs	r2, r1
 800531e:	62da      	str	r2, [r3, #44]	; 0x2c
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	4928      	ldr	r1, [pc, #160]	; (80053c4 <HAL_RCC_OscConfig+0x540>)
 8005324:	400a      	ands	r2, r1
 8005326:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005328:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800532a:	4301      	orrs	r1, r0
 800532c:	430a      	orrs	r2, r1
 800532e:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 8005330:	6819      	ldr	r1, [r3, #0]
 8005332:	2280      	movs	r2, #128	; 0x80
 8005334:	0452      	lsls	r2, r2, #17
 8005336:	430a      	orrs	r2, r1
 8005338:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800533a:	f7fe fc59 	bl	8003bf0 <HAL_GetTick>
 800533e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005340:	4b1c      	ldr	r3, [pc, #112]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	019b      	lsls	r3, r3, #6
 8005346:	d406      	bmi.n	8005356 <HAL_RCC_OscConfig+0x4d2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005348:	f7fe fc52 	bl	8003bf0 <HAL_GetTick>
 800534c:	1b00      	subs	r0, r0, r4
 800534e:	2802      	cmp	r0, #2
 8005350:	d9f6      	bls.n	8005340 <HAL_RCC_OscConfig+0x4bc>
            return HAL_TIMEOUT;
 8005352:	2003      	movs	r0, #3
 8005354:	e01c      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
        }
      }
    }
  }

  return HAL_OK;
 8005356:	2000      	movs	r0, #0
 8005358:	e01a      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
 800535a:	2000      	movs	r0, #0
 800535c:	e018      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800535e:	2b01      	cmp	r3, #1
 8005360:	d020      	beq.n	80053a4 <HAL_RCC_OscConfig+0x520>
        pll_config  = RCC->CFGR;
 8005362:	4b14      	ldr	r3, [pc, #80]	; (80053b4 <HAL_RCC_OscConfig+0x530>)
 8005364:	685a      	ldr	r2, [r3, #4]
        pll_config2 = RCC->CFGR2;
 8005366:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005368:	23c0      	movs	r3, #192	; 0xc0
 800536a:	025b      	lsls	r3, r3, #9
 800536c:	4013      	ands	r3, r2
 800536e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005370:	4283      	cmp	r3, r0
 8005372:	d119      	bne.n	80053a8 <HAL_RCC_OscConfig+0x524>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005374:	230f      	movs	r3, #15
 8005376:	400b      	ands	r3, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005378:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800537a:	428b      	cmp	r3, r1
 800537c:	d116      	bne.n	80053ac <HAL_RCC_OscConfig+0x528>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800537e:	23f0      	movs	r3, #240	; 0xf0
 8005380:	039b      	lsls	r3, r3, #14
 8005382:	401a      	ands	r2, r3
 8005384:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005386:	429a      	cmp	r2, r3
 8005388:	d112      	bne.n	80053b0 <HAL_RCC_OscConfig+0x52c>
  return HAL_OK;
 800538a:	2000      	movs	r0, #0
 800538c:	e000      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
    return HAL_ERROR;
 800538e:	2001      	movs	r0, #1
}
 8005390:	b002      	add	sp, #8
 8005392:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8005394:	2001      	movs	r0, #1
 8005396:	e7fb      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
        return HAL_ERROR;
 8005398:	2001      	movs	r0, #1
 800539a:	e7f9      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
        return HAL_ERROR;
 800539c:	2001      	movs	r0, #1
 800539e:	e7f7      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
  return HAL_OK;
 80053a0:	2000      	movs	r0, #0
 80053a2:	e7f5      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
        return HAL_ERROR;
 80053a4:	2001      	movs	r0, #1
 80053a6:	e7f3      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
          return HAL_ERROR;
 80053a8:	2001      	movs	r0, #1
 80053aa:	e7f1      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
 80053ac:	2001      	movs	r0, #1
 80053ae:	e7ef      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
 80053b0:	2001      	movs	r0, #1
 80053b2:	e7ed      	b.n	8005390 <HAL_RCC_OscConfig+0x50c>
 80053b4:	40021000 	.word	0x40021000
 80053b8:	efffffff 	.word	0xefffffff
 80053bc:	feffffff 	.word	0xfeffffff
 80053c0:	fffeffff 	.word	0xfffeffff
 80053c4:	ffc27fff 	.word	0xffc27fff

080053c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053c8:	b510      	push	{r4, lr}
 80053ca:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80053cc:	aa04      	add	r2, sp, #16
 80053ce:	4b20      	ldr	r3, [pc, #128]	; (8005450 <HAL_RCC_GetSysClockFreq+0x88>)
 80053d0:	cb13      	ldmia	r3!, {r0, r1, r4}
 80053d2:	c213      	stmia	r2!, {r0, r1, r4}
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6013      	str	r3, [r2, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80053d8:	466a      	mov	r2, sp
 80053da:	4b1e      	ldr	r3, [pc, #120]	; (8005454 <HAL_RCC_GetSysClockFreq+0x8c>)
 80053dc:	cb13      	ldmia	r3!, {r0, r1, r4}
 80053de:	c213      	stmia	r2!, {r0, r1, r4}
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6013      	str	r3, [r2, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80053e4:	4b1c      	ldr	r3, [pc, #112]	; (8005458 <HAL_RCC_GetSysClockFreq+0x90>)
 80053e6:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053e8:	230c      	movs	r3, #12
 80053ea:	4013      	ands	r3, r2
 80053ec:	2b08      	cmp	r3, #8
 80053ee:	d008      	beq.n	8005402 <HAL_RCC_GetSysClockFreq+0x3a>
 80053f0:	2b0c      	cmp	r3, #12
 80053f2:	d02a      	beq.n	800544a <HAL_RCC_GetSysClockFreq+0x82>
 80053f4:	2b04      	cmp	r3, #4
 80053f6:	d002      	beq.n	80053fe <HAL_RCC_GetSysClockFreq+0x36>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80053f8:	4818      	ldr	r0, [pc, #96]	; (800545c <HAL_RCC_GetSysClockFreq+0x94>)
      break;
    }
  }
  return sysclockfreq;
}
 80053fa:	b008      	add	sp, #32
 80053fc:	bd10      	pop	{r4, pc}
  switch (tmpreg & RCC_CFGR_SWS)
 80053fe:	4818      	ldr	r0, [pc, #96]	; (8005460 <HAL_RCC_GetSysClockFreq+0x98>)
 8005400:	e7fb      	b.n	80053fa <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005402:	0c91      	lsrs	r1, r2, #18
 8005404:	230f      	movs	r3, #15
 8005406:	4019      	ands	r1, r3
 8005408:	a804      	add	r0, sp, #16
 800540a:	5c44      	ldrb	r4, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800540c:	4912      	ldr	r1, [pc, #72]	; (8005458 <HAL_RCC_GetSysClockFreq+0x90>)
 800540e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8005410:	400b      	ands	r3, r1
 8005412:	4669      	mov	r1, sp
 8005414:	5cc9      	ldrb	r1, [r1, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005416:	23c0      	movs	r3, #192	; 0xc0
 8005418:	025b      	lsls	r3, r3, #9
 800541a:	401a      	ands	r2, r3
 800541c:	2380      	movs	r3, #128	; 0x80
 800541e:	025b      	lsls	r3, r3, #9
 8005420:	429a      	cmp	r2, r3
 8005422:	d008      	beq.n	8005436 <HAL_RCC_GetSysClockFreq+0x6e>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8005424:	23c0      	movs	r3, #192	; 0xc0
 8005426:	025b      	lsls	r3, r3, #9
 8005428:	429a      	cmp	r2, r3
 800542a:	d009      	beq.n	8005440 <HAL_RCC_GetSysClockFreq+0x78>
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800542c:	480b      	ldr	r0, [pc, #44]	; (800545c <HAL_RCC_GetSysClockFreq+0x94>)
 800542e:	f7fa fe87 	bl	8000140 <__udivsi3>
 8005432:	4360      	muls	r0, r4
 8005434:	e7e1      	b.n	80053fa <HAL_RCC_GetSysClockFreq+0x32>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005436:	480a      	ldr	r0, [pc, #40]	; (8005460 <HAL_RCC_GetSysClockFreq+0x98>)
 8005438:	f7fa fe82 	bl	8000140 <__udivsi3>
 800543c:	4360      	muls	r0, r4
 800543e:	e7dc      	b.n	80053fa <HAL_RCC_GetSysClockFreq+0x32>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005440:	4808      	ldr	r0, [pc, #32]	; (8005464 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005442:	f7fa fe7d 	bl	8000140 <__udivsi3>
 8005446:	4360      	muls	r0, r4
 8005448:	e7d7      	b.n	80053fa <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSI48_VALUE;
 800544a:	4806      	ldr	r0, [pc, #24]	; (8005464 <HAL_RCC_GetSysClockFreq+0x9c>)
 800544c:	e7d5      	b.n	80053fa <HAL_RCC_GetSysClockFreq+0x32>
 800544e:	46c0      	nop			; (mov r8, r8)
 8005450:	0800db48 	.word	0x0800db48
 8005454:	0800db5c 	.word	0x0800db5c
 8005458:	40021000 	.word	0x40021000
 800545c:	007a1200 	.word	0x007a1200
 8005460:	00f42400 	.word	0x00f42400
 8005464:	02dc6c00 	.word	0x02dc6c00

08005468 <HAL_RCC_ClockConfig>:
{
 8005468:	b570      	push	{r4, r5, r6, lr}
 800546a:	0004      	movs	r4, r0
 800546c:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800546e:	2800      	cmp	r0, #0
 8005470:	d100      	bne.n	8005474 <HAL_RCC_ClockConfig+0xc>
 8005472:	e086      	b.n	8005582 <HAL_RCC_ClockConfig+0x11a>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005474:	4b47      	ldr	r3, [pc, #284]	; (8005594 <HAL_RCC_ClockConfig+0x12c>)
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	2301      	movs	r3, #1
 800547a:	4013      	ands	r3, r2
 800547c:	428b      	cmp	r3, r1
 800547e:	d20a      	bcs.n	8005496 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005480:	4944      	ldr	r1, [pc, #272]	; (8005594 <HAL_RCC_ClockConfig+0x12c>)
 8005482:	680b      	ldr	r3, [r1, #0]
 8005484:	2201      	movs	r2, #1
 8005486:	4393      	bics	r3, r2
 8005488:	432b      	orrs	r3, r5
 800548a:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800548c:	680b      	ldr	r3, [r1, #0]
 800548e:	401a      	ands	r2, r3
 8005490:	42aa      	cmp	r2, r5
 8005492:	d000      	beq.n	8005496 <HAL_RCC_ClockConfig+0x2e>
 8005494:	e077      	b.n	8005586 <HAL_RCC_ClockConfig+0x11e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005496:	6823      	ldr	r3, [r4, #0]
 8005498:	079a      	lsls	r2, r3, #30
 800549a:	d50e      	bpl.n	80054ba <HAL_RCC_ClockConfig+0x52>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800549c:	075b      	lsls	r3, r3, #29
 800549e:	d505      	bpl.n	80054ac <HAL_RCC_ClockConfig+0x44>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80054a0:	4a3d      	ldr	r2, [pc, #244]	; (8005598 <HAL_RCC_ClockConfig+0x130>)
 80054a2:	6851      	ldr	r1, [r2, #4]
 80054a4:	23e0      	movs	r3, #224	; 0xe0
 80054a6:	00db      	lsls	r3, r3, #3
 80054a8:	430b      	orrs	r3, r1
 80054aa:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054ac:	4a3a      	ldr	r2, [pc, #232]	; (8005598 <HAL_RCC_ClockConfig+0x130>)
 80054ae:	6853      	ldr	r3, [r2, #4]
 80054b0:	21f0      	movs	r1, #240	; 0xf0
 80054b2:	438b      	bics	r3, r1
 80054b4:	68a1      	ldr	r1, [r4, #8]
 80054b6:	430b      	orrs	r3, r1
 80054b8:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054ba:	6823      	ldr	r3, [r4, #0]
 80054bc:	07db      	lsls	r3, r3, #31
 80054be:	d535      	bpl.n	800552c <HAL_RCC_ClockConfig+0xc4>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054c0:	6863      	ldr	r3, [r4, #4]
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d009      	beq.n	80054da <HAL_RCC_ClockConfig+0x72>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d024      	beq.n	8005514 <HAL_RCC_ClockConfig+0xac>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80054ca:	2b03      	cmp	r3, #3
 80054cc:	d028      	beq.n	8005520 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054ce:	4a32      	ldr	r2, [pc, #200]	; (8005598 <HAL_RCC_ClockConfig+0x130>)
 80054d0:	6812      	ldr	r2, [r2, #0]
 80054d2:	0792      	lsls	r2, r2, #30
 80054d4:	d405      	bmi.n	80054e2 <HAL_RCC_ClockConfig+0x7a>
        return HAL_ERROR;
 80054d6:	2001      	movs	r0, #1
 80054d8:	e052      	b.n	8005580 <HAL_RCC_ClockConfig+0x118>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054da:	4a2f      	ldr	r2, [pc, #188]	; (8005598 <HAL_RCC_ClockConfig+0x130>)
 80054dc:	6812      	ldr	r2, [r2, #0]
 80054de:	0392      	lsls	r2, r2, #14
 80054e0:	d553      	bpl.n	800558a <HAL_RCC_ClockConfig+0x122>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054e2:	492d      	ldr	r1, [pc, #180]	; (8005598 <HAL_RCC_ClockConfig+0x130>)
 80054e4:	684a      	ldr	r2, [r1, #4]
 80054e6:	2003      	movs	r0, #3
 80054e8:	4382      	bics	r2, r0
 80054ea:	4313      	orrs	r3, r2
 80054ec:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80054ee:	f7fe fb7f 	bl	8003bf0 <HAL_GetTick>
 80054f2:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054f4:	4b28      	ldr	r3, [pc, #160]	; (8005598 <HAL_RCC_ClockConfig+0x130>)
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	220c      	movs	r2, #12
 80054fa:	401a      	ands	r2, r3
 80054fc:	6863      	ldr	r3, [r4, #4]
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	429a      	cmp	r2, r3
 8005502:	d013      	beq.n	800552c <HAL_RCC_ClockConfig+0xc4>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005504:	f7fe fb74 	bl	8003bf0 <HAL_GetTick>
 8005508:	1b80      	subs	r0, r0, r6
 800550a:	4b24      	ldr	r3, [pc, #144]	; (800559c <HAL_RCC_ClockConfig+0x134>)
 800550c:	4298      	cmp	r0, r3
 800550e:	d9f1      	bls.n	80054f4 <HAL_RCC_ClockConfig+0x8c>
        return HAL_TIMEOUT;
 8005510:	2003      	movs	r0, #3
 8005512:	e035      	b.n	8005580 <HAL_RCC_ClockConfig+0x118>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005514:	4a20      	ldr	r2, [pc, #128]	; (8005598 <HAL_RCC_ClockConfig+0x130>)
 8005516:	6812      	ldr	r2, [r2, #0]
 8005518:	0192      	lsls	r2, r2, #6
 800551a:	d4e2      	bmi.n	80054e2 <HAL_RCC_ClockConfig+0x7a>
        return HAL_ERROR;
 800551c:	2001      	movs	r0, #1
 800551e:	e02f      	b.n	8005580 <HAL_RCC_ClockConfig+0x118>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005520:	4a1d      	ldr	r2, [pc, #116]	; (8005598 <HAL_RCC_ClockConfig+0x130>)
 8005522:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005524:	03d2      	lsls	r2, r2, #15
 8005526:	d4dc      	bmi.n	80054e2 <HAL_RCC_ClockConfig+0x7a>
        return HAL_ERROR;
 8005528:	2001      	movs	r0, #1
 800552a:	e029      	b.n	8005580 <HAL_RCC_ClockConfig+0x118>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800552c:	4b19      	ldr	r3, [pc, #100]	; (8005594 <HAL_RCC_ClockConfig+0x12c>)
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	2301      	movs	r3, #1
 8005532:	4013      	ands	r3, r2
 8005534:	42ab      	cmp	r3, r5
 8005536:	d909      	bls.n	800554c <HAL_RCC_ClockConfig+0xe4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005538:	4916      	ldr	r1, [pc, #88]	; (8005594 <HAL_RCC_ClockConfig+0x12c>)
 800553a:	680b      	ldr	r3, [r1, #0]
 800553c:	2201      	movs	r2, #1
 800553e:	4393      	bics	r3, r2
 8005540:	432b      	orrs	r3, r5
 8005542:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005544:	680b      	ldr	r3, [r1, #0]
 8005546:	401a      	ands	r2, r3
 8005548:	42aa      	cmp	r2, r5
 800554a:	d120      	bne.n	800558e <HAL_RCC_ClockConfig+0x126>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800554c:	6823      	ldr	r3, [r4, #0]
 800554e:	075b      	lsls	r3, r3, #29
 8005550:	d506      	bpl.n	8005560 <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005552:	4a11      	ldr	r2, [pc, #68]	; (8005598 <HAL_RCC_ClockConfig+0x130>)
 8005554:	6853      	ldr	r3, [r2, #4]
 8005556:	4912      	ldr	r1, [pc, #72]	; (80055a0 <HAL_RCC_ClockConfig+0x138>)
 8005558:	400b      	ands	r3, r1
 800555a:	68e1      	ldr	r1, [r4, #12]
 800555c:	430b      	orrs	r3, r1
 800555e:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005560:	f7ff ff32 	bl	80053c8 <HAL_RCC_GetSysClockFreq>
 8005564:	4b0c      	ldr	r3, [pc, #48]	; (8005598 <HAL_RCC_ClockConfig+0x130>)
 8005566:	685a      	ldr	r2, [r3, #4]
 8005568:	0912      	lsrs	r2, r2, #4
 800556a:	230f      	movs	r3, #15
 800556c:	4013      	ands	r3, r2
 800556e:	4a0d      	ldr	r2, [pc, #52]	; (80055a4 <HAL_RCC_ClockConfig+0x13c>)
 8005570:	5cd3      	ldrb	r3, [r2, r3]
 8005572:	40d8      	lsrs	r0, r3
 8005574:	4b0c      	ldr	r3, [pc, #48]	; (80055a8 <HAL_RCC_ClockConfig+0x140>)
 8005576:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8005578:	2003      	movs	r0, #3
 800557a:	f7fd ff8f 	bl	800349c <HAL_InitTick>
  return HAL_OK;
 800557e:	2000      	movs	r0, #0
}
 8005580:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005582:	2001      	movs	r0, #1
 8005584:	e7fc      	b.n	8005580 <HAL_RCC_ClockConfig+0x118>
      return HAL_ERROR;
 8005586:	2001      	movs	r0, #1
 8005588:	e7fa      	b.n	8005580 <HAL_RCC_ClockConfig+0x118>
        return HAL_ERROR;
 800558a:	2001      	movs	r0, #1
 800558c:	e7f8      	b.n	8005580 <HAL_RCC_ClockConfig+0x118>
      return HAL_ERROR;
 800558e:	2001      	movs	r0, #1
 8005590:	e7f6      	b.n	8005580 <HAL_RCC_ClockConfig+0x118>
 8005592:	46c0      	nop			; (mov r8, r8)
 8005594:	40022000 	.word	0x40022000
 8005598:	40021000 	.word	0x40021000
 800559c:	00001388 	.word	0x00001388
 80055a0:	fffff8ff 	.word	0xfffff8ff
 80055a4:	0800db30 	.word	0x0800db30
 80055a8:	20000000 	.word	0x20000000

080055ac <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80055ac:	4b01      	ldr	r3, [pc, #4]	; (80055b4 <HAL_RCC_GetHCLKFreq+0x8>)
 80055ae:	6818      	ldr	r0, [r3, #0]
}
 80055b0:	4770      	bx	lr
 80055b2:	46c0      	nop			; (mov r8, r8)
 80055b4:	20000000 	.word	0x20000000

080055b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055b8:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80055ba:	f7ff fff7 	bl	80055ac <HAL_RCC_GetHCLKFreq>
 80055be:	4b04      	ldr	r3, [pc, #16]	; (80055d0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80055c0:	685a      	ldr	r2, [r3, #4]
 80055c2:	0a12      	lsrs	r2, r2, #8
 80055c4:	2307      	movs	r3, #7
 80055c6:	4013      	ands	r3, r2
 80055c8:	4a02      	ldr	r2, [pc, #8]	; (80055d4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80055ca:	5cd3      	ldrb	r3, [r2, r3]
 80055cc:	40d8      	lsrs	r0, r3
}    
 80055ce:	bd10      	pop	{r4, pc}
 80055d0:	40021000 	.word	0x40021000
 80055d4:	0800db40 	.word	0x0800db40

080055d8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80055d8:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80055da:	2307      	movs	r3, #7
 80055dc:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80055de:	4b0a      	ldr	r3, [pc, #40]	; (8005608 <HAL_RCC_GetClockConfig+0x30>)
 80055e0:	685c      	ldr	r4, [r3, #4]
 80055e2:	2203      	movs	r2, #3
 80055e4:	4022      	ands	r2, r4
 80055e6:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80055e8:	685c      	ldr	r4, [r3, #4]
 80055ea:	22f0      	movs	r2, #240	; 0xf0
 80055ec:	4022      	ands	r2, r4
 80055ee:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	22e0      	movs	r2, #224	; 0xe0
 80055f4:	00d2      	lsls	r2, r2, #3
 80055f6:	4013      	ands	r3, r2
 80055f8:	60c3      	str	r3, [r0, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 80055fa:	4b04      	ldr	r3, [pc, #16]	; (800560c <HAL_RCC_GetClockConfig+0x34>)
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	2301      	movs	r3, #1
 8005600:	4013      	ands	r3, r2
 8005602:	600b      	str	r3, [r1, #0]
}
 8005604:	bd10      	pop	{r4, pc}
 8005606:	46c0      	nop			; (mov r8, r8)
 8005608:	40021000 	.word	0x40021000
 800560c:	40022000 	.word	0x40022000

08005610 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005610:	b570      	push	{r4, r5, r6, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005616:	6803      	ldr	r3, [r0, #0]
 8005618:	03db      	lsls	r3, r3, #15
 800561a:	d537      	bpl.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800561c:	4b4c      	ldr	r3, [pc, #304]	; (8005750 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800561e:	69db      	ldr	r3, [r3, #28]
 8005620:	00db      	lsls	r3, r3, #3
 8005622:	d467      	bmi.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005624:	4a4a      	ldr	r2, [pc, #296]	; (8005750 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8005626:	69d1      	ldr	r1, [r2, #28]
 8005628:	2080      	movs	r0, #128	; 0x80
 800562a:	0540      	lsls	r0, r0, #21
 800562c:	4301      	orrs	r1, r0
 800562e:	61d1      	str	r1, [r2, #28]
 8005630:	69d3      	ldr	r3, [r2, #28]
 8005632:	4003      	ands	r3, r0
 8005634:	9301      	str	r3, [sp, #4]
 8005636:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005638:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800563a:	4b46      	ldr	r3, [pc, #280]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	05db      	lsls	r3, r3, #23
 8005640:	d55a      	bpl.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005642:	4b43      	ldr	r3, [pc, #268]	; (8005750 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8005644:	6a1a      	ldr	r2, [r3, #32]
 8005646:	23c0      	movs	r3, #192	; 0xc0
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	0011      	movs	r1, r2
 800564c:	4019      	ands	r1, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800564e:	421a      	tst	r2, r3
 8005650:	d013      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8005652:	6862      	ldr	r2, [r4, #4]
 8005654:	4013      	ands	r3, r2
 8005656:	428b      	cmp	r3, r1
 8005658:	d00f      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800565a:	4b3d      	ldr	r3, [pc, #244]	; (8005750 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800565c:	6a18      	ldr	r0, [r3, #32]
 800565e:	4a3e      	ldr	r2, [pc, #248]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8005660:	4002      	ands	r2, r0
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005662:	6a1e      	ldr	r6, [r3, #32]
 8005664:	2180      	movs	r1, #128	; 0x80
 8005666:	0249      	lsls	r1, r1, #9
 8005668:	4331      	orrs	r1, r6
 800566a:	6219      	str	r1, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800566c:	6a19      	ldr	r1, [r3, #32]
 800566e:	4e3b      	ldr	r6, [pc, #236]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005670:	4031      	ands	r1, r6
 8005672:	6219      	str	r1, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005674:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005676:	07c3      	lsls	r3, r0, #31
 8005678:	d452      	bmi.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x110>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800567a:	4a35      	ldr	r2, [pc, #212]	; (8005750 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800567c:	6a13      	ldr	r3, [r2, #32]
 800567e:	4936      	ldr	r1, [pc, #216]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8005680:	400b      	ands	r3, r1
 8005682:	6861      	ldr	r1, [r4, #4]
 8005684:	430b      	orrs	r3, r1
 8005686:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005688:	2d01      	cmp	r5, #1
 800568a:	d058      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x12e>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800568c:	6823      	ldr	r3, [r4, #0]
 800568e:	07db      	lsls	r3, r3, #31
 8005690:	d506      	bpl.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005692:	4a2f      	ldr	r2, [pc, #188]	; (8005750 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8005694:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005696:	2103      	movs	r1, #3
 8005698:	438b      	bics	r3, r1
 800569a:	68a1      	ldr	r1, [r4, #8]
 800569c:	430b      	orrs	r3, r1
 800569e:	6313      	str	r3, [r2, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056a0:	6823      	ldr	r3, [r4, #0]
 80056a2:	079b      	lsls	r3, r3, #30
 80056a4:	d506      	bpl.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056a6:	4a2a      	ldr	r2, [pc, #168]	; (8005750 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80056a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80056aa:	492d      	ldr	r1, [pc, #180]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80056ac:	400b      	ands	r3, r1
 80056ae:	68e1      	ldr	r1, [r4, #12]
 80056b0:	430b      	orrs	r3, r1
 80056b2:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056b4:	6823      	ldr	r3, [r4, #0]
 80056b6:	069b      	lsls	r3, r3, #26
 80056b8:	d506      	bpl.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056ba:	4a25      	ldr	r2, [pc, #148]	; (8005750 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80056bc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80056be:	2110      	movs	r1, #16
 80056c0:	438b      	bics	r3, r1
 80056c2:	6921      	ldr	r1, [r4, #16]
 80056c4:	430b      	orrs	r3, r1
 80056c6:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80056c8:	6823      	ldr	r3, [r4, #0]
 80056ca:	039b      	lsls	r3, r3, #14
 80056cc:	d506      	bpl.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056ce:	4a20      	ldr	r2, [pc, #128]	; (8005750 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80056d0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80056d2:	2180      	movs	r1, #128	; 0x80
 80056d4:	438b      	bics	r3, r1
 80056d6:	69a1      	ldr	r1, [r4, #24]
 80056d8:	430b      	orrs	r3, r1
 80056da:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80056dc:	6823      	ldr	r3, [r4, #0]
 80056de:	055b      	lsls	r3, r3, #21
 80056e0:	d532      	bpl.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80056e2:	4a1b      	ldr	r2, [pc, #108]	; (8005750 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80056e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80056e6:	2140      	movs	r1, #64	; 0x40
 80056e8:	438b      	bics	r3, r1
 80056ea:	6961      	ldr	r1, [r4, #20]
 80056ec:	430b      	orrs	r3, r1
 80056ee:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80056f0:	2000      	movs	r0, #0
 80056f2:	e02a      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    FlagStatus       pwrclkchanged = RESET;
 80056f4:	2500      	movs	r5, #0
 80056f6:	e7a0      	b.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056f8:	4a16      	ldr	r2, [pc, #88]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80056fa:	6811      	ldr	r1, [r2, #0]
 80056fc:	2380      	movs	r3, #128	; 0x80
 80056fe:	005b      	lsls	r3, r3, #1
 8005700:	430b      	orrs	r3, r1
 8005702:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8005704:	f7fe fa74 	bl	8003bf0 <HAL_GetTick>
 8005708:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800570a:	4b12      	ldr	r3, [pc, #72]	; (8005754 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	05db      	lsls	r3, r3, #23
 8005710:	d497      	bmi.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x32>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005712:	f7fe fa6d 	bl	8003bf0 <HAL_GetTick>
 8005716:	1b80      	subs	r0, r0, r6
 8005718:	2864      	cmp	r0, #100	; 0x64
 800571a:	d9f6      	bls.n	800570a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          return HAL_TIMEOUT;
 800571c:	2003      	movs	r0, #3
 800571e:	e014      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8005720:	f7fe fa66 	bl	8003bf0 <HAL_GetTick>
 8005724:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005726:	4b0a      	ldr	r3, [pc, #40]	; (8005750 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8005728:	6a1b      	ldr	r3, [r3, #32]
 800572a:	079b      	lsls	r3, r3, #30
 800572c:	d4a5      	bmi.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800572e:	f7fe fa5f 	bl	8003bf0 <HAL_GetTick>
 8005732:	1b80      	subs	r0, r0, r6
 8005734:	4b0b      	ldr	r3, [pc, #44]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005736:	4298      	cmp	r0, r3
 8005738:	d9f5      	bls.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x116>
            return HAL_TIMEOUT;
 800573a:	2003      	movs	r0, #3
 800573c:	e005      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x13a>
      __HAL_RCC_PWR_CLK_DISABLE();
 800573e:	69d3      	ldr	r3, [r2, #28]
 8005740:	4909      	ldr	r1, [pc, #36]	; (8005768 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8005742:	400b      	ands	r3, r1
 8005744:	61d3      	str	r3, [r2, #28]
 8005746:	e7a1      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 8005748:	2000      	movs	r0, #0
}
 800574a:	b002      	add	sp, #8
 800574c:	bd70      	pop	{r4, r5, r6, pc}
 800574e:	46c0      	nop			; (mov r8, r8)
 8005750:	40021000 	.word	0x40021000
 8005754:	40007000 	.word	0x40007000
 8005758:	fffffcff 	.word	0xfffffcff
 800575c:	fffeffff 	.word	0xfffeffff
 8005760:	fffcffff 	.word	0xfffcffff
 8005764:	00001388 	.word	0x00001388
 8005768:	efffffff 	.word	0xefffffff

0800576c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800576c:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800576e:	6a03      	ldr	r3, [r0, #32]
 8005770:	2201      	movs	r2, #1
 8005772:	4393      	bics	r3, r2
 8005774:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005776:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005778:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800577a:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800577c:	2573      	movs	r5, #115	; 0x73
 800577e:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005780:	680d      	ldr	r5, [r1, #0]
 8005782:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005784:	2502      	movs	r5, #2
 8005786:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005788:	688d      	ldr	r5, [r1, #8]
 800578a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800578c:	4d14      	ldr	r5, [pc, #80]	; (80057e0 <TIM_OC1_SetConfig+0x74>)
 800578e:	42a8      	cmp	r0, r5
 8005790:	d008      	beq.n	80057a4 <TIM_OC1_SetConfig+0x38>
 8005792:	4d14      	ldr	r5, [pc, #80]	; (80057e4 <TIM_OC1_SetConfig+0x78>)
 8005794:	42a8      	cmp	r0, r5
 8005796:	d005      	beq.n	80057a4 <TIM_OC1_SetConfig+0x38>
 8005798:	4d13      	ldr	r5, [pc, #76]	; (80057e8 <TIM_OC1_SetConfig+0x7c>)
 800579a:	42a8      	cmp	r0, r5
 800579c:	d002      	beq.n	80057a4 <TIM_OC1_SetConfig+0x38>
 800579e:	4d13      	ldr	r5, [pc, #76]	; (80057ec <TIM_OC1_SetConfig+0x80>)
 80057a0:	42a8      	cmp	r0, r5
 80057a2:	d105      	bne.n	80057b0 <TIM_OC1_SetConfig+0x44>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057a4:	2508      	movs	r5, #8
 80057a6:	43ab      	bics	r3, r5
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057a8:	68cd      	ldr	r5, [r1, #12]
 80057aa:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057ac:	2504      	movs	r5, #4
 80057ae:	43ab      	bics	r3, r5
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057b0:	4d0b      	ldr	r5, [pc, #44]	; (80057e0 <TIM_OC1_SetConfig+0x74>)
 80057b2:	42a8      	cmp	r0, r5
 80057b4:	d008      	beq.n	80057c8 <TIM_OC1_SetConfig+0x5c>
 80057b6:	4d0b      	ldr	r5, [pc, #44]	; (80057e4 <TIM_OC1_SetConfig+0x78>)
 80057b8:	42a8      	cmp	r0, r5
 80057ba:	d005      	beq.n	80057c8 <TIM_OC1_SetConfig+0x5c>
 80057bc:	4d0a      	ldr	r5, [pc, #40]	; (80057e8 <TIM_OC1_SetConfig+0x7c>)
 80057be:	42a8      	cmp	r0, r5
 80057c0:	d002      	beq.n	80057c8 <TIM_OC1_SetConfig+0x5c>
 80057c2:	4d0a      	ldr	r5, [pc, #40]	; (80057ec <TIM_OC1_SetConfig+0x80>)
 80057c4:	42a8      	cmp	r0, r5
 80057c6:	d105      	bne.n	80057d4 <TIM_OC1_SetConfig+0x68>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057c8:	4d09      	ldr	r5, [pc, #36]	; (80057f0 <TIM_OC1_SetConfig+0x84>)
 80057ca:	402a      	ands	r2, r5
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80057cc:	694d      	ldr	r5, [r1, #20]
 80057ce:	432a      	orrs	r2, r5
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80057d0:	698d      	ldr	r5, [r1, #24]
 80057d2:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057d4:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057d6:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80057d8:	684a      	ldr	r2, [r1, #4]
 80057da:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057dc:	6203      	str	r3, [r0, #32]
}
 80057de:	bd30      	pop	{r4, r5, pc}
 80057e0:	40012c00 	.word	0x40012c00
 80057e4:	40014000 	.word	0x40014000
 80057e8:	40014400 	.word	0x40014400
 80057ec:	40014800 	.word	0x40014800
 80057f0:	fffffcff 	.word	0xfffffcff

080057f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057f4:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057f6:	6a03      	ldr	r3, [r0, #32]
 80057f8:	4a19      	ldr	r2, [pc, #100]	; (8005860 <TIM_OC3_SetConfig+0x6c>)
 80057fa:	4013      	ands	r3, r2
 80057fc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057fe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005800:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005802:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005804:	2573      	movs	r5, #115	; 0x73
 8005806:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005808:	680e      	ldr	r6, [r1, #0]
 800580a:	4326      	orrs	r6, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800580c:	4c15      	ldr	r4, [pc, #84]	; (8005864 <TIM_OC3_SetConfig+0x70>)
 800580e:	4023      	ands	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005810:	688c      	ldr	r4, [r1, #8]
 8005812:	0224      	lsls	r4, r4, #8
 8005814:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005816:	4c14      	ldr	r4, [pc, #80]	; (8005868 <TIM_OC3_SetConfig+0x74>)
 8005818:	42a0      	cmp	r0, r4
 800581a:	d019      	beq.n	8005850 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800581c:	4c12      	ldr	r4, [pc, #72]	; (8005868 <TIM_OC3_SetConfig+0x74>)
 800581e:	42a0      	cmp	r0, r4
 8005820:	d008      	beq.n	8005834 <TIM_OC3_SetConfig+0x40>
 8005822:	4c12      	ldr	r4, [pc, #72]	; (800586c <TIM_OC3_SetConfig+0x78>)
 8005824:	42a0      	cmp	r0, r4
 8005826:	d005      	beq.n	8005834 <TIM_OC3_SetConfig+0x40>
 8005828:	4c11      	ldr	r4, [pc, #68]	; (8005870 <TIM_OC3_SetConfig+0x7c>)
 800582a:	42a0      	cmp	r0, r4
 800582c:	d002      	beq.n	8005834 <TIM_OC3_SetConfig+0x40>
 800582e:	4c11      	ldr	r4, [pc, #68]	; (8005874 <TIM_OC3_SetConfig+0x80>)
 8005830:	42a0      	cmp	r0, r4
 8005832:	d107      	bne.n	8005844 <TIM_OC3_SetConfig+0x50>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005834:	4c10      	ldr	r4, [pc, #64]	; (8005878 <TIM_OC3_SetConfig+0x84>)
 8005836:	4014      	ands	r4, r2
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005838:	694a      	ldr	r2, [r1, #20]
 800583a:	0112      	lsls	r2, r2, #4
 800583c:	4322      	orrs	r2, r4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800583e:	698c      	ldr	r4, [r1, #24]
 8005840:	0125      	lsls	r5, r4, #4
 8005842:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005844:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005846:	61c6      	str	r6, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005848:	684a      	ldr	r2, [r1, #4]
 800584a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800584c:	6203      	str	r3, [r0, #32]
}
 800584e:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 8005850:	4c0a      	ldr	r4, [pc, #40]	; (800587c <TIM_OC3_SetConfig+0x88>)
 8005852:	401c      	ands	r4, r3
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005854:	68cb      	ldr	r3, [r1, #12]
 8005856:	021b      	lsls	r3, r3, #8
 8005858:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC3NE;
 800585a:	4c09      	ldr	r4, [pc, #36]	; (8005880 <TIM_OC3_SetConfig+0x8c>)
 800585c:	4023      	ands	r3, r4
 800585e:	e7dd      	b.n	800581c <TIM_OC3_SetConfig+0x28>
 8005860:	fffffeff 	.word	0xfffffeff
 8005864:	fffffdff 	.word	0xfffffdff
 8005868:	40012c00 	.word	0x40012c00
 800586c:	40014000 	.word	0x40014000
 8005870:	40014400 	.word	0x40014400
 8005874:	40014800 	.word	0x40014800
 8005878:	ffffcfff 	.word	0xffffcfff
 800587c:	fffff7ff 	.word	0xfffff7ff
 8005880:	fffffbff 	.word	0xfffffbff

08005884 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005884:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005886:	6a03      	ldr	r3, [r0, #32]
 8005888:	4a13      	ldr	r2, [pc, #76]	; (80058d8 <TIM_OC4_SetConfig+0x54>)
 800588a:	4013      	ands	r3, r2
 800588c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800588e:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005890:	6843      	ldr	r3, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005892:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005894:	4d11      	ldr	r5, [pc, #68]	; (80058dc <TIM_OC4_SetConfig+0x58>)
 8005896:	402c      	ands	r4, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005898:	680d      	ldr	r5, [r1, #0]
 800589a:	022d      	lsls	r5, r5, #8
 800589c:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800589e:	4d10      	ldr	r5, [pc, #64]	; (80058e0 <TIM_OC4_SetConfig+0x5c>)
 80058a0:	4015      	ands	r5, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058a2:	688a      	ldr	r2, [r1, #8]
 80058a4:	0312      	lsls	r2, r2, #12
 80058a6:	432a      	orrs	r2, r5

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058a8:	4d0e      	ldr	r5, [pc, #56]	; (80058e4 <TIM_OC4_SetConfig+0x60>)
 80058aa:	42a8      	cmp	r0, r5
 80058ac:	d008      	beq.n	80058c0 <TIM_OC4_SetConfig+0x3c>
 80058ae:	4d0e      	ldr	r5, [pc, #56]	; (80058e8 <TIM_OC4_SetConfig+0x64>)
 80058b0:	42a8      	cmp	r0, r5
 80058b2:	d005      	beq.n	80058c0 <TIM_OC4_SetConfig+0x3c>
 80058b4:	4d0d      	ldr	r5, [pc, #52]	; (80058ec <TIM_OC4_SetConfig+0x68>)
 80058b6:	42a8      	cmp	r0, r5
 80058b8:	d002      	beq.n	80058c0 <TIM_OC4_SetConfig+0x3c>
 80058ba:	4d0d      	ldr	r5, [pc, #52]	; (80058f0 <TIM_OC4_SetConfig+0x6c>)
 80058bc:	42a8      	cmp	r0, r5
 80058be:	d104      	bne.n	80058ca <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058c0:	4d0c      	ldr	r5, [pc, #48]	; (80058f4 <TIM_OC4_SetConfig+0x70>)
 80058c2:	402b      	ands	r3, r5

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058c4:	694d      	ldr	r5, [r1, #20]
 80058c6:	01ad      	lsls	r5, r5, #6
 80058c8:	432b      	orrs	r3, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058ca:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058cc:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058ce:	684b      	ldr	r3, [r1, #4]
 80058d0:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058d2:	6202      	str	r2, [r0, #32]
}
 80058d4:	bd30      	pop	{r4, r5, pc}
 80058d6:	46c0      	nop			; (mov r8, r8)
 80058d8:	ffffefff 	.word	0xffffefff
 80058dc:	ffff8cff 	.word	0xffff8cff
 80058e0:	ffffdfff 	.word	0xffffdfff
 80058e4:	40012c00 	.word	0x40012c00
 80058e8:	40014000 	.word	0x40014000
 80058ec:	40014400 	.word	0x40014400
 80058f0:	40014800 	.word	0x40014800
 80058f4:	ffffbfff 	.word	0xffffbfff

080058f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058f8:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058fa:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058fc:	6a04      	ldr	r4, [r0, #32]
 80058fe:	2501      	movs	r5, #1
 8005900:	43ac      	bics	r4, r5
 8005902:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005904:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005906:	35ef      	adds	r5, #239	; 0xef
 8005908:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800590a:	0112      	lsls	r2, r2, #4
 800590c:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800590e:	240a      	movs	r4, #10
 8005910:	43a3      	bics	r3, r4
  tmpccer |= TIM_ICPolarity;
 8005912:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005914:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005916:	6203      	str	r3, [r0, #32]
}
 8005918:	bd30      	pop	{r4, r5, pc}
	...

0800591c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800591c:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800591e:	6a03      	ldr	r3, [r0, #32]
 8005920:	2410      	movs	r4, #16
 8005922:	43a3      	bics	r3, r4
 8005924:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005926:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8005928:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800592a:	4d05      	ldr	r5, [pc, #20]	; (8005940 <TIM_TI2_ConfigInputStage+0x24>)
 800592c:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800592e:	0312      	lsls	r2, r2, #12
 8005930:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005932:	24a0      	movs	r4, #160	; 0xa0
 8005934:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8005936:	0109      	lsls	r1, r1, #4
 8005938:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800593a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800593c:	6201      	str	r1, [r0, #32]
}
 800593e:	bd30      	pop	{r4, r5, pc}
 8005940:	ffff0fff 	.word	0xffff0fff

08005944 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005944:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005946:	2270      	movs	r2, #112	; 0x70
 8005948:	4393      	bics	r3, r2
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800594a:	430b      	orrs	r3, r1
 800594c:	2107      	movs	r1, #7
 800594e:	430b      	orrs	r3, r1
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005950:	6083      	str	r3, [r0, #8]
}
 8005952:	4770      	bx	lr

08005954 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005954:	233d      	movs	r3, #61	; 0x3d
 8005956:	5cc3      	ldrb	r3, [r0, r3]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d126      	bne.n	80059aa <HAL_TIM_Base_Start_IT+0x56>
  htim->State = HAL_TIM_STATE_BUSY;
 800595c:	333c      	adds	r3, #60	; 0x3c
 800595e:	2202      	movs	r2, #2
 8005960:	54c2      	strb	r2, [r0, r3]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005962:	6802      	ldr	r2, [r0, #0]
 8005964:	68d3      	ldr	r3, [r2, #12]
 8005966:	2101      	movs	r1, #1
 8005968:	430b      	orrs	r3, r1
 800596a:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800596c:	6803      	ldr	r3, [r0, #0]
 800596e:	4a11      	ldr	r2, [pc, #68]	; (80059b4 <HAL_TIM_Base_Start_IT+0x60>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d00f      	beq.n	8005994 <HAL_TIM_Base_Start_IT+0x40>
 8005974:	2280      	movs	r2, #128	; 0x80
 8005976:	05d2      	lsls	r2, r2, #23
 8005978:	4293      	cmp	r3, r2
 800597a:	d00b      	beq.n	8005994 <HAL_TIM_Base_Start_IT+0x40>
 800597c:	4a0e      	ldr	r2, [pc, #56]	; (80059b8 <HAL_TIM_Base_Start_IT+0x64>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d008      	beq.n	8005994 <HAL_TIM_Base_Start_IT+0x40>
 8005982:	4a0e      	ldr	r2, [pc, #56]	; (80059bc <HAL_TIM_Base_Start_IT+0x68>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d005      	beq.n	8005994 <HAL_TIM_Base_Start_IT+0x40>
    __HAL_TIM_ENABLE(htim);
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	2101      	movs	r1, #1
 800598c:	430a      	orrs	r2, r1
 800598e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005990:	2000      	movs	r0, #0
 8005992:	e00b      	b.n	80059ac <HAL_TIM_Base_Start_IT+0x58>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005994:	6899      	ldr	r1, [r3, #8]
 8005996:	2207      	movs	r2, #7
 8005998:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800599a:	2a06      	cmp	r2, #6
 800599c:	d007      	beq.n	80059ae <HAL_TIM_Base_Start_IT+0x5a>
      __HAL_TIM_ENABLE(htim);
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	2101      	movs	r1, #1
 80059a2:	430a      	orrs	r2, r1
 80059a4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80059a6:	2000      	movs	r0, #0
 80059a8:	e000      	b.n	80059ac <HAL_TIM_Base_Start_IT+0x58>
    return HAL_ERROR;
 80059aa:	2001      	movs	r0, #1
}
 80059ac:	4770      	bx	lr
  return HAL_OK;
 80059ae:	2000      	movs	r0, #0
 80059b0:	e7fc      	b.n	80059ac <HAL_TIM_Base_Start_IT+0x58>
 80059b2:	46c0      	nop			; (mov r8, r8)
 80059b4:	40012c00 	.word	0x40012c00
 80059b8:	40000400 	.word	0x40000400
 80059bc:	40014000 	.word	0x40014000

080059c0 <HAL_TIM_PWM_MspInit>:
}
 80059c0:	4770      	bx	lr

080059c2 <HAL_TIM_OC_DelayElapsedCallback>:
}
 80059c2:	4770      	bx	lr

080059c4 <HAL_TIM_IC_CaptureCallback>:
}
 80059c4:	4770      	bx	lr

080059c6 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80059c6:	4770      	bx	lr

080059c8 <HAL_TIM_TriggerCallback>:
}
 80059c8:	4770      	bx	lr

080059ca <HAL_TIM_IRQHandler>:
{
 80059ca:	b510      	push	{r4, lr}
 80059cc:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80059ce:	6803      	ldr	r3, [r0, #0]
 80059d0:	691a      	ldr	r2, [r3, #16]
 80059d2:	0792      	lsls	r2, r2, #30
 80059d4:	d50f      	bpl.n	80059f6 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059d6:	68da      	ldr	r2, [r3, #12]
 80059d8:	0792      	lsls	r2, r2, #30
 80059da:	d50c      	bpl.n	80059f6 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059dc:	2203      	movs	r2, #3
 80059de:	4252      	negs	r2, r2
 80059e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059e2:	2301      	movs	r3, #1
 80059e4:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059e6:	6803      	ldr	r3, [r0, #0]
 80059e8:	699b      	ldr	r3, [r3, #24]
 80059ea:	079b      	lsls	r3, r3, #30
 80059ec:	d063      	beq.n	8005ab6 <HAL_TIM_IRQHandler+0xec>
          HAL_TIM_IC_CaptureCallback(htim);
 80059ee:	f7ff ffe9 	bl	80059c4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059f2:	2300      	movs	r3, #0
 80059f4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059f6:	6823      	ldr	r3, [r4, #0]
 80059f8:	691a      	ldr	r2, [r3, #16]
 80059fa:	0752      	lsls	r2, r2, #29
 80059fc:	d512      	bpl.n	8005a24 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80059fe:	68da      	ldr	r2, [r3, #12]
 8005a00:	0752      	lsls	r2, r2, #29
 8005a02:	d50f      	bpl.n	8005a24 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a04:	2205      	movs	r2, #5
 8005a06:	4252      	negs	r2, r2
 8005a08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a0a:	2302      	movs	r3, #2
 8005a0c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	699a      	ldr	r2, [r3, #24]
 8005a12:	23c0      	movs	r3, #192	; 0xc0
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	421a      	tst	r2, r3
 8005a18:	d053      	beq.n	8005ac2 <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 8005a1a:	0020      	movs	r0, r4
 8005a1c:	f7ff ffd2 	bl	80059c4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a20:	2300      	movs	r3, #0
 8005a22:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a24:	6823      	ldr	r3, [r4, #0]
 8005a26:	691a      	ldr	r2, [r3, #16]
 8005a28:	0712      	lsls	r2, r2, #28
 8005a2a:	d510      	bpl.n	8005a4e <HAL_TIM_IRQHandler+0x84>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a2c:	68da      	ldr	r2, [r3, #12]
 8005a2e:	0712      	lsls	r2, r2, #28
 8005a30:	d50d      	bpl.n	8005a4e <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a32:	2209      	movs	r2, #9
 8005a34:	4252      	negs	r2, r2
 8005a36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a38:	2304      	movs	r3, #4
 8005a3a:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a3c:	6823      	ldr	r3, [r4, #0]
 8005a3e:	69db      	ldr	r3, [r3, #28]
 8005a40:	079b      	lsls	r3, r3, #30
 8005a42:	d045      	beq.n	8005ad0 <HAL_TIM_IRQHandler+0x106>
        HAL_TIM_IC_CaptureCallback(htim);
 8005a44:	0020      	movs	r0, r4
 8005a46:	f7ff ffbd 	bl	80059c4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a4e:	6823      	ldr	r3, [r4, #0]
 8005a50:	691a      	ldr	r2, [r3, #16]
 8005a52:	06d2      	lsls	r2, r2, #27
 8005a54:	d512      	bpl.n	8005a7c <HAL_TIM_IRQHandler+0xb2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a56:	68da      	ldr	r2, [r3, #12]
 8005a58:	06d2      	lsls	r2, r2, #27
 8005a5a:	d50f      	bpl.n	8005a7c <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a5c:	2211      	movs	r2, #17
 8005a5e:	4252      	negs	r2, r2
 8005a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a62:	2308      	movs	r3, #8
 8005a64:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a66:	6823      	ldr	r3, [r4, #0]
 8005a68:	69da      	ldr	r2, [r3, #28]
 8005a6a:	23c0      	movs	r3, #192	; 0xc0
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	421a      	tst	r2, r3
 8005a70:	d035      	beq.n	8005ade <HAL_TIM_IRQHandler+0x114>
        HAL_TIM_IC_CaptureCallback(htim);
 8005a72:	0020      	movs	r0, r4
 8005a74:	f7ff ffa6 	bl	80059c4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a7c:	6823      	ldr	r3, [r4, #0]
 8005a7e:	691a      	ldr	r2, [r3, #16]
 8005a80:	07d2      	lsls	r2, r2, #31
 8005a82:	d502      	bpl.n	8005a8a <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a84:	68da      	ldr	r2, [r3, #12]
 8005a86:	07d2      	lsls	r2, r2, #31
 8005a88:	d430      	bmi.n	8005aec <HAL_TIM_IRQHandler+0x122>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a8a:	6823      	ldr	r3, [r4, #0]
 8005a8c:	691a      	ldr	r2, [r3, #16]
 8005a8e:	0612      	lsls	r2, r2, #24
 8005a90:	d502      	bpl.n	8005a98 <HAL_TIM_IRQHandler+0xce>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a92:	68da      	ldr	r2, [r3, #12]
 8005a94:	0612      	lsls	r2, r2, #24
 8005a96:	d430      	bmi.n	8005afa <HAL_TIM_IRQHandler+0x130>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a98:	6823      	ldr	r3, [r4, #0]
 8005a9a:	691a      	ldr	r2, [r3, #16]
 8005a9c:	0652      	lsls	r2, r2, #25
 8005a9e:	d502      	bpl.n	8005aa6 <HAL_TIM_IRQHandler+0xdc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005aa0:	68da      	ldr	r2, [r3, #12]
 8005aa2:	0652      	lsls	r2, r2, #25
 8005aa4:	d430      	bmi.n	8005b08 <HAL_TIM_IRQHandler+0x13e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005aa6:	6823      	ldr	r3, [r4, #0]
 8005aa8:	691a      	ldr	r2, [r3, #16]
 8005aaa:	0692      	lsls	r2, r2, #26
 8005aac:	d502      	bpl.n	8005ab4 <HAL_TIM_IRQHandler+0xea>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005aae:	68da      	ldr	r2, [r3, #12]
 8005ab0:	0692      	lsls	r2, r2, #26
 8005ab2:	d430      	bmi.n	8005b16 <HAL_TIM_IRQHandler+0x14c>
}
 8005ab4:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ab6:	f7ff ff84 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aba:	0020      	movs	r0, r4
 8005abc:	f7ff ff83 	bl	80059c6 <HAL_TIM_PWM_PulseFinishedCallback>
 8005ac0:	e797      	b.n	80059f2 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ac2:	0020      	movs	r0, r4
 8005ac4:	f7ff ff7d 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ac8:	0020      	movs	r0, r4
 8005aca:	f7ff ff7c 	bl	80059c6 <HAL_TIM_PWM_PulseFinishedCallback>
 8005ace:	e7a7      	b.n	8005a20 <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ad0:	0020      	movs	r0, r4
 8005ad2:	f7ff ff76 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad6:	0020      	movs	r0, r4
 8005ad8:	f7ff ff75 	bl	80059c6 <HAL_TIM_PWM_PulseFinishedCallback>
 8005adc:	e7b5      	b.n	8005a4a <HAL_TIM_IRQHandler+0x80>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ade:	0020      	movs	r0, r4
 8005ae0:	f7ff ff6f 	bl	80059c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ae4:	0020      	movs	r0, r4
 8005ae6:	f7ff ff6e 	bl	80059c6 <HAL_TIM_PWM_PulseFinishedCallback>
 8005aea:	e7c5      	b.n	8005a78 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005aec:	2202      	movs	r2, #2
 8005aee:	4252      	negs	r2, r2
 8005af0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005af2:	0020      	movs	r0, r4
 8005af4:	f7fd fbf8 	bl	80032e8 <HAL_TIM_PeriodElapsedCallback>
 8005af8:	e7c7      	b.n	8005a8a <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005afa:	2281      	movs	r2, #129	; 0x81
 8005afc:	4252      	negs	r2, r2
 8005afe:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005b00:	0020      	movs	r0, r4
 8005b02:	f000 fc14 	bl	800632e <HAL_TIMEx_BreakCallback>
 8005b06:	e7c7      	b.n	8005a98 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b08:	2241      	movs	r2, #65	; 0x41
 8005b0a:	4252      	negs	r2, r2
 8005b0c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005b0e:	0020      	movs	r0, r4
 8005b10:	f7ff ff5a 	bl	80059c8 <HAL_TIM_TriggerCallback>
 8005b14:	e7c7      	b.n	8005aa6 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b16:	2221      	movs	r2, #33	; 0x21
 8005b18:	4252      	negs	r2, r2
 8005b1a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005b1c:	0020      	movs	r0, r4
 8005b1e:	f000 fc05 	bl	800632c <HAL_TIMEx_CommutCallback>
}
 8005b22:	e7c7      	b.n	8005ab4 <HAL_TIM_IRQHandler+0xea>

08005b24 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8005b24:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b26:	4a21      	ldr	r2, [pc, #132]	; (8005bac <TIM_Base_SetConfig+0x88>)
 8005b28:	4290      	cmp	r0, r2
 8005b2a:	d006      	beq.n	8005b3a <TIM_Base_SetConfig+0x16>
 8005b2c:	2280      	movs	r2, #128	; 0x80
 8005b2e:	05d2      	lsls	r2, r2, #23
 8005b30:	4290      	cmp	r0, r2
 8005b32:	d002      	beq.n	8005b3a <TIM_Base_SetConfig+0x16>
 8005b34:	4a1e      	ldr	r2, [pc, #120]	; (8005bb0 <TIM_Base_SetConfig+0x8c>)
 8005b36:	4290      	cmp	r0, r2
 8005b38:	d103      	bne.n	8005b42 <TIM_Base_SetConfig+0x1e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b3a:	2270      	movs	r2, #112	; 0x70
 8005b3c:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8005b3e:	684a      	ldr	r2, [r1, #4]
 8005b40:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b42:	4a1a      	ldr	r2, [pc, #104]	; (8005bac <TIM_Base_SetConfig+0x88>)
 8005b44:	4290      	cmp	r0, r2
 8005b46:	d012      	beq.n	8005b6e <TIM_Base_SetConfig+0x4a>
 8005b48:	2280      	movs	r2, #128	; 0x80
 8005b4a:	05d2      	lsls	r2, r2, #23
 8005b4c:	4290      	cmp	r0, r2
 8005b4e:	d00e      	beq.n	8005b6e <TIM_Base_SetConfig+0x4a>
 8005b50:	4a17      	ldr	r2, [pc, #92]	; (8005bb0 <TIM_Base_SetConfig+0x8c>)
 8005b52:	4290      	cmp	r0, r2
 8005b54:	d00b      	beq.n	8005b6e <TIM_Base_SetConfig+0x4a>
 8005b56:	4a17      	ldr	r2, [pc, #92]	; (8005bb4 <TIM_Base_SetConfig+0x90>)
 8005b58:	4290      	cmp	r0, r2
 8005b5a:	d008      	beq.n	8005b6e <TIM_Base_SetConfig+0x4a>
 8005b5c:	4a16      	ldr	r2, [pc, #88]	; (8005bb8 <TIM_Base_SetConfig+0x94>)
 8005b5e:	4290      	cmp	r0, r2
 8005b60:	d005      	beq.n	8005b6e <TIM_Base_SetConfig+0x4a>
 8005b62:	4a16      	ldr	r2, [pc, #88]	; (8005bbc <TIM_Base_SetConfig+0x98>)
 8005b64:	4290      	cmp	r0, r2
 8005b66:	d002      	beq.n	8005b6e <TIM_Base_SetConfig+0x4a>
 8005b68:	4a15      	ldr	r2, [pc, #84]	; (8005bc0 <TIM_Base_SetConfig+0x9c>)
 8005b6a:	4290      	cmp	r0, r2
 8005b6c:	d103      	bne.n	8005b76 <TIM_Base_SetConfig+0x52>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b6e:	4a15      	ldr	r2, [pc, #84]	; (8005bc4 <TIM_Base_SetConfig+0xa0>)
 8005b70:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b72:	68ca      	ldr	r2, [r1, #12]
 8005b74:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b76:	2280      	movs	r2, #128	; 0x80
 8005b78:	4393      	bics	r3, r2
 8005b7a:	694a      	ldr	r2, [r1, #20]
 8005b7c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005b7e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b80:	688b      	ldr	r3, [r1, #8]
 8005b82:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005b84:	680b      	ldr	r3, [r1, #0]
 8005b86:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b88:	4b08      	ldr	r3, [pc, #32]	; (8005bac <TIM_Base_SetConfig+0x88>)
 8005b8a:	4298      	cmp	r0, r3
 8005b8c:	d008      	beq.n	8005ba0 <TIM_Base_SetConfig+0x7c>
 8005b8e:	4b0a      	ldr	r3, [pc, #40]	; (8005bb8 <TIM_Base_SetConfig+0x94>)
 8005b90:	4298      	cmp	r0, r3
 8005b92:	d005      	beq.n	8005ba0 <TIM_Base_SetConfig+0x7c>
 8005b94:	4b09      	ldr	r3, [pc, #36]	; (8005bbc <TIM_Base_SetConfig+0x98>)
 8005b96:	4298      	cmp	r0, r3
 8005b98:	d002      	beq.n	8005ba0 <TIM_Base_SetConfig+0x7c>
 8005b9a:	4b09      	ldr	r3, [pc, #36]	; (8005bc0 <TIM_Base_SetConfig+0x9c>)
 8005b9c:	4298      	cmp	r0, r3
 8005b9e:	d101      	bne.n	8005ba4 <TIM_Base_SetConfig+0x80>
    TIMx->RCR = Structure->RepetitionCounter;
 8005ba0:	690b      	ldr	r3, [r1, #16]
 8005ba2:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	6143      	str	r3, [r0, #20]
}
 8005ba8:	4770      	bx	lr
 8005baa:	46c0      	nop			; (mov r8, r8)
 8005bac:	40012c00 	.word	0x40012c00
 8005bb0:	40000400 	.word	0x40000400
 8005bb4:	40002000 	.word	0x40002000
 8005bb8:	40014000 	.word	0x40014000
 8005bbc:	40014400 	.word	0x40014400
 8005bc0:	40014800 	.word	0x40014800
 8005bc4:	fffffcff 	.word	0xfffffcff

08005bc8 <HAL_TIM_Base_Init>:
{
 8005bc8:	b570      	push	{r4, r5, r6, lr}
 8005bca:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8005bcc:	d026      	beq.n	8005c1c <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005bce:	233d      	movs	r3, #61	; 0x3d
 8005bd0:	5cc3      	ldrb	r3, [r0, r3]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d01c      	beq.n	8005c10 <HAL_TIM_Base_Init+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 8005bd6:	253d      	movs	r5, #61	; 0x3d
 8005bd8:	2302      	movs	r3, #2
 8005bda:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bdc:	0021      	movs	r1, r4
 8005bde:	c901      	ldmia	r1!, {r0}
 8005be0:	f7ff ffa0 	bl	8005b24 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005be4:	2301      	movs	r3, #1
 8005be6:	2246      	movs	r2, #70	; 0x46
 8005be8:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bea:	3a08      	subs	r2, #8
 8005bec:	54a3      	strb	r3, [r4, r2]
 8005bee:	3201      	adds	r2, #1
 8005bf0:	54a3      	strb	r3, [r4, r2]
 8005bf2:	3201      	adds	r2, #1
 8005bf4:	54a3      	strb	r3, [r4, r2]
 8005bf6:	3201      	adds	r2, #1
 8005bf8:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bfa:	3201      	adds	r2, #1
 8005bfc:	54a3      	strb	r3, [r4, r2]
 8005bfe:	3201      	adds	r2, #1
 8005c00:	54a3      	strb	r3, [r4, r2]
 8005c02:	3201      	adds	r2, #1
 8005c04:	54a3      	strb	r3, [r4, r2]
 8005c06:	3201      	adds	r2, #1
 8005c08:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8005c0a:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8005c0c:	2000      	movs	r0, #0
}
 8005c0e:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8005c10:	333c      	adds	r3, #60	; 0x3c
 8005c12:	2200      	movs	r2, #0
 8005c14:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8005c16:	f7fd fda5 	bl	8003764 <HAL_TIM_Base_MspInit>
 8005c1a:	e7dc      	b.n	8005bd6 <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 8005c1c:	2001      	movs	r0, #1
 8005c1e:	e7f6      	b.n	8005c0e <HAL_TIM_Base_Init+0x46>

08005c20 <HAL_TIM_PWM_Init>:
{
 8005c20:	b570      	push	{r4, r5, r6, lr}
 8005c22:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8005c24:	d026      	beq.n	8005c74 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005c26:	233d      	movs	r3, #61	; 0x3d
 8005c28:	5cc3      	ldrb	r3, [r0, r3]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d01c      	beq.n	8005c68 <HAL_TIM_PWM_Init+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 8005c2e:	253d      	movs	r5, #61	; 0x3d
 8005c30:	2302      	movs	r3, #2
 8005c32:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c34:	0021      	movs	r1, r4
 8005c36:	c901      	ldmia	r1!, {r0}
 8005c38:	f7ff ff74 	bl	8005b24 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	2246      	movs	r2, #70	; 0x46
 8005c40:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c42:	3a08      	subs	r2, #8
 8005c44:	54a3      	strb	r3, [r4, r2]
 8005c46:	3201      	adds	r2, #1
 8005c48:	54a3      	strb	r3, [r4, r2]
 8005c4a:	3201      	adds	r2, #1
 8005c4c:	54a3      	strb	r3, [r4, r2]
 8005c4e:	3201      	adds	r2, #1
 8005c50:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c52:	3201      	adds	r2, #1
 8005c54:	54a3      	strb	r3, [r4, r2]
 8005c56:	3201      	adds	r2, #1
 8005c58:	54a3      	strb	r3, [r4, r2]
 8005c5a:	3201      	adds	r2, #1
 8005c5c:	54a3      	strb	r3, [r4, r2]
 8005c5e:	3201      	adds	r2, #1
 8005c60:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8005c62:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8005c64:	2000      	movs	r0, #0
}
 8005c66:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8005c68:	333c      	adds	r3, #60	; 0x3c
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8005c6e:	f7ff fea7 	bl	80059c0 <HAL_TIM_PWM_MspInit>
 8005c72:	e7dc      	b.n	8005c2e <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 8005c74:	2001      	movs	r0, #1
 8005c76:	e7f6      	b.n	8005c66 <HAL_TIM_PWM_Init+0x46>

08005c78 <HAL_TIM_Encoder_Init>:
{
 8005c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c7a:	46c6      	mov	lr, r8
 8005c7c:	b500      	push	{lr}
 8005c7e:	0004      	movs	r4, r0
 8005c80:	000d      	movs	r5, r1
  if (htim == NULL)
 8005c82:	2800      	cmp	r0, #0
 8005c84:	d04d      	beq.n	8005d22 <HAL_TIM_Encoder_Init+0xaa>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005c86:	233d      	movs	r3, #61	; 0x3d
 8005c88:	5cc3      	ldrb	r3, [r0, r3]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d043      	beq.n	8005d16 <HAL_TIM_Encoder_Init+0x9e>
  htim->State = HAL_TIM_STATE_BUSY;
 8005c8e:	263d      	movs	r6, #61	; 0x3d
 8005c90:	2302      	movs	r3, #2
 8005c92:	55a3      	strb	r3, [r4, r6]
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005c94:	6822      	ldr	r2, [r4, #0]
 8005c96:	6893      	ldr	r3, [r2, #8]
 8005c98:	4923      	ldr	r1, [pc, #140]	; (8005d28 <HAL_TIM_Encoder_Init+0xb0>)
 8005c9a:	400b      	ands	r3, r1
 8005c9c:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c9e:	0021      	movs	r1, r4
 8005ca0:	c901      	ldmia	r1!, {r0}
 8005ca2:	f7ff ff3f 	bl	8005b24 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8005ca6:	6821      	ldr	r1, [r4, #0]
 8005ca8:	6888      	ldr	r0, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8005caa:	698a      	ldr	r2, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8005cac:	6a0f      	ldr	r7, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8005cae:	682b      	ldr	r3, [r5, #0]
 8005cb0:	4318      	orrs	r0, r3
 8005cb2:	4680      	mov	r8, r0
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005cb4:	4b1d      	ldr	r3, [pc, #116]	; (8005d2c <HAL_TIM_Encoder_Init+0xb4>)
 8005cb6:	4013      	ands	r3, r2
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005cb8:	69aa      	ldr	r2, [r5, #24]
 8005cba:	0212      	lsls	r2, r2, #8
 8005cbc:	68a8      	ldr	r0, [r5, #8]
 8005cbe:	4302      	orrs	r2, r0
 8005cc0:	431a      	orrs	r2, r3
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005cc2:	4b1b      	ldr	r3, [pc, #108]	; (8005d30 <HAL_TIM_Encoder_Init+0xb8>)
 8005cc4:	401a      	ands	r2, r3
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005cc6:	69eb      	ldr	r3, [r5, #28]
 8005cc8:	021b      	lsls	r3, r3, #8
 8005cca:	68e8      	ldr	r0, [r5, #12]
 8005ccc:	4303      	orrs	r3, r0
 8005cce:	431a      	orrs	r2, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005cd0:	692b      	ldr	r3, [r5, #16]
 8005cd2:	011b      	lsls	r3, r3, #4
 8005cd4:	6a28      	ldr	r0, [r5, #32]
 8005cd6:	0300      	lsls	r0, r0, #12
 8005cd8:	4303      	orrs	r3, r0
 8005cda:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005cdc:	22aa      	movs	r2, #170	; 0xaa
 8005cde:	4397      	bics	r7, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005ce0:	686a      	ldr	r2, [r5, #4]
 8005ce2:	696d      	ldr	r5, [r5, #20]
 8005ce4:	012d      	lsls	r5, r5, #4
 8005ce6:	432a      	orrs	r2, r5
 8005ce8:	433a      	orrs	r2, r7
  htim->Instance->SMCR = tmpsmcr;
 8005cea:	4640      	mov	r0, r8
 8005cec:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8005cee:	6821      	ldr	r1, [r4, #0]
 8005cf0:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8005cf2:	6823      	ldr	r3, [r4, #0]
 8005cf4:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	2246      	movs	r2, #70	; 0x46
 8005cfa:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cfc:	3a08      	subs	r2, #8
 8005cfe:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d00:	3201      	adds	r2, #1
 8005d02:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d04:	3203      	adds	r2, #3
 8005d06:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d08:	3201      	adds	r2, #1
 8005d0a:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8005d0c:	55a3      	strb	r3, [r4, r6]
  return HAL_OK;
 8005d0e:	2000      	movs	r0, #0
}
 8005d10:	bc80      	pop	{r7}
 8005d12:	46b8      	mov	r8, r7
 8005d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8005d16:	333c      	adds	r3, #60	; 0x3c
 8005d18:	2200      	movs	r2, #0
 8005d1a:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Encoder_MspInit(htim);
 8005d1c:	f7fd fd62 	bl	80037e4 <HAL_TIM_Encoder_MspInit>
 8005d20:	e7b5      	b.n	8005c8e <HAL_TIM_Encoder_Init+0x16>
    return HAL_ERROR;
 8005d22:	2001      	movs	r0, #1
 8005d24:	e7f4      	b.n	8005d10 <HAL_TIM_Encoder_Init+0x98>
 8005d26:	46c0      	nop			; (mov r8, r8)
 8005d28:	ffffbff8 	.word	0xffffbff8
 8005d2c:	fffffcfc 	.word	0xfffffcfc
 8005d30:	ffff0303 	.word	0xffff0303

08005d34 <TIM_OC2_SetConfig>:
{
 8005d34:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d36:	6a03      	ldr	r3, [r0, #32]
 8005d38:	2210      	movs	r2, #16
 8005d3a:	4393      	bics	r3, r2
 8005d3c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8005d3e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005d40:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005d42:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d44:	4d17      	ldr	r5, [pc, #92]	; (8005da4 <TIM_OC2_SetConfig+0x70>)
 8005d46:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d48:	680d      	ldr	r5, [r1, #0]
 8005d4a:	022d      	lsls	r5, r5, #8
 8005d4c:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 8005d4e:	2420      	movs	r4, #32
 8005d50:	43a3      	bics	r3, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d52:	688c      	ldr	r4, [r1, #8]
 8005d54:	0124      	lsls	r4, r4, #4
 8005d56:	4323      	orrs	r3, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d58:	4c13      	ldr	r4, [pc, #76]	; (8005da8 <TIM_OC2_SetConfig+0x74>)
 8005d5a:	42a0      	cmp	r0, r4
 8005d5c:	d019      	beq.n	8005d92 <TIM_OC2_SetConfig+0x5e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d5e:	4c12      	ldr	r4, [pc, #72]	; (8005da8 <TIM_OC2_SetConfig+0x74>)
 8005d60:	42a0      	cmp	r0, r4
 8005d62:	d008      	beq.n	8005d76 <TIM_OC2_SetConfig+0x42>
 8005d64:	4c11      	ldr	r4, [pc, #68]	; (8005dac <TIM_OC2_SetConfig+0x78>)
 8005d66:	42a0      	cmp	r0, r4
 8005d68:	d005      	beq.n	8005d76 <TIM_OC2_SetConfig+0x42>
 8005d6a:	4c11      	ldr	r4, [pc, #68]	; (8005db0 <TIM_OC2_SetConfig+0x7c>)
 8005d6c:	42a0      	cmp	r0, r4
 8005d6e:	d002      	beq.n	8005d76 <TIM_OC2_SetConfig+0x42>
 8005d70:	4c10      	ldr	r4, [pc, #64]	; (8005db4 <TIM_OC2_SetConfig+0x80>)
 8005d72:	42a0      	cmp	r0, r4
 8005d74:	d107      	bne.n	8005d86 <TIM_OC2_SetConfig+0x52>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d76:	4c10      	ldr	r4, [pc, #64]	; (8005db8 <TIM_OC2_SetConfig+0x84>)
 8005d78:	4014      	ands	r4, r2
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d7a:	694a      	ldr	r2, [r1, #20]
 8005d7c:	0092      	lsls	r2, r2, #2
 8005d7e:	4322      	orrs	r2, r4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d80:	698c      	ldr	r4, [r1, #24]
 8005d82:	00a6      	lsls	r6, r4, #2
 8005d84:	4332      	orrs	r2, r6
  TIMx->CR2 = tmpcr2;
 8005d86:	6042      	str	r2, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005d88:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005d8a:	684a      	ldr	r2, [r1, #4]
 8005d8c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8005d8e:	6203      	str	r3, [r0, #32]
}
 8005d90:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d92:	2480      	movs	r4, #128	; 0x80
 8005d94:	43a3      	bics	r3, r4
 8005d96:	001c      	movs	r4, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d98:	68cb      	ldr	r3, [r1, #12]
 8005d9a:	011b      	lsls	r3, r3, #4
 8005d9c:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d9e:	2440      	movs	r4, #64	; 0x40
 8005da0:	43a3      	bics	r3, r4
 8005da2:	e7dc      	b.n	8005d5e <TIM_OC2_SetConfig+0x2a>
 8005da4:	ffff8cff 	.word	0xffff8cff
 8005da8:	40012c00 	.word	0x40012c00
 8005dac:	40014000 	.word	0x40014000
 8005db0:	40014400 	.word	0x40014400
 8005db4:	40014800 	.word	0x40014800
 8005db8:	fffff3ff 	.word	0xfffff3ff

08005dbc <HAL_TIM_PWM_ConfigChannel>:
{
 8005dbc:	b570      	push	{r4, r5, r6, lr}
 8005dbe:	0004      	movs	r4, r0
 8005dc0:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8005dc2:	233c      	movs	r3, #60	; 0x3c
 8005dc4:	5cc3      	ldrb	r3, [r0, r3]
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d100      	bne.n	8005dcc <HAL_TIM_PWM_ConfigChannel+0x10>
 8005dca:	e06a      	b.n	8005ea2 <HAL_TIM_PWM_ConfigChannel+0xe6>
 8005dcc:	233c      	movs	r3, #60	; 0x3c
 8005dce:	2101      	movs	r1, #1
 8005dd0:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 8005dd2:	2a08      	cmp	r2, #8
 8005dd4:	d050      	beq.n	8005e78 <HAL_TIM_PWM_ConfigChannel+0xbc>
 8005dd6:	d81c      	bhi.n	8005e12 <HAL_TIM_PWM_ConfigChannel+0x56>
 8005dd8:	2a00      	cmp	r2, #0
 8005dda:	d038      	beq.n	8005e4e <HAL_TIM_PWM_ConfigChannel+0x92>
 8005ddc:	2a04      	cmp	r2, #4
 8005dde:	d116      	bne.n	8005e0e <HAL_TIM_PWM_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005de0:	0029      	movs	r1, r5
 8005de2:	6800      	ldr	r0, [r0, #0]
 8005de4:	f7ff ffa6 	bl	8005d34 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005de8:	6822      	ldr	r2, [r4, #0]
 8005dea:	6991      	ldr	r1, [r2, #24]
 8005dec:	2380      	movs	r3, #128	; 0x80
 8005dee:	011b      	lsls	r3, r3, #4
 8005df0:	430b      	orrs	r3, r1
 8005df2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005df4:	6822      	ldr	r2, [r4, #0]
 8005df6:	6993      	ldr	r3, [r2, #24]
 8005df8:	492b      	ldr	r1, [pc, #172]	; (8005ea8 <HAL_TIM_PWM_ConfigChannel+0xec>)
 8005dfa:	400b      	ands	r3, r1
 8005dfc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005dfe:	6821      	ldr	r1, [r4, #0]
 8005e00:	698b      	ldr	r3, [r1, #24]
 8005e02:	692a      	ldr	r2, [r5, #16]
 8005e04:	0212      	lsls	r2, r2, #8
 8005e06:	4313      	orrs	r3, r2
 8005e08:	618b      	str	r3, [r1, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005e0a:	2000      	movs	r0, #0
      break;
 8005e0c:	e01b      	b.n	8005e46 <HAL_TIM_PWM_ConfigChannel+0x8a>
  switch (Channel)
 8005e0e:	0008      	movs	r0, r1
 8005e10:	e019      	b.n	8005e46 <HAL_TIM_PWM_ConfigChannel+0x8a>
 8005e12:	2a0c      	cmp	r2, #12
 8005e14:	d116      	bne.n	8005e44 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e16:	0029      	movs	r1, r5
 8005e18:	6800      	ldr	r0, [r0, #0]
 8005e1a:	f7ff fd33 	bl	8005884 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e1e:	6822      	ldr	r2, [r4, #0]
 8005e20:	69d1      	ldr	r1, [r2, #28]
 8005e22:	2380      	movs	r3, #128	; 0x80
 8005e24:	011b      	lsls	r3, r3, #4
 8005e26:	430b      	orrs	r3, r1
 8005e28:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e2a:	6822      	ldr	r2, [r4, #0]
 8005e2c:	69d3      	ldr	r3, [r2, #28]
 8005e2e:	491e      	ldr	r1, [pc, #120]	; (8005ea8 <HAL_TIM_PWM_ConfigChannel+0xec>)
 8005e30:	400b      	ands	r3, r1
 8005e32:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e34:	6821      	ldr	r1, [r4, #0]
 8005e36:	69cb      	ldr	r3, [r1, #28]
 8005e38:	692a      	ldr	r2, [r5, #16]
 8005e3a:	0212      	lsls	r2, r2, #8
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	61cb      	str	r3, [r1, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005e40:	2000      	movs	r0, #0
      break;
 8005e42:	e000      	b.n	8005e46 <HAL_TIM_PWM_ConfigChannel+0x8a>
  switch (Channel)
 8005e44:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005e46:	233c      	movs	r3, #60	; 0x3c
 8005e48:	2200      	movs	r2, #0
 8005e4a:	54e2      	strb	r2, [r4, r3]
}
 8005e4c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e4e:	0029      	movs	r1, r5
 8005e50:	6800      	ldr	r0, [r0, #0]
 8005e52:	f7ff fc8b 	bl	800576c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e56:	6822      	ldr	r2, [r4, #0]
 8005e58:	6993      	ldr	r3, [r2, #24]
 8005e5a:	2108      	movs	r1, #8
 8005e5c:	430b      	orrs	r3, r1
 8005e5e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e60:	6822      	ldr	r2, [r4, #0]
 8005e62:	6993      	ldr	r3, [r2, #24]
 8005e64:	3904      	subs	r1, #4
 8005e66:	438b      	bics	r3, r1
 8005e68:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e6a:	6822      	ldr	r2, [r4, #0]
 8005e6c:	6993      	ldr	r3, [r2, #24]
 8005e6e:	6929      	ldr	r1, [r5, #16]
 8005e70:	430b      	orrs	r3, r1
 8005e72:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005e74:	2000      	movs	r0, #0
      break;
 8005e76:	e7e6      	b.n	8005e46 <HAL_TIM_PWM_ConfigChannel+0x8a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e78:	0029      	movs	r1, r5
 8005e7a:	6800      	ldr	r0, [r0, #0]
 8005e7c:	f7ff fcba 	bl	80057f4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e80:	6822      	ldr	r2, [r4, #0]
 8005e82:	69d3      	ldr	r3, [r2, #28]
 8005e84:	2108      	movs	r1, #8
 8005e86:	430b      	orrs	r3, r1
 8005e88:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e8a:	6822      	ldr	r2, [r4, #0]
 8005e8c:	69d3      	ldr	r3, [r2, #28]
 8005e8e:	3904      	subs	r1, #4
 8005e90:	438b      	bics	r3, r1
 8005e92:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e94:	6822      	ldr	r2, [r4, #0]
 8005e96:	69d3      	ldr	r3, [r2, #28]
 8005e98:	6929      	ldr	r1, [r5, #16]
 8005e9a:	430b      	orrs	r3, r1
 8005e9c:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005e9e:	2000      	movs	r0, #0
      break;
 8005ea0:	e7d1      	b.n	8005e46 <HAL_TIM_PWM_ConfigChannel+0x8a>
  __HAL_LOCK(htim);
 8005ea2:	2002      	movs	r0, #2
 8005ea4:	e7d2      	b.n	8005e4c <HAL_TIM_PWM_ConfigChannel+0x90>
 8005ea6:	46c0      	nop			; (mov r8, r8)
 8005ea8:	fffffbff 	.word	0xfffffbff

08005eac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005eac:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005eae:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005eb0:	4d03      	ldr	r5, [pc, #12]	; (8005ec0 <TIM_ETR_SetConfig+0x14>)
 8005eb2:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005eb4:	021b      	lsls	r3, r3, #8
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	430b      	orrs	r3, r1
 8005eba:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ebc:	6083      	str	r3, [r0, #8]
}
 8005ebe:	bd30      	pop	{r4, r5, pc}
 8005ec0:	ffff00ff 	.word	0xffff00ff

08005ec4 <HAL_TIM_ConfigClockSource>:
{
 8005ec4:	b510      	push	{r4, lr}
 8005ec6:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8005ec8:	233c      	movs	r3, #60	; 0x3c
 8005eca:	5cc3      	ldrb	r3, [r0, r3]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d100      	bne.n	8005ed2 <HAL_TIM_ConfigClockSource+0xe>
 8005ed0:	e078      	b.n	8005fc4 <HAL_TIM_ConfigClockSource+0x100>
 8005ed2:	233c      	movs	r3, #60	; 0x3c
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	54c2      	strb	r2, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed8:	3301      	adds	r3, #1
 8005eda:	3201      	adds	r2, #1
 8005edc:	54c2      	strb	r2, [r0, r3]
  tmpsmcr = htim->Instance->SMCR;
 8005ede:	6802      	ldr	r2, [r0, #0]
 8005ee0:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ee2:	4839      	ldr	r0, [pc, #228]	; (8005fc8 <HAL_TIM_ConfigClockSource+0x104>)
 8005ee4:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8005ee6:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8005ee8:	680b      	ldr	r3, [r1, #0]
 8005eea:	2b60      	cmp	r3, #96	; 0x60
 8005eec:	d050      	beq.n	8005f90 <HAL_TIM_ConfigClockSource+0xcc>
 8005eee:	d82a      	bhi.n	8005f46 <HAL_TIM_ConfigClockSource+0x82>
 8005ef0:	2b40      	cmp	r3, #64	; 0x40
 8005ef2:	d058      	beq.n	8005fa6 <HAL_TIM_ConfigClockSource+0xe2>
 8005ef4:	d90c      	bls.n	8005f10 <HAL_TIM_ConfigClockSource+0x4c>
 8005ef6:	2b50      	cmp	r3, #80	; 0x50
 8005ef8:	d123      	bne.n	8005f42 <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005efa:	68ca      	ldr	r2, [r1, #12]
 8005efc:	6849      	ldr	r1, [r1, #4]
 8005efe:	6820      	ldr	r0, [r4, #0]
 8005f00:	f7ff fcfa 	bl	80058f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f04:	2150      	movs	r1, #80	; 0x50
 8005f06:	6820      	ldr	r0, [r4, #0]
 8005f08:	f7ff fd1c 	bl	8005944 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005f0c:	2000      	movs	r0, #0
      break;
 8005f0e:	e005      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x58>
  switch (sClockSourceConfig->ClockSource)
 8005f10:	2b20      	cmp	r3, #32
 8005f12:	d00e      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0x6e>
 8005f14:	d909      	bls.n	8005f2a <HAL_TIM_ConfigClockSource+0x66>
 8005f16:	2b30      	cmp	r3, #48	; 0x30
 8005f18:	d00b      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 8005f1a:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8005f1c:	233d      	movs	r3, #61	; 0x3d
 8005f1e:	2201      	movs	r2, #1
 8005f20:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 8005f22:	3b01      	subs	r3, #1
 8005f24:	2200      	movs	r2, #0
 8005f26:	54e2      	strb	r2, [r4, r3]
}
 8005f28:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d001      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0x6e>
 8005f2e:	2b10      	cmp	r3, #16
 8005f30:	d105      	bne.n	8005f3e <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f32:	0019      	movs	r1, r3
 8005f34:	6820      	ldr	r0, [r4, #0]
 8005f36:	f7ff fd05 	bl	8005944 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005f3a:	2000      	movs	r0, #0
      break;
 8005f3c:	e7ee      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x58>
      status = HAL_ERROR;
 8005f3e:	2001      	movs	r0, #1
 8005f40:	e7ec      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x58>
 8005f42:	2001      	movs	r0, #1
 8005f44:	e7ea      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x58>
  switch (sClockSourceConfig->ClockSource)
 8005f46:	2280      	movs	r2, #128	; 0x80
 8005f48:	0152      	lsls	r2, r2, #5
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d036      	beq.n	8005fbc <HAL_TIM_ConfigClockSource+0xf8>
 8005f4e:	2280      	movs	r2, #128	; 0x80
 8005f50:	0192      	lsls	r2, r2, #6
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d10d      	bne.n	8005f72 <HAL_TIM_ConfigClockSource+0xae>
      TIM_ETR_SetConfig(htim->Instance,
 8005f56:	68cb      	ldr	r3, [r1, #12]
 8005f58:	684a      	ldr	r2, [r1, #4]
 8005f5a:	6889      	ldr	r1, [r1, #8]
 8005f5c:	6820      	ldr	r0, [r4, #0]
 8005f5e:	f7ff ffa5 	bl	8005eac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f62:	6822      	ldr	r2, [r4, #0]
 8005f64:	6891      	ldr	r1, [r2, #8]
 8005f66:	2380      	movs	r3, #128	; 0x80
 8005f68:	01db      	lsls	r3, r3, #7
 8005f6a:	430b      	orrs	r3, r1
 8005f6c:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005f6e:	2000      	movs	r0, #0
      break;
 8005f70:	e7d4      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x58>
  switch (sClockSourceConfig->ClockSource)
 8005f72:	2b70      	cmp	r3, #112	; 0x70
 8005f74:	d124      	bne.n	8005fc0 <HAL_TIM_ConfigClockSource+0xfc>
      TIM_ETR_SetConfig(htim->Instance,
 8005f76:	68cb      	ldr	r3, [r1, #12]
 8005f78:	684a      	ldr	r2, [r1, #4]
 8005f7a:	6889      	ldr	r1, [r1, #8]
 8005f7c:	6820      	ldr	r0, [r4, #0]
 8005f7e:	f7ff ff95 	bl	8005eac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005f82:	6822      	ldr	r2, [r4, #0]
 8005f84:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f86:	2177      	movs	r1, #119	; 0x77
 8005f88:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 8005f8a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005f8c:	2000      	movs	r0, #0
      break;
 8005f8e:	e7c5      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x58>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f90:	68ca      	ldr	r2, [r1, #12]
 8005f92:	6849      	ldr	r1, [r1, #4]
 8005f94:	6820      	ldr	r0, [r4, #0]
 8005f96:	f7ff fcc1 	bl	800591c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f9a:	2160      	movs	r1, #96	; 0x60
 8005f9c:	6820      	ldr	r0, [r4, #0]
 8005f9e:	f7ff fcd1 	bl	8005944 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005fa2:	2000      	movs	r0, #0
      break;
 8005fa4:	e7ba      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x58>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fa6:	68ca      	ldr	r2, [r1, #12]
 8005fa8:	6849      	ldr	r1, [r1, #4]
 8005faa:	6820      	ldr	r0, [r4, #0]
 8005fac:	f7ff fca4 	bl	80058f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005fb0:	2140      	movs	r1, #64	; 0x40
 8005fb2:	6820      	ldr	r0, [r4, #0]
 8005fb4:	f7ff fcc6 	bl	8005944 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005fb8:	2000      	movs	r0, #0
      break;
 8005fba:	e7af      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x58>
  switch (sClockSourceConfig->ClockSource)
 8005fbc:	2000      	movs	r0, #0
 8005fbe:	e7ad      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x58>
      status = HAL_ERROR;
 8005fc0:	2001      	movs	r0, #1
 8005fc2:	e7ab      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x58>
  __HAL_LOCK(htim);
 8005fc4:	2002      	movs	r0, #2
 8005fc6:	e7af      	b.n	8005f28 <HAL_TIM_ConfigClockSource+0x64>
 8005fc8:	ffff0088 	.word	0xffff0088

08005fcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fcc:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fce:	231f      	movs	r3, #31
 8005fd0:	4019      	ands	r1, r3
 8005fd2:	2401      	movs	r4, #1
 8005fd4:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fd6:	6a03      	ldr	r3, [r0, #32]
 8005fd8:	43a3      	bics	r3, r4
 8005fda:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005fdc:	6a03      	ldr	r3, [r0, #32]
 8005fde:	408a      	lsls	r2, r1
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	6203      	str	r3, [r0, #32]
}
 8005fe4:	bd10      	pop	{r4, pc}
	...

08005fe8 <HAL_TIM_PWM_Start>:
{
 8005fe8:	b510      	push	{r4, lr}
 8005fea:	0004      	movs	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005fec:	2900      	cmp	r1, #0
 8005fee:	d136      	bne.n	800605e <HAL_TIM_PWM_Start+0x76>
 8005ff0:	233e      	movs	r3, #62	; 0x3e
 8005ff2:	5cc3      	ldrb	r3, [r0, r3]
 8005ff4:	3b01      	subs	r3, #1
 8005ff6:	1e5a      	subs	r2, r3, #1
 8005ff8:	4193      	sbcs	r3, r2
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d162      	bne.n	80060c6 <HAL_TIM_PWM_Start+0xde>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006000:	2900      	cmp	r1, #0
 8006002:	d145      	bne.n	8006090 <HAL_TIM_PWM_Start+0xa8>
 8006004:	333e      	adds	r3, #62	; 0x3e
 8006006:	2202      	movs	r2, #2
 8006008:	54e2      	strb	r2, [r4, r3]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800600a:	2201      	movs	r2, #1
 800600c:	6820      	ldr	r0, [r4, #0]
 800600e:	f7ff ffdd 	bl	8005fcc <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006012:	6823      	ldr	r3, [r4, #0]
 8006014:	4a2e      	ldr	r2, [pc, #184]	; (80060d0 <HAL_TIM_PWM_Start+0xe8>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d008      	beq.n	800602c <HAL_TIM_PWM_Start+0x44>
 800601a:	4a2e      	ldr	r2, [pc, #184]	; (80060d4 <HAL_TIM_PWM_Start+0xec>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d005      	beq.n	800602c <HAL_TIM_PWM_Start+0x44>
 8006020:	4a2d      	ldr	r2, [pc, #180]	; (80060d8 <HAL_TIM_PWM_Start+0xf0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d002      	beq.n	800602c <HAL_TIM_PWM_Start+0x44>
 8006026:	4a2d      	ldr	r2, [pc, #180]	; (80060dc <HAL_TIM_PWM_Start+0xf4>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d104      	bne.n	8006036 <HAL_TIM_PWM_Start+0x4e>
    __HAL_TIM_MOE_ENABLE(htim);
 800602c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800602e:	2280      	movs	r2, #128	; 0x80
 8006030:	0212      	lsls	r2, r2, #8
 8006032:	430a      	orrs	r2, r1
 8006034:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006036:	6823      	ldr	r3, [r4, #0]
 8006038:	4a25      	ldr	r2, [pc, #148]	; (80060d0 <HAL_TIM_PWM_Start+0xe8>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d038      	beq.n	80060b0 <HAL_TIM_PWM_Start+0xc8>
 800603e:	2280      	movs	r2, #128	; 0x80
 8006040:	05d2      	lsls	r2, r2, #23
 8006042:	4293      	cmp	r3, r2
 8006044:	d034      	beq.n	80060b0 <HAL_TIM_PWM_Start+0xc8>
 8006046:	4a26      	ldr	r2, [pc, #152]	; (80060e0 <HAL_TIM_PWM_Start+0xf8>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d031      	beq.n	80060b0 <HAL_TIM_PWM_Start+0xc8>
 800604c:	4a21      	ldr	r2, [pc, #132]	; (80060d4 <HAL_TIM_PWM_Start+0xec>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d02e      	beq.n	80060b0 <HAL_TIM_PWM_Start+0xc8>
    __HAL_TIM_ENABLE(htim);
 8006052:	681a      	ldr	r2, [r3, #0]
 8006054:	2101      	movs	r1, #1
 8006056:	430a      	orrs	r2, r1
 8006058:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800605a:	2000      	movs	r0, #0
 800605c:	e034      	b.n	80060c8 <HAL_TIM_PWM_Start+0xe0>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800605e:	2904      	cmp	r1, #4
 8006060:	d008      	beq.n	8006074 <HAL_TIM_PWM_Start+0x8c>
 8006062:	2908      	cmp	r1, #8
 8006064:	d00d      	beq.n	8006082 <HAL_TIM_PWM_Start+0x9a>
 8006066:	2341      	movs	r3, #65	; 0x41
 8006068:	5cc3      	ldrb	r3, [r0, r3]
 800606a:	3b01      	subs	r3, #1
 800606c:	1e5a      	subs	r2, r3, #1
 800606e:	4193      	sbcs	r3, r2
 8006070:	b2db      	uxtb	r3, r3
 8006072:	e7c3      	b.n	8005ffc <HAL_TIM_PWM_Start+0x14>
 8006074:	233f      	movs	r3, #63	; 0x3f
 8006076:	5cc3      	ldrb	r3, [r0, r3]
 8006078:	3b01      	subs	r3, #1
 800607a:	1e5a      	subs	r2, r3, #1
 800607c:	4193      	sbcs	r3, r2
 800607e:	b2db      	uxtb	r3, r3
 8006080:	e7bc      	b.n	8005ffc <HAL_TIM_PWM_Start+0x14>
 8006082:	2340      	movs	r3, #64	; 0x40
 8006084:	5cc3      	ldrb	r3, [r0, r3]
 8006086:	3b01      	subs	r3, #1
 8006088:	1e5a      	subs	r2, r3, #1
 800608a:	4193      	sbcs	r3, r2
 800608c:	b2db      	uxtb	r3, r3
 800608e:	e7b5      	b.n	8005ffc <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006090:	2904      	cmp	r1, #4
 8006092:	d005      	beq.n	80060a0 <HAL_TIM_PWM_Start+0xb8>
 8006094:	2908      	cmp	r1, #8
 8006096:	d007      	beq.n	80060a8 <HAL_TIM_PWM_Start+0xc0>
 8006098:	2341      	movs	r3, #65	; 0x41
 800609a:	2202      	movs	r2, #2
 800609c:	54e2      	strb	r2, [r4, r3]
 800609e:	e7b4      	b.n	800600a <HAL_TIM_PWM_Start+0x22>
 80060a0:	233f      	movs	r3, #63	; 0x3f
 80060a2:	2202      	movs	r2, #2
 80060a4:	54e2      	strb	r2, [r4, r3]
 80060a6:	e7b0      	b.n	800600a <HAL_TIM_PWM_Start+0x22>
 80060a8:	2340      	movs	r3, #64	; 0x40
 80060aa:	2202      	movs	r2, #2
 80060ac:	54e2      	strb	r2, [r4, r3]
 80060ae:	e7ac      	b.n	800600a <HAL_TIM_PWM_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060b0:	6899      	ldr	r1, [r3, #8]
 80060b2:	2207      	movs	r2, #7
 80060b4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b6:	2a06      	cmp	r2, #6
 80060b8:	d007      	beq.n	80060ca <HAL_TIM_PWM_Start+0xe2>
      __HAL_TIM_ENABLE(htim);
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	2101      	movs	r1, #1
 80060be:	430a      	orrs	r2, r1
 80060c0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80060c2:	2000      	movs	r0, #0
 80060c4:	e000      	b.n	80060c8 <HAL_TIM_PWM_Start+0xe0>
    return HAL_ERROR;
 80060c6:	2001      	movs	r0, #1
}
 80060c8:	bd10      	pop	{r4, pc}
  return HAL_OK;
 80060ca:	2000      	movs	r0, #0
 80060cc:	e7fc      	b.n	80060c8 <HAL_TIM_PWM_Start+0xe0>
 80060ce:	46c0      	nop			; (mov r8, r8)
 80060d0:	40012c00 	.word	0x40012c00
 80060d4:	40014000 	.word	0x40014000
 80060d8:	40014400 	.word	0x40014400
 80060dc:	40014800 	.word	0x40014800
 80060e0:	40000400 	.word	0x40000400

080060e4 <HAL_TIM_PWM_Stop>:
{
 80060e4:	b570      	push	{r4, r5, r6, lr}
 80060e6:	0004      	movs	r4, r0
 80060e8:	000d      	movs	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80060ea:	2200      	movs	r2, #0
 80060ec:	6800      	ldr	r0, [r0, #0]
 80060ee:	f7ff ff6d 	bl	8005fcc <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060f2:	6823      	ldr	r3, [r4, #0]
 80060f4:	4a1e      	ldr	r2, [pc, #120]	; (8006170 <HAL_TIM_PWM_Stop+0x8c>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d01c      	beq.n	8006134 <HAL_TIM_PWM_Stop+0x50>
 80060fa:	4a1e      	ldr	r2, [pc, #120]	; (8006174 <HAL_TIM_PWM_Stop+0x90>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d019      	beq.n	8006134 <HAL_TIM_PWM_Stop+0x50>
 8006100:	4a1d      	ldr	r2, [pc, #116]	; (8006178 <HAL_TIM_PWM_Stop+0x94>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d016      	beq.n	8006134 <HAL_TIM_PWM_Stop+0x50>
 8006106:	4a1d      	ldr	r2, [pc, #116]	; (800617c <HAL_TIM_PWM_Stop+0x98>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d013      	beq.n	8006134 <HAL_TIM_PWM_Stop+0x50>
  __HAL_TIM_DISABLE(htim);
 800610c:	6823      	ldr	r3, [r4, #0]
 800610e:	6a19      	ldr	r1, [r3, #32]
 8006110:	4a1b      	ldr	r2, [pc, #108]	; (8006180 <HAL_TIM_PWM_Stop+0x9c>)
 8006112:	4211      	tst	r1, r2
 8006114:	d107      	bne.n	8006126 <HAL_TIM_PWM_Stop+0x42>
 8006116:	6a19      	ldr	r1, [r3, #32]
 8006118:	4a1a      	ldr	r2, [pc, #104]	; (8006184 <HAL_TIM_PWM_Stop+0xa0>)
 800611a:	4211      	tst	r1, r2
 800611c:	d103      	bne.n	8006126 <HAL_TIM_PWM_Stop+0x42>
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	2101      	movs	r1, #1
 8006122:	438a      	bics	r2, r1
 8006124:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006126:	2d00      	cmp	r5, #0
 8006128:	d111      	bne.n	800614e <HAL_TIM_PWM_Stop+0x6a>
 800612a:	233e      	movs	r3, #62	; 0x3e
 800612c:	2201      	movs	r2, #1
 800612e:	54e2      	strb	r2, [r4, r3]
}
 8006130:	2000      	movs	r0, #0
 8006132:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8006134:	6a19      	ldr	r1, [r3, #32]
 8006136:	4a12      	ldr	r2, [pc, #72]	; (8006180 <HAL_TIM_PWM_Stop+0x9c>)
 8006138:	4211      	tst	r1, r2
 800613a:	d1e7      	bne.n	800610c <HAL_TIM_PWM_Stop+0x28>
 800613c:	6a19      	ldr	r1, [r3, #32]
 800613e:	4a11      	ldr	r2, [pc, #68]	; (8006184 <HAL_TIM_PWM_Stop+0xa0>)
 8006140:	4211      	tst	r1, r2
 8006142:	d1e3      	bne.n	800610c <HAL_TIM_PWM_Stop+0x28>
 8006144:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006146:	4910      	ldr	r1, [pc, #64]	; (8006188 <HAL_TIM_PWM_Stop+0xa4>)
 8006148:	400a      	ands	r2, r1
 800614a:	645a      	str	r2, [r3, #68]	; 0x44
 800614c:	e7de      	b.n	800610c <HAL_TIM_PWM_Stop+0x28>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800614e:	2d04      	cmp	r5, #4
 8006150:	d005      	beq.n	800615e <HAL_TIM_PWM_Stop+0x7a>
 8006152:	2d08      	cmp	r5, #8
 8006154:	d007      	beq.n	8006166 <HAL_TIM_PWM_Stop+0x82>
 8006156:	2341      	movs	r3, #65	; 0x41
 8006158:	2201      	movs	r2, #1
 800615a:	54e2      	strb	r2, [r4, r3]
 800615c:	e7e8      	b.n	8006130 <HAL_TIM_PWM_Stop+0x4c>
 800615e:	233f      	movs	r3, #63	; 0x3f
 8006160:	2201      	movs	r2, #1
 8006162:	54e2      	strb	r2, [r4, r3]
 8006164:	e7e4      	b.n	8006130 <HAL_TIM_PWM_Stop+0x4c>
 8006166:	2340      	movs	r3, #64	; 0x40
 8006168:	2201      	movs	r2, #1
 800616a:	54e2      	strb	r2, [r4, r3]
 800616c:	e7e0      	b.n	8006130 <HAL_TIM_PWM_Stop+0x4c>
 800616e:	46c0      	nop			; (mov r8, r8)
 8006170:	40012c00 	.word	0x40012c00
 8006174:	40014000 	.word	0x40014000
 8006178:	40014400 	.word	0x40014400
 800617c:	40014800 	.word	0x40014800
 8006180:	00001111 	.word	0x00001111
 8006184:	00000444 	.word	0x00000444
 8006188:	ffff7fff 	.word	0xffff7fff

0800618c <HAL_TIM_Encoder_Start>:
{
 800618c:	b570      	push	{r4, r5, r6, lr}
 800618e:	0004      	movs	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006190:	233e      	movs	r3, #62	; 0x3e
 8006192:	5cc0      	ldrb	r0, [r0, r3]
 8006194:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006196:	3301      	adds	r3, #1
 8006198:	5ce3      	ldrb	r3, [r4, r3]
 800619a:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800619c:	2242      	movs	r2, #66	; 0x42
 800619e:	5ca2      	ldrb	r2, [r4, r2]
 80061a0:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80061a2:	2543      	movs	r5, #67	; 0x43
 80061a4:	5d65      	ldrb	r5, [r4, r5]
 80061a6:	b2ed      	uxtb	r5, r5
  if (Channel == TIM_CHANNEL_1)
 80061a8:	2900      	cmp	r1, #0
 80061aa:	d117      	bne.n	80061dc <HAL_TIM_Encoder_Start+0x50>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061ac:	2801      	cmp	r0, #1
 80061ae:	d145      	bne.n	800623c <HAL_TIM_Encoder_Start+0xb0>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80061b0:	2a01      	cmp	r2, #1
 80061b2:	d144      	bne.n	800623e <HAL_TIM_Encoder_Start+0xb2>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061b4:	2302      	movs	r3, #2
 80061b6:	323d      	adds	r2, #61	; 0x3d
 80061b8:	54a3      	strb	r3, [r4, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061ba:	3204      	adds	r2, #4
 80061bc:	54a3      	strb	r3, [r4, r2]
  switch (Channel)
 80061be:	2900      	cmp	r1, #0
 80061c0:	d02a      	beq.n	8006218 <HAL_TIM_Encoder_Start+0x8c>
 80061c2:	2904      	cmp	r1, #4
 80061c4:	d034      	beq.n	8006230 <HAL_TIM_Encoder_Start+0xa4>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80061c6:	2201      	movs	r2, #1
 80061c8:	2100      	movs	r1, #0
 80061ca:	6820      	ldr	r0, [r4, #0]
 80061cc:	f7ff fefe 	bl	8005fcc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80061d0:	2201      	movs	r2, #1
 80061d2:	2104      	movs	r1, #4
 80061d4:	6820      	ldr	r0, [r4, #0]
 80061d6:	f7ff fef9 	bl	8005fcc <TIM_CCxChannelCmd>
      break;
 80061da:	e022      	b.n	8006222 <HAL_TIM_Encoder_Start+0x96>
  else if (Channel == TIM_CHANNEL_2)
 80061dc:	2904      	cmp	r1, #4
 80061de:	d011      	beq.n	8006204 <HAL_TIM_Encoder_Start+0x78>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061e0:	2801      	cmp	r0, #1
 80061e2:	d131      	bne.n	8006248 <HAL_TIM_Encoder_Start+0xbc>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d12a      	bne.n	800623e <HAL_TIM_Encoder_Start+0xb2>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061e8:	2a01      	cmp	r2, #1
 80061ea:	d12f      	bne.n	800624c <HAL_TIM_Encoder_Start+0xc0>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80061ec:	2d01      	cmp	r5, #1
 80061ee:	d12f      	bne.n	8006250 <HAL_TIM_Encoder_Start+0xc4>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061f0:	3301      	adds	r3, #1
 80061f2:	323d      	adds	r2, #61	; 0x3d
 80061f4:	54a3      	strb	r3, [r4, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061f6:	3201      	adds	r2, #1
 80061f8:	54a3      	strb	r3, [r4, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80061fa:	3203      	adds	r2, #3
 80061fc:	54a3      	strb	r3, [r4, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80061fe:	3201      	adds	r2, #1
 8006200:	54a3      	strb	r3, [r4, r2]
 8006202:	e7dc      	b.n	80061be <HAL_TIM_Encoder_Start+0x32>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006204:	2b01      	cmp	r3, #1
 8006206:	d11b      	bne.n	8006240 <HAL_TIM_Encoder_Start+0xb4>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006208:	2d01      	cmp	r5, #1
 800620a:	d11b      	bne.n	8006244 <HAL_TIM_Encoder_Start+0xb8>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800620c:	3301      	adds	r3, #1
 800620e:	223f      	movs	r2, #63	; 0x3f
 8006210:	54a3      	strb	r3, [r4, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006212:	3204      	adds	r2, #4
 8006214:	54a3      	strb	r3, [r4, r2]
 8006216:	e7d2      	b.n	80061be <HAL_TIM_Encoder_Start+0x32>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006218:	2201      	movs	r2, #1
 800621a:	2100      	movs	r1, #0
 800621c:	6820      	ldr	r0, [r4, #0]
 800621e:	f7ff fed5 	bl	8005fcc <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8006222:	6822      	ldr	r2, [r4, #0]
 8006224:	6813      	ldr	r3, [r2, #0]
 8006226:	2101      	movs	r1, #1
 8006228:	430b      	orrs	r3, r1
 800622a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800622c:	2000      	movs	r0, #0
 800622e:	e006      	b.n	800623e <HAL_TIM_Encoder_Start+0xb2>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006230:	2201      	movs	r2, #1
 8006232:	2104      	movs	r1, #4
 8006234:	6820      	ldr	r0, [r4, #0]
 8006236:	f7ff fec9 	bl	8005fcc <TIM_CCxChannelCmd>
      break;
 800623a:	e7f2      	b.n	8006222 <HAL_TIM_Encoder_Start+0x96>
      return HAL_ERROR;
 800623c:	2001      	movs	r0, #1
}
 800623e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8006240:	2001      	movs	r0, #1
 8006242:	e7fc      	b.n	800623e <HAL_TIM_Encoder_Start+0xb2>
 8006244:	0018      	movs	r0, r3
 8006246:	e7fa      	b.n	800623e <HAL_TIM_Encoder_Start+0xb2>
      return HAL_ERROR;
 8006248:	2001      	movs	r0, #1
 800624a:	e7f8      	b.n	800623e <HAL_TIM_Encoder_Start+0xb2>
 800624c:	0018      	movs	r0, r3
 800624e:	e7f6      	b.n	800623e <HAL_TIM_Encoder_Start+0xb2>
 8006250:	0010      	movs	r0, r2
 8006252:	e7f4      	b.n	800623e <HAL_TIM_Encoder_Start+0xb2>

08006254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006254:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006256:	233c      	movs	r3, #60	; 0x3c
 8006258:	5cc3      	ldrb	r3, [r0, r3]
 800625a:	2b01      	cmp	r3, #1
 800625c:	d028      	beq.n	80062b0 <HAL_TIMEx_MasterConfigSynchronization+0x5c>
 800625e:	233c      	movs	r3, #60	; 0x3c
 8006260:	2201      	movs	r2, #1
 8006262:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006264:	3301      	adds	r3, #1
 8006266:	3201      	adds	r2, #1
 8006268:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800626a:	6803      	ldr	r3, [r0, #0]
 800626c:	685a      	ldr	r2, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800626e:	689c      	ldr	r4, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006270:	2570      	movs	r5, #112	; 0x70
 8006272:	43aa      	bics	r2, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006274:	680d      	ldr	r5, [r1, #0]
 8006276:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006278:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800627a:	6803      	ldr	r3, [r0, #0]
 800627c:	4a0d      	ldr	r2, [pc, #52]	; (80062b4 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d009      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8006282:	2280      	movs	r2, #128	; 0x80
 8006284:	05d2      	lsls	r2, r2, #23
 8006286:	4293      	cmp	r3, r2
 8006288:	d005      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800628a:	4a0b      	ldr	r2, [pc, #44]	; (80062b8 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d002      	beq.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8006290:	4a0a      	ldr	r2, [pc, #40]	; (80062bc <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d104      	bne.n	80062a0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006296:	2280      	movs	r2, #128	; 0x80
 8006298:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800629a:	684a      	ldr	r2, [r1, #4]
 800629c:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800629e:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062a0:	233d      	movs	r3, #61	; 0x3d
 80062a2:	2201      	movs	r2, #1
 80062a4:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 80062a6:	3b01      	subs	r3, #1
 80062a8:	2200      	movs	r2, #0
 80062aa:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 80062ac:	2000      	movs	r0, #0
}
 80062ae:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 80062b0:	2002      	movs	r0, #2
 80062b2:	e7fc      	b.n	80062ae <HAL_TIMEx_MasterConfigSynchronization+0x5a>
 80062b4:	40012c00 	.word	0x40012c00
 80062b8:	40000400 	.word	0x40000400
 80062bc:	40014000 	.word	0x40014000

080062c0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80062c0:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80062c2:	233c      	movs	r3, #60	; 0x3c
 80062c4:	5cc3      	ldrb	r3, [r0, r3]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d021      	beq.n	800630e <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 80062ca:	223c      	movs	r2, #60	; 0x3c
 80062cc:	2301      	movs	r3, #1
 80062ce:	5483      	strb	r3, [r0, r2]
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80062d0:	4b10      	ldr	r3, [pc, #64]	; (8006314 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 80062d2:	68cc      	ldr	r4, [r1, #12]
 80062d4:	4023      	ands	r3, r4
 80062d6:	688c      	ldr	r4, [r1, #8]
 80062d8:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80062da:	4c0f      	ldr	r4, [pc, #60]	; (8006318 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 80062dc:	4023      	ands	r3, r4
 80062de:	684c      	ldr	r4, [r1, #4]
 80062e0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80062e2:	4c0e      	ldr	r4, [pc, #56]	; (800631c <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 80062e4:	4023      	ands	r3, r4
 80062e6:	680c      	ldr	r4, [r1, #0]
 80062e8:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80062ea:	4c0d      	ldr	r4, [pc, #52]	; (8006320 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 80062ec:	4023      	ands	r3, r4
 80062ee:	690c      	ldr	r4, [r1, #16]
 80062f0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80062f2:	4c0c      	ldr	r4, [pc, #48]	; (8006324 <HAL_TIMEx_ConfigBreakDeadTime+0x64>)
 80062f4:	4023      	ands	r3, r4
 80062f6:	694c      	ldr	r4, [r1, #20]
 80062f8:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80062fa:	4c0b      	ldr	r4, [pc, #44]	; (8006328 <HAL_TIMEx_ConfigBreakDeadTime+0x68>)
 80062fc:	4023      	ands	r3, r4
 80062fe:	69c9      	ldr	r1, [r1, #28]
 8006300:	430b      	orrs	r3, r1


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006302:	6801      	ldr	r1, [r0, #0]
 8006304:	644b      	str	r3, [r1, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006306:	2300      	movs	r3, #0
 8006308:	5483      	strb	r3, [r0, r2]

  return HAL_OK;
 800630a:	2000      	movs	r0, #0
}
 800630c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 800630e:	2002      	movs	r0, #2
 8006310:	e7fc      	b.n	800630c <HAL_TIMEx_ConfigBreakDeadTime+0x4c>
 8006312:	46c0      	nop			; (mov r8, r8)
 8006314:	fffffcff 	.word	0xfffffcff
 8006318:	fffffbff 	.word	0xfffffbff
 800631c:	fffff7ff 	.word	0xfffff7ff
 8006320:	ffffefff 	.word	0xffffefff
 8006324:	ffffdfff 	.word	0xffffdfff
 8006328:	ffffbfff 	.word	0xffffbfff

0800632c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800632c:	4770      	bx	lr

0800632e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800632e:	4770      	bx	lr

08006330 <USB_EnableGlobalInt>:
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006330:	2344      	movs	r3, #68	; 0x44
 8006332:	2200      	movs	r2, #0
 8006334:	52c2      	strh	r2, [r0, r3]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006336:	3b04      	subs	r3, #4
 8006338:	4a01      	ldr	r2, [pc, #4]	; (8006340 <USB_EnableGlobalInt+0x10>)
 800633a:	52c2      	strh	r2, [r0, r3]

  return HAL_OK;
}
 800633c:	2000      	movs	r0, #0
 800633e:	4770      	bx	lr
 8006340:	ffffbf80 	.word	0xffffbf80

08006344 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006344:	2240      	movs	r2, #64	; 0x40
 8006346:	5a83      	ldrh	r3, [r0, r2]
 8006348:	4902      	ldr	r1, [pc, #8]	; (8006354 <USB_DisableGlobalInt+0x10>)
 800634a:	400b      	ands	r3, r1
 800634c:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 800634e:	2000      	movs	r0, #0
 8006350:	4770      	bx	lr
 8006352:	46c0      	nop			; (mov r8, r8)
 8006354:	0000407f 	.word	0x0000407f

08006358 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006358:	b084      	sub	sp, #16
 800635a:	9101      	str	r1, [sp, #4]
 800635c:	9202      	str	r2, [sp, #8]
 800635e:	9303      	str	r3, [sp, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006360:	2240      	movs	r2, #64	; 0x40
 8006362:	2301      	movs	r3, #1
 8006364:	5283      	strh	r3, [r0, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006366:	2300      	movs	r3, #0
 8006368:	5283      	strh	r3, [r0, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800636a:	3204      	adds	r2, #4
 800636c:	5283      	strh	r3, [r0, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800636e:	320c      	adds	r2, #12
 8006370:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 8006372:	2000      	movs	r0, #0
 8006374:	b004      	add	sp, #16
 8006376:	4770      	bx	lr

08006378 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800637a:	0003      	movs	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800637c:	780d      	ldrb	r5, [r1, #0]
 800637e:	00ad      	lsls	r5, r5, #2
 8006380:	1945      	adds	r5, r0, r5
 8006382:	882a      	ldrh	r2, [r5, #0]
 8006384:	48b1      	ldr	r0, [pc, #708]	; (800664c <USB_ActivateEndpoint+0x2d4>)
 8006386:	4002      	ands	r2, r0

  /* initialize Endpoint */
  switch (ep->type)
 8006388:	78c8      	ldrb	r0, [r1, #3]
 800638a:	2802      	cmp	r0, #2
 800638c:	d05a      	beq.n	8006444 <USB_ActivateEndpoint+0xcc>
 800638e:	d80a      	bhi.n	80063a6 <USB_ActivateEndpoint+0x2e>
 8006390:	2800      	cmp	r0, #0
 8006392:	d053      	beq.n	800643c <USB_ActivateEndpoint+0xc4>
 8006394:	2801      	cmp	r0, #1
 8006396:	d104      	bne.n	80063a2 <USB_ActivateEndpoint+0x2a>
    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
      break;

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006398:	2080      	movs	r0, #128	; 0x80
 800639a:	00c0      	lsls	r0, r0, #3
 800639c:	4302      	orrs	r2, r0
  HAL_StatusTypeDef ret = HAL_OK;
 800639e:	2000      	movs	r0, #0
      break;
 80063a0:	e009      	b.n	80063b6 <USB_ActivateEndpoint+0x3e>

    default:
      ret = HAL_ERROR;
 80063a2:	2001      	movs	r0, #1
 80063a4:	e007      	b.n	80063b6 <USB_ActivateEndpoint+0x3e>
  switch (ep->type)
 80063a6:	2803      	cmp	r0, #3
 80063a8:	d104      	bne.n	80063b4 <USB_ActivateEndpoint+0x3c>
      wEpRegVal |= USB_EP_INTERRUPT;
 80063aa:	20c0      	movs	r0, #192	; 0xc0
 80063ac:	00c0      	lsls	r0, r0, #3
 80063ae:	4302      	orrs	r2, r0
  HAL_StatusTypeDef ret = HAL_OK;
 80063b0:	2000      	movs	r0, #0
      break;
 80063b2:	e000      	b.n	80063b6 <USB_ActivateEndpoint+0x3e>
      ret = HAL_ERROR;
 80063b4:	2001      	movs	r0, #1
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80063b6:	4ca6      	ldr	r4, [pc, #664]	; (8006650 <USB_ActivateEndpoint+0x2d8>)
 80063b8:	4322      	orrs	r2, r4
 80063ba:	b292      	uxth	r2, r2
 80063bc:	802a      	strh	r2, [r5, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80063be:	780a      	ldrb	r2, [r1, #0]
 80063c0:	0096      	lsls	r6, r2, #2
 80063c2:	199e      	adds	r6, r3, r6
 80063c4:	8835      	ldrh	r5, [r6, #0]
 80063c6:	b22d      	sxth	r5, r5
 80063c8:	4fa2      	ldr	r7, [pc, #648]	; (8006654 <USB_ActivateEndpoint+0x2dc>)
 80063ca:	403d      	ands	r5, r7
 80063cc:	432a      	orrs	r2, r5
 80063ce:	b292      	uxth	r2, r2
 80063d0:	4314      	orrs	r4, r2
 80063d2:	b2a4      	uxth	r4, r4
 80063d4:	8034      	strh	r4, [r6, #0]

  if (ep->doublebuffer == 0U)
 80063d6:	7b0a      	ldrb	r2, [r1, #12]
 80063d8:	2a00      	cmp	r2, #0
 80063da:	d000      	beq.n	80063de <USB_ActivateEndpoint+0x66>
 80063dc:	e090      	b.n	8006500 <USB_ActivateEndpoint+0x188>
  {
    if (ep->is_in != 0U)
 80063de:	784a      	ldrb	r2, [r1, #1]
 80063e0:	2a00      	cmp	r2, #0
 80063e2:	d03c      	beq.n	800645e <USB_ActivateEndpoint+0xe6>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80063e4:	2250      	movs	r2, #80	; 0x50
 80063e6:	5a9d      	ldrh	r5, [r3, r2]
 80063e8:	195d      	adds	r5, r3, r5
 80063ea:	780a      	ldrb	r2, [r1, #0]
 80063ec:	00d2      	lsls	r2, r2, #3
 80063ee:	1952      	adds	r2, r2, r5
 80063f0:	2480      	movs	r4, #128	; 0x80
 80063f2:	00e4      	lsls	r4, r4, #3
 80063f4:	46a4      	mov	ip, r4
 80063f6:	4462      	add	r2, ip
 80063f8:	88cc      	ldrh	r4, [r1, #6]
 80063fa:	0864      	lsrs	r4, r4, #1
 80063fc:	0064      	lsls	r4, r4, #1
 80063fe:	8014      	strh	r4, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006400:	780a      	ldrb	r2, [r1, #0]
 8006402:	0092      	lsls	r2, r2, #2
 8006404:	189a      	adds	r2, r3, r2
 8006406:	8814      	ldrh	r4, [r2, #0]
 8006408:	0664      	lsls	r4, r4, #25
 800640a:	d506      	bpl.n	800641a <USB_ActivateEndpoint+0xa2>
 800640c:	8814      	ldrh	r4, [r2, #0]
 800640e:	003d      	movs	r5, r7
 8006410:	4025      	ands	r5, r4
 8006412:	4c91      	ldr	r4, [pc, #580]	; (8006658 <USB_ActivateEndpoint+0x2e0>)
 8006414:	432c      	orrs	r4, r5
 8006416:	b2a4      	uxth	r4, r4
 8006418:	8014      	strh	r4, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800641a:	78ca      	ldrb	r2, [r1, #3]
 800641c:	2a01      	cmp	r2, #1
 800641e:	d013      	beq.n	8006448 <USB_ActivateEndpoint+0xd0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006420:	780a      	ldrb	r2, [r1, #0]
 8006422:	0092      	lsls	r2, r2, #2
 8006424:	189b      	adds	r3, r3, r2
 8006426:	881a      	ldrh	r2, [r3, #0]
 8006428:	498c      	ldr	r1, [pc, #560]	; (800665c <USB_ActivateEndpoint+0x2e4>)
 800642a:	400a      	ands	r2, r1
 800642c:	2120      	movs	r1, #32
 800642e:	404a      	eors	r2, r1
 8006430:	b292      	uxth	r2, r2
 8006432:	4987      	ldr	r1, [pc, #540]	; (8006650 <USB_ActivateEndpoint+0x2d8>)
 8006434:	430a      	orrs	r2, r1
 8006436:	b292      	uxth	r2, r2
 8006438:	801a      	strh	r2, [r3, #0]
 800643a:	e04b      	b.n	80064d4 <USB_ActivateEndpoint+0x15c>
      wEpRegVal |= USB_EP_CONTROL;
 800643c:	2480      	movs	r4, #128	; 0x80
 800643e:	00a4      	lsls	r4, r4, #2
 8006440:	4322      	orrs	r2, r4
      break;
 8006442:	e7b8      	b.n	80063b6 <USB_ActivateEndpoint+0x3e>
  switch (ep->type)
 8006444:	2000      	movs	r0, #0
 8006446:	e7b6      	b.n	80063b6 <USB_ActivateEndpoint+0x3e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006448:	780a      	ldrb	r2, [r1, #0]
 800644a:	0092      	lsls	r2, r2, #2
 800644c:	189b      	adds	r3, r3, r2
 800644e:	881a      	ldrh	r2, [r3, #0]
 8006450:	4982      	ldr	r1, [pc, #520]	; (800665c <USB_ActivateEndpoint+0x2e4>)
 8006452:	4011      	ands	r1, r2
 8006454:	4a7e      	ldr	r2, [pc, #504]	; (8006650 <USB_ActivateEndpoint+0x2d8>)
 8006456:	430a      	orrs	r2, r1
 8006458:	b292      	uxth	r2, r2
 800645a:	801a      	strh	r2, [r3, #0]
 800645c:	e03a      	b.n	80064d4 <USB_ActivateEndpoint+0x15c>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800645e:	2650      	movs	r6, #80	; 0x50
 8006460:	5b9d      	ldrh	r5, [r3, r6]
 8006462:	195d      	adds	r5, r3, r5
 8006464:	780a      	ldrb	r2, [r1, #0]
 8006466:	00d2      	lsls	r2, r2, #3
 8006468:	1952      	adds	r2, r2, r5
 800646a:	4c7d      	ldr	r4, [pc, #500]	; (8006660 <USB_ActivateEndpoint+0x2e8>)
 800646c:	46a4      	mov	ip, r4
 800646e:	4462      	add	r2, ip
 8006470:	88cc      	ldrh	r4, [r1, #6]
 8006472:	0864      	lsrs	r4, r4, #1
 8006474:	0064      	lsls	r4, r4, #1
 8006476:	8014      	strh	r4, [r2, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006478:	5b9d      	ldrh	r5, [r3, r6]
 800647a:	195d      	adds	r5, r3, r5
 800647c:	780a      	ldrb	r2, [r1, #0]
 800647e:	00d2      	lsls	r2, r2, #3
 8006480:	1952      	adds	r2, r2, r5
 8006482:	4c78      	ldr	r4, [pc, #480]	; (8006664 <USB_ActivateEndpoint+0x2ec>)
 8006484:	46a4      	mov	ip, r4
 8006486:	4462      	add	r2, ip
 8006488:	690c      	ldr	r4, [r1, #16]
 800648a:	2c00      	cmp	r4, #0
 800648c:	d123      	bne.n	80064d6 <USB_ActivateEndpoint+0x15e>
 800648e:	8814      	ldrh	r4, [r2, #0]
 8006490:	4d75      	ldr	r5, [pc, #468]	; (8006668 <USB_ActivateEndpoint+0x2f0>)
 8006492:	402c      	ands	r4, r5
 8006494:	8014      	strh	r4, [r2, #0]
 8006496:	8814      	ldrh	r4, [r2, #0]
 8006498:	4d74      	ldr	r5, [pc, #464]	; (800666c <USB_ActivateEndpoint+0x2f4>)
 800649a:	432c      	orrs	r4, r5
 800649c:	b2a4      	uxth	r4, r4
 800649e:	8014      	strh	r4, [r2, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80064a0:	780a      	ldrb	r2, [r1, #0]
 80064a2:	0092      	lsls	r2, r2, #2
 80064a4:	189a      	adds	r2, r3, r2
 80064a6:	8814      	ldrh	r4, [r2, #0]
 80064a8:	0464      	lsls	r4, r4, #17
 80064aa:	d506      	bpl.n	80064ba <USB_ActivateEndpoint+0x142>
 80064ac:	8814      	ldrh	r4, [r2, #0]
 80064ae:	4d69      	ldr	r5, [pc, #420]	; (8006654 <USB_ActivateEndpoint+0x2dc>)
 80064b0:	4025      	ands	r5, r4
 80064b2:	4c6f      	ldr	r4, [pc, #444]	; (8006670 <USB_ActivateEndpoint+0x2f8>)
 80064b4:	432c      	orrs	r4, r5
 80064b6:	b2a4      	uxth	r4, r4
 80064b8:	8014      	strh	r4, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80064ba:	780a      	ldrb	r2, [r1, #0]
 80064bc:	0092      	lsls	r2, r2, #2
 80064be:	189b      	adds	r3, r3, r2
 80064c0:	8819      	ldrh	r1, [r3, #0]
 80064c2:	4a6c      	ldr	r2, [pc, #432]	; (8006674 <USB_ActivateEndpoint+0x2fc>)
 80064c4:	4011      	ands	r1, r2
 80064c6:	22c0      	movs	r2, #192	; 0xc0
 80064c8:	0192      	lsls	r2, r2, #6
 80064ca:	4051      	eors	r1, r2
 80064cc:	4a60      	ldr	r2, [pc, #384]	; (8006650 <USB_ActivateEndpoint+0x2d8>)
 80064ce:	430a      	orrs	r2, r1
 80064d0:	b292      	uxth	r2, r2
 80064d2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }

  return ret;
}
 80064d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80064d6:	2c3e      	cmp	r4, #62	; 0x3e
 80064d8:	d807      	bhi.n	80064ea <USB_ActivateEndpoint+0x172>
 80064da:	0865      	lsrs	r5, r4, #1
 80064dc:	07e4      	lsls	r4, r4, #31
 80064de:	d500      	bpl.n	80064e2 <USB_ActivateEndpoint+0x16a>
 80064e0:	3501      	adds	r5, #1
 80064e2:	02ad      	lsls	r5, r5, #10
 80064e4:	b2ad      	uxth	r5, r5
 80064e6:	8015      	strh	r5, [r2, #0]
 80064e8:	e7da      	b.n	80064a0 <USB_ActivateEndpoint+0x128>
 80064ea:	0965      	lsrs	r5, r4, #5
 80064ec:	06e4      	lsls	r4, r4, #27
 80064ee:	d100      	bne.n	80064f2 <USB_ActivateEndpoint+0x17a>
 80064f0:	3d01      	subs	r5, #1
 80064f2:	02ad      	lsls	r5, r5, #10
 80064f4:	b2ad      	uxth	r5, r5
 80064f6:	4c5d      	ldr	r4, [pc, #372]	; (800666c <USB_ActivateEndpoint+0x2f4>)
 80064f8:	4325      	orrs	r5, r4
 80064fa:	b2ad      	uxth	r5, r5
 80064fc:	8015      	strh	r5, [r2, #0]
 80064fe:	e7cf      	b.n	80064a0 <USB_ActivateEndpoint+0x128>
    if (ep->type == EP_TYPE_BULK)
 8006500:	78ca      	ldrb	r2, [r1, #3]
 8006502:	2a02      	cmp	r2, #2
 8006504:	d057      	beq.n	80065b6 <USB_ActivateEndpoint+0x23e>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006506:	780a      	ldrb	r2, [r1, #0]
 8006508:	0092      	lsls	r2, r2, #2
 800650a:	189a      	adds	r2, r3, r2
 800650c:	8814      	ldrh	r4, [r2, #0]
 800650e:	4d5a      	ldr	r5, [pc, #360]	; (8006678 <USB_ActivateEndpoint+0x300>)
 8006510:	4025      	ands	r5, r4
 8006512:	4c4f      	ldr	r4, [pc, #316]	; (8006650 <USB_ActivateEndpoint+0x2d8>)
 8006514:	432c      	orrs	r4, r5
 8006516:	b2a4      	uxth	r4, r4
 8006518:	8014      	strh	r4, [r2, #0]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800651a:	2650      	movs	r6, #80	; 0x50
 800651c:	5b9d      	ldrh	r5, [r3, r6]
 800651e:	195d      	adds	r5, r3, r5
 8006520:	780a      	ldrb	r2, [r1, #0]
 8006522:	00d2      	lsls	r2, r2, #3
 8006524:	1952      	adds	r2, r2, r5
 8006526:	2480      	movs	r4, #128	; 0x80
 8006528:	00e4      	lsls	r4, r4, #3
 800652a:	46a4      	mov	ip, r4
 800652c:	4462      	add	r2, ip
 800652e:	890c      	ldrh	r4, [r1, #8]
 8006530:	0864      	lsrs	r4, r4, #1
 8006532:	0064      	lsls	r4, r4, #1
 8006534:	8014      	strh	r4, [r2, #0]
 8006536:	5b9d      	ldrh	r5, [r3, r6]
 8006538:	195d      	adds	r5, r3, r5
 800653a:	780a      	ldrb	r2, [r1, #0]
 800653c:	00d2      	lsls	r2, r2, #3
 800653e:	1952      	adds	r2, r2, r5
 8006540:	4c47      	ldr	r4, [pc, #284]	; (8006660 <USB_ActivateEndpoint+0x2e8>)
 8006542:	46a4      	mov	ip, r4
 8006544:	4462      	add	r2, ip
 8006546:	894c      	ldrh	r4, [r1, #10]
 8006548:	0864      	lsrs	r4, r4, #1
 800654a:	0064      	lsls	r4, r4, #1
 800654c:	8014      	strh	r4, [r2, #0]
    if (ep->is_in == 0U)
 800654e:	784a      	ldrb	r2, [r1, #1]
 8006550:	2a00      	cmp	r2, #0
 8006552:	d13b      	bne.n	80065cc <USB_ActivateEndpoint+0x254>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006554:	780a      	ldrb	r2, [r1, #0]
 8006556:	0092      	lsls	r2, r2, #2
 8006558:	189a      	adds	r2, r3, r2
 800655a:	8814      	ldrh	r4, [r2, #0]
 800655c:	0464      	lsls	r4, r4, #17
 800655e:	d506      	bpl.n	800656e <USB_ActivateEndpoint+0x1f6>
 8006560:	8814      	ldrh	r4, [r2, #0]
 8006562:	4d3c      	ldr	r5, [pc, #240]	; (8006654 <USB_ActivateEndpoint+0x2dc>)
 8006564:	4025      	ands	r5, r4
 8006566:	4c42      	ldr	r4, [pc, #264]	; (8006670 <USB_ActivateEndpoint+0x2f8>)
 8006568:	432c      	orrs	r4, r5
 800656a:	b2a4      	uxth	r4, r4
 800656c:	8014      	strh	r4, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800656e:	780a      	ldrb	r2, [r1, #0]
 8006570:	0092      	lsls	r2, r2, #2
 8006572:	189a      	adds	r2, r3, r2
 8006574:	8814      	ldrh	r4, [r2, #0]
 8006576:	0664      	lsls	r4, r4, #25
 8006578:	d506      	bpl.n	8006588 <USB_ActivateEndpoint+0x210>
 800657a:	8814      	ldrh	r4, [r2, #0]
 800657c:	4d35      	ldr	r5, [pc, #212]	; (8006654 <USB_ActivateEndpoint+0x2dc>)
 800657e:	4025      	ands	r5, r4
 8006580:	4c35      	ldr	r4, [pc, #212]	; (8006658 <USB_ActivateEndpoint+0x2e0>)
 8006582:	432c      	orrs	r4, r5
 8006584:	b2a4      	uxth	r4, r4
 8006586:	8014      	strh	r4, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006588:	780c      	ldrb	r4, [r1, #0]
 800658a:	00a4      	lsls	r4, r4, #2
 800658c:	191c      	adds	r4, r3, r4
 800658e:	8822      	ldrh	r2, [r4, #0]
 8006590:	4d38      	ldr	r5, [pc, #224]	; (8006674 <USB_ActivateEndpoint+0x2fc>)
 8006592:	4015      	ands	r5, r2
 8006594:	22c0      	movs	r2, #192	; 0xc0
 8006596:	0192      	lsls	r2, r2, #6
 8006598:	406a      	eors	r2, r5
 800659a:	4d2d      	ldr	r5, [pc, #180]	; (8006650 <USB_ActivateEndpoint+0x2d8>)
 800659c:	432a      	orrs	r2, r5
 800659e:	b292      	uxth	r2, r2
 80065a0:	8022      	strh	r2, [r4, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80065a2:	780a      	ldrb	r2, [r1, #0]
 80065a4:	0092      	lsls	r2, r2, #2
 80065a6:	189b      	adds	r3, r3, r2
 80065a8:	881a      	ldrh	r2, [r3, #0]
 80065aa:	492c      	ldr	r1, [pc, #176]	; (800665c <USB_ActivateEndpoint+0x2e4>)
 80065ac:	400a      	ands	r2, r1
 80065ae:	432a      	orrs	r2, r5
 80065b0:	b292      	uxth	r2, r2
 80065b2:	801a      	strh	r2, [r3, #0]
 80065b4:	e78e      	b.n	80064d4 <USB_ActivateEndpoint+0x15c>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80065b6:	780a      	ldrb	r2, [r1, #0]
 80065b8:	0092      	lsls	r2, r2, #2
 80065ba:	189a      	adds	r2, r3, r2
 80065bc:	8814      	ldrh	r4, [r2, #0]
 80065be:	4d25      	ldr	r5, [pc, #148]	; (8006654 <USB_ActivateEndpoint+0x2dc>)
 80065c0:	4025      	ands	r5, r4
 80065c2:	4c2e      	ldr	r4, [pc, #184]	; (800667c <USB_ActivateEndpoint+0x304>)
 80065c4:	432c      	orrs	r4, r5
 80065c6:	b2a4      	uxth	r4, r4
 80065c8:	8014      	strh	r4, [r2, #0]
 80065ca:	e7a6      	b.n	800651a <USB_ActivateEndpoint+0x1a2>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80065cc:	780a      	ldrb	r2, [r1, #0]
 80065ce:	0092      	lsls	r2, r2, #2
 80065d0:	189a      	adds	r2, r3, r2
 80065d2:	8814      	ldrh	r4, [r2, #0]
 80065d4:	0464      	lsls	r4, r4, #17
 80065d6:	d506      	bpl.n	80065e6 <USB_ActivateEndpoint+0x26e>
 80065d8:	8814      	ldrh	r4, [r2, #0]
 80065da:	4d1e      	ldr	r5, [pc, #120]	; (8006654 <USB_ActivateEndpoint+0x2dc>)
 80065dc:	4025      	ands	r5, r4
 80065de:	4c24      	ldr	r4, [pc, #144]	; (8006670 <USB_ActivateEndpoint+0x2f8>)
 80065e0:	432c      	orrs	r4, r5
 80065e2:	b2a4      	uxth	r4, r4
 80065e4:	8014      	strh	r4, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80065e6:	780a      	ldrb	r2, [r1, #0]
 80065e8:	0092      	lsls	r2, r2, #2
 80065ea:	189a      	adds	r2, r3, r2
 80065ec:	8814      	ldrh	r4, [r2, #0]
 80065ee:	0664      	lsls	r4, r4, #25
 80065f0:	d506      	bpl.n	8006600 <USB_ActivateEndpoint+0x288>
 80065f2:	8814      	ldrh	r4, [r2, #0]
 80065f4:	4d17      	ldr	r5, [pc, #92]	; (8006654 <USB_ActivateEndpoint+0x2dc>)
 80065f6:	4025      	ands	r5, r4
 80065f8:	4c17      	ldr	r4, [pc, #92]	; (8006658 <USB_ActivateEndpoint+0x2e0>)
 80065fa:	432c      	orrs	r4, r5
 80065fc:	b2a4      	uxth	r4, r4
 80065fe:	8014      	strh	r4, [r2, #0]
      if (ep->type != EP_TYPE_ISOC)
 8006600:	78ca      	ldrb	r2, [r1, #3]
 8006602:	2a01      	cmp	r2, #1
 8006604:	d017      	beq.n	8006636 <USB_ActivateEndpoint+0x2be>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006606:	780c      	ldrb	r4, [r1, #0]
 8006608:	00a4      	lsls	r4, r4, #2
 800660a:	191c      	adds	r4, r3, r4
 800660c:	8822      	ldrh	r2, [r4, #0]
 800660e:	4d13      	ldr	r5, [pc, #76]	; (800665c <USB_ActivateEndpoint+0x2e4>)
 8006610:	402a      	ands	r2, r5
 8006612:	2520      	movs	r5, #32
 8006614:	406a      	eors	r2, r5
 8006616:	b292      	uxth	r2, r2
 8006618:	4d0d      	ldr	r5, [pc, #52]	; (8006650 <USB_ActivateEndpoint+0x2d8>)
 800661a:	432a      	orrs	r2, r5
 800661c:	b292      	uxth	r2, r2
 800661e:	8022      	strh	r2, [r4, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006620:	780a      	ldrb	r2, [r1, #0]
 8006622:	0092      	lsls	r2, r2, #2
 8006624:	189b      	adds	r3, r3, r2
 8006626:	881a      	ldrh	r2, [r3, #0]
 8006628:	4912      	ldr	r1, [pc, #72]	; (8006674 <USB_ActivateEndpoint+0x2fc>)
 800662a:	4011      	ands	r1, r2
 800662c:	4a08      	ldr	r2, [pc, #32]	; (8006650 <USB_ActivateEndpoint+0x2d8>)
 800662e:	430a      	orrs	r2, r1
 8006630:	b292      	uxth	r2, r2
 8006632:	801a      	strh	r2, [r3, #0]
 8006634:	e74e      	b.n	80064d4 <USB_ActivateEndpoint+0x15c>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006636:	780a      	ldrb	r2, [r1, #0]
 8006638:	0092      	lsls	r2, r2, #2
 800663a:	189a      	adds	r2, r3, r2
 800663c:	8814      	ldrh	r4, [r2, #0]
 800663e:	4d07      	ldr	r5, [pc, #28]	; (800665c <USB_ActivateEndpoint+0x2e4>)
 8006640:	4025      	ands	r5, r4
 8006642:	4c03      	ldr	r4, [pc, #12]	; (8006650 <USB_ActivateEndpoint+0x2d8>)
 8006644:	432c      	orrs	r4, r5
 8006646:	b2a4      	uxth	r4, r4
 8006648:	8014      	strh	r4, [r2, #0]
 800664a:	e7e9      	b.n	8006620 <USB_ActivateEndpoint+0x2a8>
 800664c:	ffff898f 	.word	0xffff898f
 8006650:	ffff8080 	.word	0xffff8080
 8006654:	ffff8f8f 	.word	0xffff8f8f
 8006658:	ffff80c0 	.word	0xffff80c0
 800665c:	ffff8fbf 	.word	0xffff8fbf
 8006660:	00000404 	.word	0x00000404
 8006664:	00000406 	.word	0x00000406
 8006668:	ffff83ff 	.word	0xffff83ff
 800666c:	ffff8000 	.word	0xffff8000
 8006670:	ffffc080 	.word	0xffffc080
 8006674:	ffffbf8f 	.word	0xffffbf8f
 8006678:	ffff8e8f 	.word	0xffff8e8f
 800667c:	ffff8180 	.word	0xffff8180

08006680 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006680:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0U)
 8006682:	7b0b      	ldrb	r3, [r1, #12]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d133      	bne.n	80066f0 <USB_DeactivateEndpoint+0x70>
  {
    if (ep->is_in != 0U)
 8006688:	784b      	ldrb	r3, [r1, #1]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d018      	beq.n	80066c0 <USB_DeactivateEndpoint+0x40>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800668e:	780b      	ldrb	r3, [r1, #0]
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	18c3      	adds	r3, r0, r3
 8006694:	881a      	ldrh	r2, [r3, #0]
 8006696:	0652      	lsls	r2, r2, #25
 8006698:	d506      	bpl.n	80066a8 <USB_DeactivateEndpoint+0x28>
 800669a:	881a      	ldrh	r2, [r3, #0]
 800669c:	4c4e      	ldr	r4, [pc, #312]	; (80067d8 <USB_DeactivateEndpoint+0x158>)
 800669e:	4014      	ands	r4, r2
 80066a0:	4a4e      	ldr	r2, [pc, #312]	; (80067dc <USB_DeactivateEndpoint+0x15c>)
 80066a2:	4322      	orrs	r2, r4
 80066a4:	b292      	uxth	r2, r2
 80066a6:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80066a8:	780b      	ldrb	r3, [r1, #0]
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	18c0      	adds	r0, r0, r3
 80066ae:	8803      	ldrh	r3, [r0, #0]
 80066b0:	4a4b      	ldr	r2, [pc, #300]	; (80067e0 <USB_DeactivateEndpoint+0x160>)
 80066b2:	401a      	ands	r2, r3
 80066b4:	4b4b      	ldr	r3, [pc, #300]	; (80067e4 <USB_DeactivateEndpoint+0x164>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }

  return HAL_OK;
}
 80066bc:	2000      	movs	r0, #0
 80066be:	bd10      	pop	{r4, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80066c0:	780b      	ldrb	r3, [r1, #0]
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	18c3      	adds	r3, r0, r3
 80066c6:	881a      	ldrh	r2, [r3, #0]
 80066c8:	0452      	lsls	r2, r2, #17
 80066ca:	d506      	bpl.n	80066da <USB_DeactivateEndpoint+0x5a>
 80066cc:	881a      	ldrh	r2, [r3, #0]
 80066ce:	4c42      	ldr	r4, [pc, #264]	; (80067d8 <USB_DeactivateEndpoint+0x158>)
 80066d0:	4014      	ands	r4, r2
 80066d2:	4a45      	ldr	r2, [pc, #276]	; (80067e8 <USB_DeactivateEndpoint+0x168>)
 80066d4:	4322      	orrs	r2, r4
 80066d6:	b292      	uxth	r2, r2
 80066d8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80066da:	780b      	ldrb	r3, [r1, #0]
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	18c0      	adds	r0, r0, r3
 80066e0:	8803      	ldrh	r3, [r0, #0]
 80066e2:	4a42      	ldr	r2, [pc, #264]	; (80067ec <USB_DeactivateEndpoint+0x16c>)
 80066e4:	401a      	ands	r2, r3
 80066e6:	4b3f      	ldr	r3, [pc, #252]	; (80067e4 <USB_DeactivateEndpoint+0x164>)
 80066e8:	4313      	orrs	r3, r2
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	8003      	strh	r3, [r0, #0]
 80066ee:	e7e5      	b.n	80066bc <USB_DeactivateEndpoint+0x3c>
    if (ep->is_in == 0U)
 80066f0:	784b      	ldrb	r3, [r1, #1]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d137      	bne.n	8006766 <USB_DeactivateEndpoint+0xe6>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80066f6:	780b      	ldrb	r3, [r1, #0]
 80066f8:	009b      	lsls	r3, r3, #2
 80066fa:	18c3      	adds	r3, r0, r3
 80066fc:	881a      	ldrh	r2, [r3, #0]
 80066fe:	0452      	lsls	r2, r2, #17
 8006700:	d506      	bpl.n	8006710 <USB_DeactivateEndpoint+0x90>
 8006702:	881a      	ldrh	r2, [r3, #0]
 8006704:	4c34      	ldr	r4, [pc, #208]	; (80067d8 <USB_DeactivateEndpoint+0x158>)
 8006706:	4014      	ands	r4, r2
 8006708:	4a37      	ldr	r2, [pc, #220]	; (80067e8 <USB_DeactivateEndpoint+0x168>)
 800670a:	4322      	orrs	r2, r4
 800670c:	b292      	uxth	r2, r2
 800670e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006710:	780b      	ldrb	r3, [r1, #0]
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	18c3      	adds	r3, r0, r3
 8006716:	881a      	ldrh	r2, [r3, #0]
 8006718:	0652      	lsls	r2, r2, #25
 800671a:	d506      	bpl.n	800672a <USB_DeactivateEndpoint+0xaa>
 800671c:	881a      	ldrh	r2, [r3, #0]
 800671e:	4c2e      	ldr	r4, [pc, #184]	; (80067d8 <USB_DeactivateEndpoint+0x158>)
 8006720:	4014      	ands	r4, r2
 8006722:	4a2e      	ldr	r2, [pc, #184]	; (80067dc <USB_DeactivateEndpoint+0x15c>)
 8006724:	4322      	orrs	r2, r4
 8006726:	b292      	uxth	r2, r2
 8006728:	801a      	strh	r2, [r3, #0]
      PCD_TX_DTOG(USBx, ep->num);
 800672a:	780b      	ldrb	r3, [r1, #0]
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	18c3      	adds	r3, r0, r3
 8006730:	881a      	ldrh	r2, [r3, #0]
 8006732:	4c29      	ldr	r4, [pc, #164]	; (80067d8 <USB_DeactivateEndpoint+0x158>)
 8006734:	4014      	ands	r4, r2
 8006736:	4a29      	ldr	r2, [pc, #164]	; (80067dc <USB_DeactivateEndpoint+0x15c>)
 8006738:	4322      	orrs	r2, r4
 800673a:	b292      	uxth	r2, r2
 800673c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800673e:	780c      	ldrb	r4, [r1, #0]
 8006740:	00a4      	lsls	r4, r4, #2
 8006742:	1904      	adds	r4, r0, r4
 8006744:	8823      	ldrh	r3, [r4, #0]
 8006746:	4a29      	ldr	r2, [pc, #164]	; (80067ec <USB_DeactivateEndpoint+0x16c>)
 8006748:	4013      	ands	r3, r2
 800674a:	4a26      	ldr	r2, [pc, #152]	; (80067e4 <USB_DeactivateEndpoint+0x164>)
 800674c:	4313      	orrs	r3, r2
 800674e:	b29b      	uxth	r3, r3
 8006750:	8023      	strh	r3, [r4, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006752:	780b      	ldrb	r3, [r1, #0]
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	18c0      	adds	r0, r0, r3
 8006758:	8803      	ldrh	r3, [r0, #0]
 800675a:	4921      	ldr	r1, [pc, #132]	; (80067e0 <USB_DeactivateEndpoint+0x160>)
 800675c:	400b      	ands	r3, r1
 800675e:	431a      	orrs	r2, r3
 8006760:	b292      	uxth	r2, r2
 8006762:	8002      	strh	r2, [r0, #0]
 8006764:	e7aa      	b.n	80066bc <USB_DeactivateEndpoint+0x3c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006766:	780b      	ldrb	r3, [r1, #0]
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	18c3      	adds	r3, r0, r3
 800676c:	881a      	ldrh	r2, [r3, #0]
 800676e:	0452      	lsls	r2, r2, #17
 8006770:	d506      	bpl.n	8006780 <USB_DeactivateEndpoint+0x100>
 8006772:	881a      	ldrh	r2, [r3, #0]
 8006774:	4c18      	ldr	r4, [pc, #96]	; (80067d8 <USB_DeactivateEndpoint+0x158>)
 8006776:	4014      	ands	r4, r2
 8006778:	4a1b      	ldr	r2, [pc, #108]	; (80067e8 <USB_DeactivateEndpoint+0x168>)
 800677a:	4322      	orrs	r2, r4
 800677c:	b292      	uxth	r2, r2
 800677e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006780:	780b      	ldrb	r3, [r1, #0]
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	18c3      	adds	r3, r0, r3
 8006786:	881a      	ldrh	r2, [r3, #0]
 8006788:	0652      	lsls	r2, r2, #25
 800678a:	d506      	bpl.n	800679a <USB_DeactivateEndpoint+0x11a>
 800678c:	881a      	ldrh	r2, [r3, #0]
 800678e:	4c12      	ldr	r4, [pc, #72]	; (80067d8 <USB_DeactivateEndpoint+0x158>)
 8006790:	4014      	ands	r4, r2
 8006792:	4a12      	ldr	r2, [pc, #72]	; (80067dc <USB_DeactivateEndpoint+0x15c>)
 8006794:	4322      	orrs	r2, r4
 8006796:	b292      	uxth	r2, r2
 8006798:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800679a:	780b      	ldrb	r3, [r1, #0]
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	18c3      	adds	r3, r0, r3
 80067a0:	881a      	ldrh	r2, [r3, #0]
 80067a2:	4c0d      	ldr	r4, [pc, #52]	; (80067d8 <USB_DeactivateEndpoint+0x158>)
 80067a4:	4014      	ands	r4, r2
 80067a6:	4a10      	ldr	r2, [pc, #64]	; (80067e8 <USB_DeactivateEndpoint+0x168>)
 80067a8:	4322      	orrs	r2, r4
 80067aa:	b292      	uxth	r2, r2
 80067ac:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80067ae:	780c      	ldrb	r4, [r1, #0]
 80067b0:	00a4      	lsls	r4, r4, #2
 80067b2:	1904      	adds	r4, r0, r4
 80067b4:	8823      	ldrh	r3, [r4, #0]
 80067b6:	4a0a      	ldr	r2, [pc, #40]	; (80067e0 <USB_DeactivateEndpoint+0x160>)
 80067b8:	4013      	ands	r3, r2
 80067ba:	4a0a      	ldr	r2, [pc, #40]	; (80067e4 <USB_DeactivateEndpoint+0x164>)
 80067bc:	4313      	orrs	r3, r2
 80067be:	b29b      	uxth	r3, r3
 80067c0:	8023      	strh	r3, [r4, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80067c2:	780b      	ldrb	r3, [r1, #0]
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	18c0      	adds	r0, r0, r3
 80067c8:	8803      	ldrh	r3, [r0, #0]
 80067ca:	4908      	ldr	r1, [pc, #32]	; (80067ec <USB_DeactivateEndpoint+0x16c>)
 80067cc:	400b      	ands	r3, r1
 80067ce:	431a      	orrs	r2, r3
 80067d0:	b292      	uxth	r2, r2
 80067d2:	8002      	strh	r2, [r0, #0]
 80067d4:	e772      	b.n	80066bc <USB_DeactivateEndpoint+0x3c>
 80067d6:	46c0      	nop			; (mov r8, r8)
 80067d8:	ffff8f8f 	.word	0xffff8f8f
 80067dc:	ffff80c0 	.word	0xffff80c0
 80067e0:	ffff8fbf 	.word	0xffff8fbf
 80067e4:	ffff8080 	.word	0xffff8080
 80067e8:	ffffc080 	.word	0xffffc080
 80067ec:	ffffbf8f 	.word	0xffffbf8f

080067f0 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 80067f0:	784b      	ldrb	r3, [r1, #1]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00e      	beq.n	8006814 <USB_EPSetStall+0x24>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80067f6:	780b      	ldrb	r3, [r1, #0]
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	18c0      	adds	r0, r0, r3
 80067fc:	8803      	ldrh	r3, [r0, #0]
 80067fe:	4a0c      	ldr	r2, [pc, #48]	; (8006830 <USB_EPSetStall+0x40>)
 8006800:	4013      	ands	r3, r2
 8006802:	2210      	movs	r2, #16
 8006804:	4053      	eors	r3, r2
 8006806:	b29b      	uxth	r3, r3
 8006808:	4a0a      	ldr	r2, [pc, #40]	; (8006834 <USB_EPSetStall+0x44>)
 800680a:	4313      	orrs	r3, r2
 800680c:	b29b      	uxth	r3, r3
 800680e:	8003      	strh	r3, [r0, #0]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 8006810:	2000      	movs	r0, #0
 8006812:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006814:	780b      	ldrb	r3, [r1, #0]
 8006816:	009b      	lsls	r3, r3, #2
 8006818:	18c0      	adds	r0, r0, r3
 800681a:	8802      	ldrh	r2, [r0, #0]
 800681c:	4b06      	ldr	r3, [pc, #24]	; (8006838 <USB_EPSetStall+0x48>)
 800681e:	401a      	ands	r2, r3
 8006820:	2380      	movs	r3, #128	; 0x80
 8006822:	015b      	lsls	r3, r3, #5
 8006824:	405a      	eors	r2, r3
 8006826:	4b03      	ldr	r3, [pc, #12]	; (8006834 <USB_EPSetStall+0x44>)
 8006828:	4313      	orrs	r3, r2
 800682a:	b29b      	uxth	r3, r3
 800682c:	8003      	strh	r3, [r0, #0]
 800682e:	e7ef      	b.n	8006810 <USB_EPSetStall+0x20>
 8006830:	ffff8fbf 	.word	0xffff8fbf
 8006834:	ffff8080 	.word	0xffff8080
 8006838:	ffffbf8f 	.word	0xffffbf8f

0800683c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800683c:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0U)
 800683e:	7b0b      	ldrb	r3, [r1, #12]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d13a      	bne.n	80068ba <USB_EPClearStall+0x7e>
  {
    if (ep->is_in != 0U)
 8006844:	784b      	ldrb	r3, [r1, #1]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d01d      	beq.n	8006886 <USB_EPClearStall+0x4a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800684a:	780b      	ldrb	r3, [r1, #0]
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	18c3      	adds	r3, r0, r3
 8006850:	881a      	ldrh	r2, [r3, #0]
 8006852:	0652      	lsls	r2, r2, #25
 8006854:	d506      	bpl.n	8006864 <USB_EPClearStall+0x28>
 8006856:	881a      	ldrh	r2, [r3, #0]
 8006858:	4c19      	ldr	r4, [pc, #100]	; (80068c0 <USB_EPClearStall+0x84>)
 800685a:	4014      	ands	r4, r2
 800685c:	4a19      	ldr	r2, [pc, #100]	; (80068c4 <USB_EPClearStall+0x88>)
 800685e:	4322      	orrs	r2, r4
 8006860:	b292      	uxth	r2, r2
 8006862:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006864:	78cb      	ldrb	r3, [r1, #3]
 8006866:	2b01      	cmp	r3, #1
 8006868:	d027      	beq.n	80068ba <USB_EPClearStall+0x7e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800686a:	780b      	ldrb	r3, [r1, #0]
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	18c0      	adds	r0, r0, r3
 8006870:	8803      	ldrh	r3, [r0, #0]
 8006872:	4a15      	ldr	r2, [pc, #84]	; (80068c8 <USB_EPClearStall+0x8c>)
 8006874:	4013      	ands	r3, r2
 8006876:	2220      	movs	r2, #32
 8006878:	4053      	eors	r3, r2
 800687a:	b29b      	uxth	r3, r3
 800687c:	4a13      	ldr	r2, [pc, #76]	; (80068cc <USB_EPClearStall+0x90>)
 800687e:	4313      	orrs	r3, r2
 8006880:	b29b      	uxth	r3, r3
 8006882:	8003      	strh	r3, [r0, #0]
 8006884:	e019      	b.n	80068ba <USB_EPClearStall+0x7e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006886:	780b      	ldrb	r3, [r1, #0]
 8006888:	009b      	lsls	r3, r3, #2
 800688a:	18c3      	adds	r3, r0, r3
 800688c:	881a      	ldrh	r2, [r3, #0]
 800688e:	0452      	lsls	r2, r2, #17
 8006890:	d506      	bpl.n	80068a0 <USB_EPClearStall+0x64>
 8006892:	881a      	ldrh	r2, [r3, #0]
 8006894:	4c0a      	ldr	r4, [pc, #40]	; (80068c0 <USB_EPClearStall+0x84>)
 8006896:	4014      	ands	r4, r2
 8006898:	4a0d      	ldr	r2, [pc, #52]	; (80068d0 <USB_EPClearStall+0x94>)
 800689a:	4322      	orrs	r2, r4
 800689c:	b292      	uxth	r2, r2
 800689e:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80068a0:	780b      	ldrb	r3, [r1, #0]
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	18c0      	adds	r0, r0, r3
 80068a6:	8802      	ldrh	r2, [r0, #0]
 80068a8:	4b0a      	ldr	r3, [pc, #40]	; (80068d4 <USB_EPClearStall+0x98>)
 80068aa:	401a      	ands	r2, r3
 80068ac:	23c0      	movs	r3, #192	; 0xc0
 80068ae:	019b      	lsls	r3, r3, #6
 80068b0:	405a      	eors	r2, r3
 80068b2:	4b06      	ldr	r3, [pc, #24]	; (80068cc <USB_EPClearStall+0x90>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	8003      	strh	r3, [r0, #0]
    }
  }

  return HAL_OK;
}
 80068ba:	2000      	movs	r0, #0
 80068bc:	bd10      	pop	{r4, pc}
 80068be:	46c0      	nop			; (mov r8, r8)
 80068c0:	ffff8f8f 	.word	0xffff8f8f
 80068c4:	ffff80c0 	.word	0xffff80c0
 80068c8:	ffff8fbf 	.word	0xffff8fbf
 80068cc:	ffff8080 	.word	0xffff8080
 80068d0:	ffffc080 	.word	0xffffc080
 80068d4:	ffffbf8f 	.word	0xffffbf8f

080068d8 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 80068d8:	2900      	cmp	r1, #0
 80068da:	d102      	bne.n	80068e2 <USB_SetDevAddress+0xa>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80068dc:	234c      	movs	r3, #76	; 0x4c
 80068de:	2280      	movs	r2, #128	; 0x80
 80068e0:	52c2      	strh	r2, [r0, r3]
  }

  return HAL_OK;
}
 80068e2:	2000      	movs	r0, #0
 80068e4:	4770      	bx	lr
	...

080068e8 <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80068e8:	2258      	movs	r2, #88	; 0x58
 80068ea:	5a83      	ldrh	r3, [r0, r2]
 80068ec:	4902      	ldr	r1, [pc, #8]	; (80068f8 <USB_DevConnect+0x10>)
 80068ee:	430b      	orrs	r3, r1
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 80068f4:	2000      	movs	r0, #0
 80068f6:	4770      	bx	lr
 80068f8:	ffff8000 	.word	0xffff8000

080068fc <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80068fc:	2344      	movs	r3, #68	; 0x44
 80068fe:	5ac0      	ldrh	r0, [r0, r3]
 8006900:	b280      	uxth	r0, r0
  return tmpreg;
}
 8006902:	4770      	bx	lr

08006904 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006904:	b510      	push	{r4, lr}
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006906:	3301      	adds	r3, #1
 8006908:	085c      	lsrs	r4, r3, #1
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800690a:	1812      	adds	r2, r2, r0
 800690c:	2380      	movs	r3, #128	; 0x80
 800690e:	00db      	lsls	r3, r3, #3
 8006910:	469c      	mov	ip, r3
 8006912:	4462      	add	r2, ip

  for (i = n; i != 0U; i--)
 8006914:	e007      	b.n	8006926 <USB_WritePMA+0x22>
  {
    temp1 = *pBuf;
 8006916:	7808      	ldrb	r0, [r1, #0]
    pBuf++;
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8006918:	784b      	ldrb	r3, [r1, #1]
 800691a:	021b      	lsls	r3, r3, #8
    *pdwVal = (uint16_t)temp2;
 800691c:	4303      	orrs	r3, r0
 800691e:	8013      	strh	r3, [r2, #0]
    pdwVal++;
 8006920:	3202      	adds	r2, #2

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8006922:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 8006924:	3c01      	subs	r4, #1
 8006926:	2c00      	cmp	r4, #0
 8006928:	d1f5      	bne.n	8006916 <USB_WritePMA+0x12>
  }
}
 800692a:	bd10      	pop	{r4, pc}

0800692c <USB_EPStartXfer>:
{
 800692c:	b570      	push	{r4, r5, r6, lr}
 800692e:	0005      	movs	r5, r0
 8006930:	000c      	movs	r4, r1
  if (ep->is_in == 1U)
 8006932:	784a      	ldrb	r2, [r1, #1]
 8006934:	2a01      	cmp	r2, #1
 8006936:	d02e      	beq.n	8006996 <USB_EPStartXfer+0x6a>
    if (ep->doublebuffer == 0U)
 8006938:	7b0b      	ldrb	r3, [r1, #12]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d000      	beq.n	8006940 <USB_EPStartXfer+0x14>
 800693e:	e253      	b.n	8006de8 <USB_EPStartXfer+0x4bc>
      if (ep->xfer_len > ep->maxpacket)
 8006940:	698b      	ldr	r3, [r1, #24]
 8006942:	6909      	ldr	r1, [r1, #16]
 8006944:	428b      	cmp	r3, r1
 8006946:	d800      	bhi.n	800694a <USB_EPStartXfer+0x1e>
 8006948:	e235      	b.n	8006db6 <USB_EPStartXfer+0x48a>
        ep->xfer_len -= len;
 800694a:	1a5b      	subs	r3, r3, r1
 800694c:	61a3      	str	r3, [r4, #24]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800694e:	2350      	movs	r3, #80	; 0x50
 8006950:	5ae8      	ldrh	r0, [r5, r3]
 8006952:	1828      	adds	r0, r5, r0
 8006954:	7823      	ldrb	r3, [r4, #0]
 8006956:	00db      	lsls	r3, r3, #3
 8006958:	181b      	adds	r3, r3, r0
 800695a:	4aba      	ldr	r2, [pc, #744]	; (8006c44 <USB_EPStartXfer+0x318>)
 800695c:	4694      	mov	ip, r2
 800695e:	4463      	add	r3, ip
 8006960:	2900      	cmp	r1, #0
 8006962:	d000      	beq.n	8006966 <USB_EPStartXfer+0x3a>
 8006964:	e22b      	b.n	8006dbe <USB_EPStartXfer+0x492>
 8006966:	881a      	ldrh	r2, [r3, #0]
 8006968:	49b7      	ldr	r1, [pc, #732]	; (8006c48 <USB_EPStartXfer+0x31c>)
 800696a:	400a      	ands	r2, r1
 800696c:	801a      	strh	r2, [r3, #0]
 800696e:	881a      	ldrh	r2, [r3, #0]
 8006970:	49b6      	ldr	r1, [pc, #728]	; (8006c4c <USB_EPStartXfer+0x320>)
 8006972:	430a      	orrs	r2, r1
 8006974:	b292      	uxth	r2, r2
 8006976:	801a      	strh	r2, [r3, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006978:	7820      	ldrb	r0, [r4, #0]
 800697a:	0080      	lsls	r0, r0, #2
 800697c:	182d      	adds	r5, r5, r0
 800697e:	882a      	ldrh	r2, [r5, #0]
 8006980:	4bb3      	ldr	r3, [pc, #716]	; (8006c50 <USB_EPStartXfer+0x324>)
 8006982:	401a      	ands	r2, r3
 8006984:	23c0      	movs	r3, #192	; 0xc0
 8006986:	019b      	lsls	r3, r3, #6
 8006988:	405a      	eors	r2, r3
 800698a:	4bb2      	ldr	r3, [pc, #712]	; (8006c54 <USB_EPStartXfer+0x328>)
 800698c:	4313      	orrs	r3, r2
 800698e:	b29b      	uxth	r3, r3
 8006990:	802b      	strh	r3, [r5, #0]
  return HAL_OK;
 8006992:	2000      	movs	r0, #0
}
 8006994:	bd70      	pop	{r4, r5, r6, pc}
    if (ep->xfer_len > ep->maxpacket)
 8006996:	698e      	ldr	r6, [r1, #24]
 8006998:	6909      	ldr	r1, [r1, #16]
 800699a:	428e      	cmp	r6, r1
 800699c:	d900      	bls.n	80069a0 <USB_EPStartXfer+0x74>
      len = ep->maxpacket;
 800699e:	000e      	movs	r6, r1
    if (ep->doublebuffer == 0U)
 80069a0:	7b23      	ldrb	r3, [r4, #12]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d024      	beq.n	80069f0 <USB_EPStartXfer+0xc4>
      if (ep->type == EP_TYPE_BULK)
 80069a6:	78e3      	ldrb	r3, [r4, #3]
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d041      	beq.n	8006a30 <USB_EPStartXfer+0x104>
        ep->xfer_len_db -= len;
 80069ac:	6a23      	ldr	r3, [r4, #32]
 80069ae:	1b9b      	subs	r3, r3, r6
 80069b0:	6223      	str	r3, [r4, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80069b2:	7823      	ldrb	r3, [r4, #0]
 80069b4:	0099      	lsls	r1, r3, #2
 80069b6:	1869      	adds	r1, r5, r1
 80069b8:	8809      	ldrh	r1, [r1, #0]
 80069ba:	0649      	lsls	r1, r1, #25
 80069bc:	d400      	bmi.n	80069c0 <USB_EPStartXfer+0x94>
 80069be:	e1be      	b.n	8006d3e <USB_EPStartXfer+0x412>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80069c0:	2a00      	cmp	r2, #0
 80069c2:	d000      	beq.n	80069c6 <USB_EPStartXfer+0x9a>
 80069c4:	e1aa      	b.n	8006d1c <USB_EPStartXfer+0x3f0>
 80069c6:	3250      	adds	r2, #80	; 0x50
 80069c8:	5aaa      	ldrh	r2, [r5, r2]
 80069ca:	18aa      	adds	r2, r5, r2
 80069cc:	00db      	lsls	r3, r3, #3
 80069ce:	189b      	adds	r3, r3, r2
 80069d0:	4a9c      	ldr	r2, [pc, #624]	; (8006c44 <USB_EPStartXfer+0x318>)
 80069d2:	4694      	mov	ip, r2
 80069d4:	4463      	add	r3, ip
 80069d6:	2e00      	cmp	r6, #0
 80069d8:	d000      	beq.n	80069dc <USB_EPStartXfer+0xb0>
 80069da:	e18a      	b.n	8006cf2 <USB_EPStartXfer+0x3c6>
 80069dc:	881a      	ldrh	r2, [r3, #0]
 80069de:	499a      	ldr	r1, [pc, #616]	; (8006c48 <USB_EPStartXfer+0x31c>)
 80069e0:	400a      	ands	r2, r1
 80069e2:	801a      	strh	r2, [r3, #0]
 80069e4:	881a      	ldrh	r2, [r3, #0]
 80069e6:	4999      	ldr	r1, [pc, #612]	; (8006c4c <USB_EPStartXfer+0x320>)
 80069e8:	430a      	orrs	r2, r1
 80069ea:	b292      	uxth	r2, r2
 80069ec:	801a      	strh	r2, [r3, #0]
 80069ee:	e19f      	b.n	8006d30 <USB_EPStartXfer+0x404>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80069f0:	b2b6      	uxth	r6, r6
 80069f2:	88e2      	ldrh	r2, [r4, #6]
 80069f4:	0033      	movs	r3, r6
 80069f6:	6961      	ldr	r1, [r4, #20]
 80069f8:	0028      	movs	r0, r5
 80069fa:	f7ff ff83 	bl	8006904 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80069fe:	2350      	movs	r3, #80	; 0x50
 8006a00:	5ae9      	ldrh	r1, [r5, r3]
 8006a02:	1869      	adds	r1, r5, r1
 8006a04:	7823      	ldrb	r3, [r4, #0]
 8006a06:	00db      	lsls	r3, r3, #3
 8006a08:	185b      	adds	r3, r3, r1
 8006a0a:	4a93      	ldr	r2, [pc, #588]	; (8006c58 <USB_EPStartXfer+0x32c>)
 8006a0c:	4694      	mov	ip, r2
 8006a0e:	4463      	add	r3, ip
 8006a10:	801e      	strh	r6, [r3, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006a12:	7820      	ldrb	r0, [r4, #0]
 8006a14:	0080      	lsls	r0, r0, #2
 8006a16:	182d      	adds	r5, r5, r0
 8006a18:	882b      	ldrh	r3, [r5, #0]
 8006a1a:	4a90      	ldr	r2, [pc, #576]	; (8006c5c <USB_EPStartXfer+0x330>)
 8006a1c:	4013      	ands	r3, r2
 8006a1e:	2230      	movs	r2, #48	; 0x30
 8006a20:	4053      	eors	r3, r2
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	4a8b      	ldr	r2, [pc, #556]	; (8006c54 <USB_EPStartXfer+0x328>)
 8006a26:	4313      	orrs	r3, r2
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	802b      	strh	r3, [r5, #0]
  return HAL_OK;
 8006a2c:	2000      	movs	r0, #0
 8006a2e:	e7b1      	b.n	8006994 <USB_EPStartXfer+0x68>
        if (ep->xfer_len_db > ep->maxpacket)
 8006a30:	6a23      	ldr	r3, [r4, #32]
 8006a32:	4299      	cmp	r1, r3
 8006a34:	d300      	bcc.n	8006a38 <USB_EPStartXfer+0x10c>
 8006a36:	e141      	b.n	8006cbc <USB_EPStartXfer+0x390>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006a38:	7823      	ldrb	r3, [r4, #0]
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	18eb      	adds	r3, r5, r3
 8006a3e:	881a      	ldrh	r2, [r3, #0]
 8006a40:	4987      	ldr	r1, [pc, #540]	; (8006c60 <USB_EPStartXfer+0x334>)
 8006a42:	4011      	ands	r1, r2
 8006a44:	4a87      	ldr	r2, [pc, #540]	; (8006c64 <USB_EPStartXfer+0x338>)
 8006a46:	430a      	orrs	r2, r1
 8006a48:	b292      	uxth	r2, r2
 8006a4a:	801a      	strh	r2, [r3, #0]
          ep->xfer_len_db -= len;
 8006a4c:	6a23      	ldr	r3, [r4, #32]
 8006a4e:	1b9b      	subs	r3, r3, r6
 8006a50:	6223      	str	r3, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006a52:	7823      	ldrb	r3, [r4, #0]
 8006a54:	009a      	lsls	r2, r3, #2
 8006a56:	18aa      	adds	r2, r5, r2
 8006a58:	8812      	ldrh	r2, [r2, #0]
 8006a5a:	0652      	lsls	r2, r2, #25
 8006a5c:	d400      	bmi.n	8006a60 <USB_EPStartXfer+0x134>
 8006a5e:	e08d      	b.n	8006b7c <USB_EPStartXfer+0x250>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a60:	7862      	ldrb	r2, [r4, #1]
 8006a62:	2a00      	cmp	r2, #0
 8006a64:	d128      	bne.n	8006ab8 <USB_EPStartXfer+0x18c>
 8006a66:	3250      	adds	r2, #80	; 0x50
 8006a68:	5aaa      	ldrh	r2, [r5, r2]
 8006a6a:	18aa      	adds	r2, r5, r2
 8006a6c:	00db      	lsls	r3, r3, #3
 8006a6e:	189b      	adds	r3, r3, r2
 8006a70:	4a74      	ldr	r2, [pc, #464]	; (8006c44 <USB_EPStartXfer+0x318>)
 8006a72:	4694      	mov	ip, r2
 8006a74:	4463      	add	r3, ip
 8006a76:	2e00      	cmp	r6, #0
 8006a78:	d109      	bne.n	8006a8e <USB_EPStartXfer+0x162>
 8006a7a:	881a      	ldrh	r2, [r3, #0]
 8006a7c:	4972      	ldr	r1, [pc, #456]	; (8006c48 <USB_EPStartXfer+0x31c>)
 8006a7e:	400a      	ands	r2, r1
 8006a80:	801a      	strh	r2, [r3, #0]
 8006a82:	881a      	ldrh	r2, [r3, #0]
 8006a84:	4971      	ldr	r1, [pc, #452]	; (8006c4c <USB_EPStartXfer+0x320>)
 8006a86:	430a      	orrs	r2, r1
 8006a88:	b292      	uxth	r2, r2
 8006a8a:	801a      	strh	r2, [r3, #0]
 8006a8c:	e016      	b.n	8006abc <USB_EPStartXfer+0x190>
 8006a8e:	2e3e      	cmp	r6, #62	; 0x3e
 8006a90:	d807      	bhi.n	8006aa2 <USB_EPStartXfer+0x176>
 8006a92:	0872      	lsrs	r2, r6, #1
 8006a94:	07f1      	lsls	r1, r6, #31
 8006a96:	d500      	bpl.n	8006a9a <USB_EPStartXfer+0x16e>
 8006a98:	3201      	adds	r2, #1
 8006a9a:	0292      	lsls	r2, r2, #10
 8006a9c:	b292      	uxth	r2, r2
 8006a9e:	801a      	strh	r2, [r3, #0]
 8006aa0:	e00c      	b.n	8006abc <USB_EPStartXfer+0x190>
 8006aa2:	0972      	lsrs	r2, r6, #5
 8006aa4:	06f1      	lsls	r1, r6, #27
 8006aa6:	d100      	bne.n	8006aaa <USB_EPStartXfer+0x17e>
 8006aa8:	3a01      	subs	r2, #1
 8006aaa:	0292      	lsls	r2, r2, #10
 8006aac:	b292      	uxth	r2, r2
 8006aae:	4967      	ldr	r1, [pc, #412]	; (8006c4c <USB_EPStartXfer+0x320>)
 8006ab0:	430a      	orrs	r2, r1
 8006ab2:	b292      	uxth	r2, r2
 8006ab4:	801a      	strh	r2, [r3, #0]
 8006ab6:	e001      	b.n	8006abc <USB_EPStartXfer+0x190>
 8006ab8:	2a01      	cmp	r2, #1
 8006aba:	d026      	beq.n	8006b0a <USB_EPStartXfer+0x1de>
            pmabuffer = ep->pmaaddr1;
 8006abc:	8962      	ldrh	r2, [r4, #10]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006abe:	b2b3      	uxth	r3, r6
 8006ac0:	6961      	ldr	r1, [r4, #20]
 8006ac2:	0028      	movs	r0, r5
 8006ac4:	f7ff ff1e 	bl	8006904 <USB_WritePMA>
            ep->xfer_buff += len;
 8006ac8:	6963      	ldr	r3, [r4, #20]
 8006aca:	199b      	adds	r3, r3, r6
 8006acc:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8006ace:	6a23      	ldr	r3, [r4, #32]
 8006ad0:	6922      	ldr	r2, [r4, #16]
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d924      	bls.n	8006b20 <USB_EPStartXfer+0x1f4>
              ep->xfer_len_db -= len;
 8006ad6:	1b9b      	subs	r3, r3, r6
 8006ad8:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006ada:	7863      	ldrb	r3, [r4, #1]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d138      	bne.n	8006b52 <USB_EPStartXfer+0x226>
 8006ae0:	3350      	adds	r3, #80	; 0x50
 8006ae2:	5ae9      	ldrh	r1, [r5, r3]
 8006ae4:	1869      	adds	r1, r5, r1
 8006ae6:	7823      	ldrb	r3, [r4, #0]
 8006ae8:	00db      	lsls	r3, r3, #3
 8006aea:	185b      	adds	r3, r3, r1
 8006aec:	4a5a      	ldr	r2, [pc, #360]	; (8006c58 <USB_EPStartXfer+0x32c>)
 8006aee:	4694      	mov	ip, r2
 8006af0:	4463      	add	r3, ip
 8006af2:	2e00      	cmp	r6, #0
 8006af4:	d118      	bne.n	8006b28 <USB_EPStartXfer+0x1fc>
 8006af6:	881a      	ldrh	r2, [r3, #0]
 8006af8:	4953      	ldr	r1, [pc, #332]	; (8006c48 <USB_EPStartXfer+0x31c>)
 8006afa:	400a      	ands	r2, r1
 8006afc:	801a      	strh	r2, [r3, #0]
 8006afe:	881a      	ldrh	r2, [r3, #0]
 8006b00:	4952      	ldr	r1, [pc, #328]	; (8006c4c <USB_EPStartXfer+0x320>)
 8006b02:	430a      	orrs	r2, r1
 8006b04:	b292      	uxth	r2, r2
 8006b06:	801a      	strh	r2, [r3, #0]
 8006b08:	e025      	b.n	8006b56 <USB_EPStartXfer+0x22a>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006b0a:	324f      	adds	r2, #79	; 0x4f
 8006b0c:	5aaa      	ldrh	r2, [r5, r2]
 8006b0e:	18aa      	adds	r2, r5, r2
 8006b10:	00db      	lsls	r3, r3, #3
 8006b12:	189b      	adds	r3, r3, r2
 8006b14:	4a4b      	ldr	r2, [pc, #300]	; (8006c44 <USB_EPStartXfer+0x318>)
 8006b16:	4694      	mov	ip, r2
 8006b18:	4463      	add	r3, ip
 8006b1a:	b2b2      	uxth	r2, r6
 8006b1c:	801a      	strh	r2, [r3, #0]
 8006b1e:	e7cd      	b.n	8006abc <USB_EPStartXfer+0x190>
              ep->xfer_len_db = 0U;
 8006b20:	2200      	movs	r2, #0
 8006b22:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8006b24:	001e      	movs	r6, r3
 8006b26:	e7d8      	b.n	8006ada <USB_EPStartXfer+0x1ae>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006b28:	2e3e      	cmp	r6, #62	; 0x3e
 8006b2a:	d807      	bhi.n	8006b3c <USB_EPStartXfer+0x210>
 8006b2c:	0872      	lsrs	r2, r6, #1
 8006b2e:	07f1      	lsls	r1, r6, #31
 8006b30:	d500      	bpl.n	8006b34 <USB_EPStartXfer+0x208>
 8006b32:	3201      	adds	r2, #1
 8006b34:	0292      	lsls	r2, r2, #10
 8006b36:	b292      	uxth	r2, r2
 8006b38:	801a      	strh	r2, [r3, #0]
 8006b3a:	e00c      	b.n	8006b56 <USB_EPStartXfer+0x22a>
 8006b3c:	0972      	lsrs	r2, r6, #5
 8006b3e:	06f1      	lsls	r1, r6, #27
 8006b40:	d100      	bne.n	8006b44 <USB_EPStartXfer+0x218>
 8006b42:	3a01      	subs	r2, #1
 8006b44:	0292      	lsls	r2, r2, #10
 8006b46:	b292      	uxth	r2, r2
 8006b48:	4940      	ldr	r1, [pc, #256]	; (8006c4c <USB_EPStartXfer+0x320>)
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	b292      	uxth	r2, r2
 8006b4e:	801a      	strh	r2, [r3, #0]
 8006b50:	e001      	b.n	8006b56 <USB_EPStartXfer+0x22a>
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d006      	beq.n	8006b64 <USB_EPStartXfer+0x238>
            pmabuffer = ep->pmaaddr0;
 8006b56:	8922      	ldrh	r2, [r4, #8]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b58:	b2b3      	uxth	r3, r6
 8006b5a:	6961      	ldr	r1, [r4, #20]
 8006b5c:	0028      	movs	r0, r5
 8006b5e:	f7ff fed1 	bl	8006904 <USB_WritePMA>
 8006b62:	e756      	b.n	8006a12 <USB_EPStartXfer+0xe6>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006b64:	334f      	adds	r3, #79	; 0x4f
 8006b66:	5aea      	ldrh	r2, [r5, r3]
 8006b68:	18aa      	adds	r2, r5, r2
 8006b6a:	7823      	ldrb	r3, [r4, #0]
 8006b6c:	00db      	lsls	r3, r3, #3
 8006b6e:	189b      	adds	r3, r3, r2
 8006b70:	4a39      	ldr	r2, [pc, #228]	; (8006c58 <USB_EPStartXfer+0x32c>)
 8006b72:	4694      	mov	ip, r2
 8006b74:	4463      	add	r3, ip
 8006b76:	b2b2      	uxth	r2, r6
 8006b78:	801a      	strh	r2, [r3, #0]
 8006b7a:	e7ec      	b.n	8006b56 <USB_EPStartXfer+0x22a>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006b7c:	7862      	ldrb	r2, [r4, #1]
 8006b7e:	2a00      	cmp	r2, #0
 8006b80:	d128      	bne.n	8006bd4 <USB_EPStartXfer+0x2a8>
 8006b82:	3250      	adds	r2, #80	; 0x50
 8006b84:	5aaa      	ldrh	r2, [r5, r2]
 8006b86:	18aa      	adds	r2, r5, r2
 8006b88:	00db      	lsls	r3, r3, #3
 8006b8a:	189b      	adds	r3, r3, r2
 8006b8c:	4a32      	ldr	r2, [pc, #200]	; (8006c58 <USB_EPStartXfer+0x32c>)
 8006b8e:	4694      	mov	ip, r2
 8006b90:	4463      	add	r3, ip
 8006b92:	2e00      	cmp	r6, #0
 8006b94:	d109      	bne.n	8006baa <USB_EPStartXfer+0x27e>
 8006b96:	881a      	ldrh	r2, [r3, #0]
 8006b98:	492b      	ldr	r1, [pc, #172]	; (8006c48 <USB_EPStartXfer+0x31c>)
 8006b9a:	400a      	ands	r2, r1
 8006b9c:	801a      	strh	r2, [r3, #0]
 8006b9e:	881a      	ldrh	r2, [r3, #0]
 8006ba0:	492a      	ldr	r1, [pc, #168]	; (8006c4c <USB_EPStartXfer+0x320>)
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	b292      	uxth	r2, r2
 8006ba6:	801a      	strh	r2, [r3, #0]
 8006ba8:	e016      	b.n	8006bd8 <USB_EPStartXfer+0x2ac>
 8006baa:	2e3e      	cmp	r6, #62	; 0x3e
 8006bac:	d807      	bhi.n	8006bbe <USB_EPStartXfer+0x292>
 8006bae:	0872      	lsrs	r2, r6, #1
 8006bb0:	07f1      	lsls	r1, r6, #31
 8006bb2:	d500      	bpl.n	8006bb6 <USB_EPStartXfer+0x28a>
 8006bb4:	3201      	adds	r2, #1
 8006bb6:	0292      	lsls	r2, r2, #10
 8006bb8:	b292      	uxth	r2, r2
 8006bba:	801a      	strh	r2, [r3, #0]
 8006bbc:	e00c      	b.n	8006bd8 <USB_EPStartXfer+0x2ac>
 8006bbe:	0972      	lsrs	r2, r6, #5
 8006bc0:	06f1      	lsls	r1, r6, #27
 8006bc2:	d100      	bne.n	8006bc6 <USB_EPStartXfer+0x29a>
 8006bc4:	3a01      	subs	r2, #1
 8006bc6:	0292      	lsls	r2, r2, #10
 8006bc8:	b292      	uxth	r2, r2
 8006bca:	4920      	ldr	r1, [pc, #128]	; (8006c4c <USB_EPStartXfer+0x320>)
 8006bcc:	430a      	orrs	r2, r1
 8006bce:	b292      	uxth	r2, r2
 8006bd0:	801a      	strh	r2, [r3, #0]
 8006bd2:	e001      	b.n	8006bd8 <USB_EPStartXfer+0x2ac>
 8006bd4:	2a01      	cmp	r2, #1
 8006bd6:	d026      	beq.n	8006c26 <USB_EPStartXfer+0x2fa>
            pmabuffer = ep->pmaaddr0;
 8006bd8:	8922      	ldrh	r2, [r4, #8]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006bda:	b2b3      	uxth	r3, r6
 8006bdc:	6961      	ldr	r1, [r4, #20]
 8006bde:	0028      	movs	r0, r5
 8006be0:	f7ff fe90 	bl	8006904 <USB_WritePMA>
            ep->xfer_buff += len;
 8006be4:	6963      	ldr	r3, [r4, #20]
 8006be6:	199b      	adds	r3, r3, r6
 8006be8:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8006bea:	6a23      	ldr	r3, [r4, #32]
 8006bec:	6922      	ldr	r2, [r4, #16]
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d924      	bls.n	8006c3c <USB_EPStartXfer+0x310>
              ep->xfer_len_db -= len;
 8006bf2:	1b9b      	subs	r3, r3, r6
 8006bf4:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006bf6:	7863      	ldrb	r3, [r4, #1]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d14a      	bne.n	8006c92 <USB_EPStartXfer+0x366>
 8006bfc:	3350      	adds	r3, #80	; 0x50
 8006bfe:	5ae9      	ldrh	r1, [r5, r3]
 8006c00:	1869      	adds	r1, r5, r1
 8006c02:	7823      	ldrb	r3, [r4, #0]
 8006c04:	00db      	lsls	r3, r3, #3
 8006c06:	185b      	adds	r3, r3, r1
 8006c08:	4a0e      	ldr	r2, [pc, #56]	; (8006c44 <USB_EPStartXfer+0x318>)
 8006c0a:	4694      	mov	ip, r2
 8006c0c:	4463      	add	r3, ip
 8006c0e:	2e00      	cmp	r6, #0
 8006c10:	d12a      	bne.n	8006c68 <USB_EPStartXfer+0x33c>
 8006c12:	881a      	ldrh	r2, [r3, #0]
 8006c14:	490c      	ldr	r1, [pc, #48]	; (8006c48 <USB_EPStartXfer+0x31c>)
 8006c16:	400a      	ands	r2, r1
 8006c18:	801a      	strh	r2, [r3, #0]
 8006c1a:	881a      	ldrh	r2, [r3, #0]
 8006c1c:	490b      	ldr	r1, [pc, #44]	; (8006c4c <USB_EPStartXfer+0x320>)
 8006c1e:	430a      	orrs	r2, r1
 8006c20:	b292      	uxth	r2, r2
 8006c22:	801a      	strh	r2, [r3, #0]
 8006c24:	e037      	b.n	8006c96 <USB_EPStartXfer+0x36a>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006c26:	324f      	adds	r2, #79	; 0x4f
 8006c28:	5aaa      	ldrh	r2, [r5, r2]
 8006c2a:	18aa      	adds	r2, r5, r2
 8006c2c:	00db      	lsls	r3, r3, #3
 8006c2e:	189b      	adds	r3, r3, r2
 8006c30:	4a09      	ldr	r2, [pc, #36]	; (8006c58 <USB_EPStartXfer+0x32c>)
 8006c32:	4694      	mov	ip, r2
 8006c34:	4463      	add	r3, ip
 8006c36:	b2b2      	uxth	r2, r6
 8006c38:	801a      	strh	r2, [r3, #0]
 8006c3a:	e7cd      	b.n	8006bd8 <USB_EPStartXfer+0x2ac>
              ep->xfer_len_db = 0U;
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8006c40:	001e      	movs	r6, r3
 8006c42:	e7d8      	b.n	8006bf6 <USB_EPStartXfer+0x2ca>
 8006c44:	00000406 	.word	0x00000406
 8006c48:	ffff83ff 	.word	0xffff83ff
 8006c4c:	ffff8000 	.word	0xffff8000
 8006c50:	ffffbf8f 	.word	0xffffbf8f
 8006c54:	ffff8080 	.word	0xffff8080
 8006c58:	00000402 	.word	0x00000402
 8006c5c:	ffff8fbf 	.word	0xffff8fbf
 8006c60:	ffff8f8f 	.word	0xffff8f8f
 8006c64:	ffff8180 	.word	0xffff8180
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006c68:	2e3e      	cmp	r6, #62	; 0x3e
 8006c6a:	d807      	bhi.n	8006c7c <USB_EPStartXfer+0x350>
 8006c6c:	0872      	lsrs	r2, r6, #1
 8006c6e:	07f1      	lsls	r1, r6, #31
 8006c70:	d500      	bpl.n	8006c74 <USB_EPStartXfer+0x348>
 8006c72:	3201      	adds	r2, #1
 8006c74:	0292      	lsls	r2, r2, #10
 8006c76:	b292      	uxth	r2, r2
 8006c78:	801a      	strh	r2, [r3, #0]
 8006c7a:	e00c      	b.n	8006c96 <USB_EPStartXfer+0x36a>
 8006c7c:	0972      	lsrs	r2, r6, #5
 8006c7e:	06f1      	lsls	r1, r6, #27
 8006c80:	d100      	bne.n	8006c84 <USB_EPStartXfer+0x358>
 8006c82:	3a01      	subs	r2, #1
 8006c84:	0292      	lsls	r2, r2, #10
 8006c86:	b292      	uxth	r2, r2
 8006c88:	49c2      	ldr	r1, [pc, #776]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006c8a:	430a      	orrs	r2, r1
 8006c8c:	b292      	uxth	r2, r2
 8006c8e:	801a      	strh	r2, [r3, #0]
 8006c90:	e001      	b.n	8006c96 <USB_EPStartXfer+0x36a>
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d006      	beq.n	8006ca4 <USB_EPStartXfer+0x378>
            pmabuffer = ep->pmaaddr1;
 8006c96:	8962      	ldrh	r2, [r4, #10]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006c98:	b2b3      	uxth	r3, r6
 8006c9a:	6961      	ldr	r1, [r4, #20]
 8006c9c:	0028      	movs	r0, r5
 8006c9e:	f7ff fe31 	bl	8006904 <USB_WritePMA>
 8006ca2:	e6b6      	b.n	8006a12 <USB_EPStartXfer+0xe6>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006ca4:	334f      	adds	r3, #79	; 0x4f
 8006ca6:	5aea      	ldrh	r2, [r5, r3]
 8006ca8:	18aa      	adds	r2, r5, r2
 8006caa:	7823      	ldrb	r3, [r4, #0]
 8006cac:	00db      	lsls	r3, r3, #3
 8006cae:	189b      	adds	r3, r3, r2
 8006cb0:	4ab9      	ldr	r2, [pc, #740]	; (8006f98 <USB_EPStartXfer+0x66c>)
 8006cb2:	4694      	mov	ip, r2
 8006cb4:	4463      	add	r3, ip
 8006cb6:	b2b2      	uxth	r2, r6
 8006cb8:	801a      	strh	r2, [r3, #0]
 8006cba:	e7ec      	b.n	8006c96 <USB_EPStartXfer+0x36a>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006cbc:	7822      	ldrb	r2, [r4, #0]
 8006cbe:	0092      	lsls	r2, r2, #2
 8006cc0:	18aa      	adds	r2, r5, r2
 8006cc2:	8811      	ldrh	r1, [r2, #0]
 8006cc4:	48b5      	ldr	r0, [pc, #724]	; (8006f9c <USB_EPStartXfer+0x670>)
 8006cc6:	4008      	ands	r0, r1
 8006cc8:	49b5      	ldr	r1, [pc, #724]	; (8006fa0 <USB_EPStartXfer+0x674>)
 8006cca:	4301      	orrs	r1, r0
 8006ccc:	b289      	uxth	r1, r1
 8006cce:	8011      	strh	r1, [r2, #0]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006cd0:	2250      	movs	r2, #80	; 0x50
 8006cd2:	5aa8      	ldrh	r0, [r5, r2]
 8006cd4:	1828      	adds	r0, r5, r0
 8006cd6:	7822      	ldrb	r2, [r4, #0]
 8006cd8:	00d2      	lsls	r2, r2, #3
 8006cda:	1812      	adds	r2, r2, r0
 8006cdc:	49b1      	ldr	r1, [pc, #708]	; (8006fa4 <USB_EPStartXfer+0x678>)
 8006cde:	468c      	mov	ip, r1
 8006ce0:	4462      	add	r2, ip
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	8013      	strh	r3, [r2, #0]
          pmabuffer = ep->pmaaddr0;
 8006ce6:	8922      	ldrh	r2, [r4, #8]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006ce8:	6961      	ldr	r1, [r4, #20]
 8006cea:	0028      	movs	r0, r5
 8006cec:	f7ff fe0a 	bl	8006904 <USB_WritePMA>
 8006cf0:	e68f      	b.n	8006a12 <USB_EPStartXfer+0xe6>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006cf2:	2e3e      	cmp	r6, #62	; 0x3e
 8006cf4:	d807      	bhi.n	8006d06 <USB_EPStartXfer+0x3da>
 8006cf6:	0872      	lsrs	r2, r6, #1
 8006cf8:	07f1      	lsls	r1, r6, #31
 8006cfa:	d500      	bpl.n	8006cfe <USB_EPStartXfer+0x3d2>
 8006cfc:	3201      	adds	r2, #1
 8006cfe:	0292      	lsls	r2, r2, #10
 8006d00:	b292      	uxth	r2, r2
 8006d02:	801a      	strh	r2, [r3, #0]
 8006d04:	e014      	b.n	8006d30 <USB_EPStartXfer+0x404>
 8006d06:	0972      	lsrs	r2, r6, #5
 8006d08:	06f1      	lsls	r1, r6, #27
 8006d0a:	d100      	bne.n	8006d0e <USB_EPStartXfer+0x3e2>
 8006d0c:	3a01      	subs	r2, #1
 8006d0e:	0292      	lsls	r2, r2, #10
 8006d10:	b292      	uxth	r2, r2
 8006d12:	49a0      	ldr	r1, [pc, #640]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006d14:	430a      	orrs	r2, r1
 8006d16:	b292      	uxth	r2, r2
 8006d18:	801a      	strh	r2, [r3, #0]
 8006d1a:	e009      	b.n	8006d30 <USB_EPStartXfer+0x404>
 8006d1c:	2250      	movs	r2, #80	; 0x50
 8006d1e:	5aaa      	ldrh	r2, [r5, r2]
 8006d20:	18aa      	adds	r2, r5, r2
 8006d22:	00db      	lsls	r3, r3, #3
 8006d24:	189b      	adds	r3, r3, r2
 8006d26:	4a9c      	ldr	r2, [pc, #624]	; (8006f98 <USB_EPStartXfer+0x66c>)
 8006d28:	4694      	mov	ip, r2
 8006d2a:	4463      	add	r3, ip
 8006d2c:	b2b2      	uxth	r2, r6
 8006d2e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006d30:	8962      	ldrh	r2, [r4, #10]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d32:	b2b3      	uxth	r3, r6
 8006d34:	6961      	ldr	r1, [r4, #20]
 8006d36:	0028      	movs	r0, r5
 8006d38:	f7ff fde4 	bl	8006904 <USB_WritePMA>
 8006d3c:	e669      	b.n	8006a12 <USB_EPStartXfer+0xe6>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006d3e:	2a00      	cmp	r2, #0
 8006d40:	d128      	bne.n	8006d94 <USB_EPStartXfer+0x468>
 8006d42:	3250      	adds	r2, #80	; 0x50
 8006d44:	5aaa      	ldrh	r2, [r5, r2]
 8006d46:	18aa      	adds	r2, r5, r2
 8006d48:	00db      	lsls	r3, r3, #3
 8006d4a:	189b      	adds	r3, r3, r2
 8006d4c:	4a95      	ldr	r2, [pc, #596]	; (8006fa4 <USB_EPStartXfer+0x678>)
 8006d4e:	4694      	mov	ip, r2
 8006d50:	4463      	add	r3, ip
 8006d52:	2e00      	cmp	r6, #0
 8006d54:	d109      	bne.n	8006d6a <USB_EPStartXfer+0x43e>
 8006d56:	881a      	ldrh	r2, [r3, #0]
 8006d58:	4993      	ldr	r1, [pc, #588]	; (8006fa8 <USB_EPStartXfer+0x67c>)
 8006d5a:	400a      	ands	r2, r1
 8006d5c:	801a      	strh	r2, [r3, #0]
 8006d5e:	881a      	ldrh	r2, [r3, #0]
 8006d60:	498c      	ldr	r1, [pc, #560]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006d62:	430a      	orrs	r2, r1
 8006d64:	b292      	uxth	r2, r2
 8006d66:	801a      	strh	r2, [r3, #0]
 8006d68:	e01e      	b.n	8006da8 <USB_EPStartXfer+0x47c>
 8006d6a:	2e3e      	cmp	r6, #62	; 0x3e
 8006d6c:	d807      	bhi.n	8006d7e <USB_EPStartXfer+0x452>
 8006d6e:	0872      	lsrs	r2, r6, #1
 8006d70:	07f1      	lsls	r1, r6, #31
 8006d72:	d500      	bpl.n	8006d76 <USB_EPStartXfer+0x44a>
 8006d74:	3201      	adds	r2, #1
 8006d76:	0292      	lsls	r2, r2, #10
 8006d78:	b292      	uxth	r2, r2
 8006d7a:	801a      	strh	r2, [r3, #0]
 8006d7c:	e014      	b.n	8006da8 <USB_EPStartXfer+0x47c>
 8006d7e:	0972      	lsrs	r2, r6, #5
 8006d80:	06f1      	lsls	r1, r6, #27
 8006d82:	d100      	bne.n	8006d86 <USB_EPStartXfer+0x45a>
 8006d84:	3a01      	subs	r2, #1
 8006d86:	0292      	lsls	r2, r2, #10
 8006d88:	b292      	uxth	r2, r2
 8006d8a:	4982      	ldr	r1, [pc, #520]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	b292      	uxth	r2, r2
 8006d90:	801a      	strh	r2, [r3, #0]
 8006d92:	e009      	b.n	8006da8 <USB_EPStartXfer+0x47c>
 8006d94:	2250      	movs	r2, #80	; 0x50
 8006d96:	5aaa      	ldrh	r2, [r5, r2]
 8006d98:	18aa      	adds	r2, r5, r2
 8006d9a:	00db      	lsls	r3, r3, #3
 8006d9c:	189b      	adds	r3, r3, r2
 8006d9e:	4a81      	ldr	r2, [pc, #516]	; (8006fa4 <USB_EPStartXfer+0x678>)
 8006da0:	4694      	mov	ip, r2
 8006da2:	4463      	add	r3, ip
 8006da4:	b2b2      	uxth	r2, r6
 8006da6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006da8:	8922      	ldrh	r2, [r4, #8]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006daa:	b2b3      	uxth	r3, r6
 8006dac:	6961      	ldr	r1, [r4, #20]
 8006dae:	0028      	movs	r0, r5
 8006db0:	f7ff fda8 	bl	8006904 <USB_WritePMA>
 8006db4:	e62d      	b.n	8006a12 <USB_EPStartXfer+0xe6>
        ep->xfer_len = 0U;
 8006db6:	2200      	movs	r2, #0
 8006db8:	61a2      	str	r2, [r4, #24]
        len = ep->xfer_len;
 8006dba:	0019      	movs	r1, r3
 8006dbc:	e5c7      	b.n	800694e <USB_EPStartXfer+0x22>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006dbe:	293e      	cmp	r1, #62	; 0x3e
 8006dc0:	d807      	bhi.n	8006dd2 <USB_EPStartXfer+0x4a6>
 8006dc2:	084a      	lsrs	r2, r1, #1
 8006dc4:	07c9      	lsls	r1, r1, #31
 8006dc6:	d500      	bpl.n	8006dca <USB_EPStartXfer+0x49e>
 8006dc8:	3201      	adds	r2, #1
 8006dca:	0292      	lsls	r2, r2, #10
 8006dcc:	b292      	uxth	r2, r2
 8006dce:	801a      	strh	r2, [r3, #0]
 8006dd0:	e5d2      	b.n	8006978 <USB_EPStartXfer+0x4c>
 8006dd2:	094a      	lsrs	r2, r1, #5
 8006dd4:	06c9      	lsls	r1, r1, #27
 8006dd6:	d100      	bne.n	8006dda <USB_EPStartXfer+0x4ae>
 8006dd8:	3a01      	subs	r2, #1
 8006dda:	0292      	lsls	r2, r2, #10
 8006ddc:	b292      	uxth	r2, r2
 8006dde:	496d      	ldr	r1, [pc, #436]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006de0:	430a      	orrs	r2, r1
 8006de2:	b292      	uxth	r2, r2
 8006de4:	801a      	strh	r2, [r3, #0]
 8006de6:	e5c7      	b.n	8006978 <USB_EPStartXfer+0x4c>
      if (ep->type == EP_TYPE_BULK)
 8006de8:	78cb      	ldrb	r3, [r1, #3]
 8006dea:	2b02      	cmp	r3, #2
 8006dec:	d03a      	beq.n	8006e64 <USB_EPStartXfer+0x538>
      else if (ep->type == EP_TYPE_ISOC)
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d000      	beq.n	8006df4 <USB_EPStartXfer+0x4c8>
 8006df2:	e105      	b.n	8007000 <USB_EPStartXfer+0x6d4>
        if (ep->xfer_len > ep->maxpacket)
 8006df4:	6989      	ldr	r1, [r1, #24]
 8006df6:	6923      	ldr	r3, [r4, #16]
 8006df8:	4299      	cmp	r1, r3
 8006dfa:	d800      	bhi.n	8006dfe <USB_EPStartXfer+0x4d2>
 8006dfc:	e0b1      	b.n	8006f62 <USB_EPStartXfer+0x636>
          ep->xfer_len -= len;
 8006dfe:	1ac9      	subs	r1, r1, r3
 8006e00:	61a1      	str	r1, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006e02:	2a00      	cmp	r2, #0
 8006e04:	d114      	bne.n	8006e30 <USB_EPStartXfer+0x504>
 8006e06:	3250      	adds	r2, #80	; 0x50
 8006e08:	5aa8      	ldrh	r0, [r5, r2]
 8006e0a:	1828      	adds	r0, r5, r0
 8006e0c:	7822      	ldrb	r2, [r4, #0]
 8006e0e:	00d2      	lsls	r2, r2, #3
 8006e10:	1812      	adds	r2, r2, r0
 8006e12:	4964      	ldr	r1, [pc, #400]	; (8006fa4 <USB_EPStartXfer+0x678>)
 8006e14:	468c      	mov	ip, r1
 8006e16:	4462      	add	r2, ip
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d000      	beq.n	8006e1e <USB_EPStartXfer+0x4f2>
 8006e1c:	e0a5      	b.n	8006f6a <USB_EPStartXfer+0x63e>
 8006e1e:	8811      	ldrh	r1, [r2, #0]
 8006e20:	4861      	ldr	r0, [pc, #388]	; (8006fa8 <USB_EPStartXfer+0x67c>)
 8006e22:	4001      	ands	r1, r0
 8006e24:	8011      	strh	r1, [r2, #0]
 8006e26:	8811      	ldrh	r1, [r2, #0]
 8006e28:	485a      	ldr	r0, [pc, #360]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006e2a:	4301      	orrs	r1, r0
 8006e2c:	b289      	uxth	r1, r1
 8006e2e:	8011      	strh	r1, [r2, #0]
 8006e30:	7862      	ldrb	r2, [r4, #1]
 8006e32:	2a00      	cmp	r2, #0
 8006e34:	d000      	beq.n	8006e38 <USB_EPStartXfer+0x50c>
 8006e36:	e0d4      	b.n	8006fe2 <USB_EPStartXfer+0x6b6>
 8006e38:	3250      	adds	r2, #80	; 0x50
 8006e3a:	5aa8      	ldrh	r0, [r5, r2]
 8006e3c:	1828      	adds	r0, r5, r0
 8006e3e:	7822      	ldrb	r2, [r4, #0]
 8006e40:	00d2      	lsls	r2, r2, #3
 8006e42:	1812      	adds	r2, r2, r0
 8006e44:	4954      	ldr	r1, [pc, #336]	; (8006f98 <USB_EPStartXfer+0x66c>)
 8006e46:	468c      	mov	ip, r1
 8006e48:	4462      	add	r2, ip
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d000      	beq.n	8006e50 <USB_EPStartXfer+0x524>
 8006e4e:	e0b3      	b.n	8006fb8 <USB_EPStartXfer+0x68c>
 8006e50:	8813      	ldrh	r3, [r2, #0]
 8006e52:	4955      	ldr	r1, [pc, #340]	; (8006fa8 <USB_EPStartXfer+0x67c>)
 8006e54:	400b      	ands	r3, r1
 8006e56:	8013      	strh	r3, [r2, #0]
 8006e58:	8813      	ldrh	r3, [r2, #0]
 8006e5a:	494e      	ldr	r1, [pc, #312]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006e5c:	430b      	orrs	r3, r1
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	8013      	strh	r3, [r2, #0]
 8006e62:	e589      	b.n	8006978 <USB_EPStartXfer+0x4c>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006e64:	2a00      	cmp	r2, #0
 8006e66:	d114      	bne.n	8006e92 <USB_EPStartXfer+0x566>
 8006e68:	334e      	adds	r3, #78	; 0x4e
 8006e6a:	5ac1      	ldrh	r1, [r0, r3]
 8006e6c:	1841      	adds	r1, r0, r1
 8006e6e:	7823      	ldrb	r3, [r4, #0]
 8006e70:	00db      	lsls	r3, r3, #3
 8006e72:	185b      	adds	r3, r3, r1
 8006e74:	4a4b      	ldr	r2, [pc, #300]	; (8006fa4 <USB_EPStartXfer+0x678>)
 8006e76:	4694      	mov	ip, r2
 8006e78:	4463      	add	r3, ip
 8006e7a:	6922      	ldr	r2, [r4, #16]
 8006e7c:	2a00      	cmp	r2, #0
 8006e7e:	d121      	bne.n	8006ec4 <USB_EPStartXfer+0x598>
 8006e80:	881a      	ldrh	r2, [r3, #0]
 8006e82:	4949      	ldr	r1, [pc, #292]	; (8006fa8 <USB_EPStartXfer+0x67c>)
 8006e84:	400a      	ands	r2, r1
 8006e86:	801a      	strh	r2, [r3, #0]
 8006e88:	881a      	ldrh	r2, [r3, #0]
 8006e8a:	4942      	ldr	r1, [pc, #264]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006e8c:	430a      	orrs	r2, r1
 8006e8e:	b292      	uxth	r2, r2
 8006e90:	801a      	strh	r2, [r3, #0]
 8006e92:	7863      	ldrb	r3, [r4, #1]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d13f      	bne.n	8006f18 <USB_EPStartXfer+0x5ec>
 8006e98:	3350      	adds	r3, #80	; 0x50
 8006e9a:	5ae9      	ldrh	r1, [r5, r3]
 8006e9c:	1869      	adds	r1, r5, r1
 8006e9e:	7823      	ldrb	r3, [r4, #0]
 8006ea0:	00db      	lsls	r3, r3, #3
 8006ea2:	185b      	adds	r3, r3, r1
 8006ea4:	4a3c      	ldr	r2, [pc, #240]	; (8006f98 <USB_EPStartXfer+0x66c>)
 8006ea6:	4694      	mov	ip, r2
 8006ea8:	4463      	add	r3, ip
 8006eaa:	6922      	ldr	r2, [r4, #16]
 8006eac:	2a00      	cmp	r2, #0
 8006eae:	d11e      	bne.n	8006eee <USB_EPStartXfer+0x5c2>
 8006eb0:	881a      	ldrh	r2, [r3, #0]
 8006eb2:	493d      	ldr	r1, [pc, #244]	; (8006fa8 <USB_EPStartXfer+0x67c>)
 8006eb4:	400a      	ands	r2, r1
 8006eb6:	801a      	strh	r2, [r3, #0]
 8006eb8:	881a      	ldrh	r2, [r3, #0]
 8006eba:	4936      	ldr	r1, [pc, #216]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	b292      	uxth	r2, r2
 8006ec0:	801a      	strh	r2, [r3, #0]
 8006ec2:	e02b      	b.n	8006f1c <USB_EPStartXfer+0x5f0>
 8006ec4:	2a3e      	cmp	r2, #62	; 0x3e
 8006ec6:	d807      	bhi.n	8006ed8 <USB_EPStartXfer+0x5ac>
 8006ec8:	0851      	lsrs	r1, r2, #1
 8006eca:	07d2      	lsls	r2, r2, #31
 8006ecc:	d500      	bpl.n	8006ed0 <USB_EPStartXfer+0x5a4>
 8006ece:	3101      	adds	r1, #1
 8006ed0:	0289      	lsls	r1, r1, #10
 8006ed2:	b289      	uxth	r1, r1
 8006ed4:	8019      	strh	r1, [r3, #0]
 8006ed6:	e7dc      	b.n	8006e92 <USB_EPStartXfer+0x566>
 8006ed8:	0951      	lsrs	r1, r2, #5
 8006eda:	06d2      	lsls	r2, r2, #27
 8006edc:	d100      	bne.n	8006ee0 <USB_EPStartXfer+0x5b4>
 8006ede:	3901      	subs	r1, #1
 8006ee0:	0289      	lsls	r1, r1, #10
 8006ee2:	b289      	uxth	r1, r1
 8006ee4:	4a2b      	ldr	r2, [pc, #172]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006ee6:	4311      	orrs	r1, r2
 8006ee8:	b289      	uxth	r1, r1
 8006eea:	8019      	strh	r1, [r3, #0]
 8006eec:	e7d1      	b.n	8006e92 <USB_EPStartXfer+0x566>
 8006eee:	2a3e      	cmp	r2, #62	; 0x3e
 8006ef0:	d807      	bhi.n	8006f02 <USB_EPStartXfer+0x5d6>
 8006ef2:	0851      	lsrs	r1, r2, #1
 8006ef4:	07d2      	lsls	r2, r2, #31
 8006ef6:	d500      	bpl.n	8006efa <USB_EPStartXfer+0x5ce>
 8006ef8:	3101      	adds	r1, #1
 8006efa:	0289      	lsls	r1, r1, #10
 8006efc:	b289      	uxth	r1, r1
 8006efe:	8019      	strh	r1, [r3, #0]
 8006f00:	e00c      	b.n	8006f1c <USB_EPStartXfer+0x5f0>
 8006f02:	0951      	lsrs	r1, r2, #5
 8006f04:	06d2      	lsls	r2, r2, #27
 8006f06:	d100      	bne.n	8006f0a <USB_EPStartXfer+0x5de>
 8006f08:	3901      	subs	r1, #1
 8006f0a:	0289      	lsls	r1, r1, #10
 8006f0c:	b289      	uxth	r1, r1
 8006f0e:	4a21      	ldr	r2, [pc, #132]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006f10:	4311      	orrs	r1, r2
 8006f12:	b289      	uxth	r1, r1
 8006f14:	8019      	strh	r1, [r3, #0]
 8006f16:	e001      	b.n	8006f1c <USB_EPStartXfer+0x5f0>
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d016      	beq.n	8006f4a <USB_EPStartXfer+0x61e>
        if (ep->xfer_count != 0U)
 8006f1c:	69e3      	ldr	r3, [r4, #28]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d100      	bne.n	8006f24 <USB_EPStartXfer+0x5f8>
 8006f22:	e529      	b.n	8006978 <USB_EPStartXfer+0x4c>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006f24:	7823      	ldrb	r3, [r4, #0]
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	18eb      	adds	r3, r5, r3
 8006f2a:	881a      	ldrh	r2, [r3, #0]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006f2c:	491f      	ldr	r1, [pc, #124]	; (8006fac <USB_EPStartXfer+0x680>)
 8006f2e:	400a      	ands	r2, r1
 8006f30:	428a      	cmp	r2, r1
 8006f32:	d002      	beq.n	8006f3a <USB_EPStartXfer+0x60e>
 8006f34:	2a00      	cmp	r2, #0
 8006f36:	d000      	beq.n	8006f3a <USB_EPStartXfer+0x60e>
 8006f38:	e51e      	b.n	8006978 <USB_EPStartXfer+0x4c>
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8006f3a:	881a      	ldrh	r2, [r3, #0]
 8006f3c:	491c      	ldr	r1, [pc, #112]	; (8006fb0 <USB_EPStartXfer+0x684>)
 8006f3e:	4011      	ands	r1, r2
 8006f40:	4a1c      	ldr	r2, [pc, #112]	; (8006fb4 <USB_EPStartXfer+0x688>)
 8006f42:	430a      	orrs	r2, r1
 8006f44:	b292      	uxth	r2, r2
 8006f46:	801a      	strh	r2, [r3, #0]
 8006f48:	e516      	b.n	8006978 <USB_EPStartXfer+0x4c>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006f4a:	334f      	adds	r3, #79	; 0x4f
 8006f4c:	5ae9      	ldrh	r1, [r5, r3]
 8006f4e:	1869      	adds	r1, r5, r1
 8006f50:	7823      	ldrb	r3, [r4, #0]
 8006f52:	00db      	lsls	r3, r3, #3
 8006f54:	185b      	adds	r3, r3, r1
 8006f56:	4a10      	ldr	r2, [pc, #64]	; (8006f98 <USB_EPStartXfer+0x66c>)
 8006f58:	4694      	mov	ip, r2
 8006f5a:	4463      	add	r3, ip
 8006f5c:	8a22      	ldrh	r2, [r4, #16]
 8006f5e:	801a      	strh	r2, [r3, #0]
 8006f60:	e7dc      	b.n	8006f1c <USB_EPStartXfer+0x5f0>
          ep->xfer_len = 0U;
 8006f62:	2300      	movs	r3, #0
 8006f64:	61a3      	str	r3, [r4, #24]
          len = ep->xfer_len;
 8006f66:	000b      	movs	r3, r1
 8006f68:	e74b      	b.n	8006e02 <USB_EPStartXfer+0x4d6>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006f6a:	2b3e      	cmp	r3, #62	; 0x3e
 8006f6c:	d807      	bhi.n	8006f7e <USB_EPStartXfer+0x652>
 8006f6e:	0859      	lsrs	r1, r3, #1
 8006f70:	07d8      	lsls	r0, r3, #31
 8006f72:	d500      	bpl.n	8006f76 <USB_EPStartXfer+0x64a>
 8006f74:	3101      	adds	r1, #1
 8006f76:	0289      	lsls	r1, r1, #10
 8006f78:	b289      	uxth	r1, r1
 8006f7a:	8011      	strh	r1, [r2, #0]
 8006f7c:	e758      	b.n	8006e30 <USB_EPStartXfer+0x504>
 8006f7e:	0959      	lsrs	r1, r3, #5
 8006f80:	06d8      	lsls	r0, r3, #27
 8006f82:	d100      	bne.n	8006f86 <USB_EPStartXfer+0x65a>
 8006f84:	3901      	subs	r1, #1
 8006f86:	0289      	lsls	r1, r1, #10
 8006f88:	b289      	uxth	r1, r1
 8006f8a:	4802      	ldr	r0, [pc, #8]	; (8006f94 <USB_EPStartXfer+0x668>)
 8006f8c:	4301      	orrs	r1, r0
 8006f8e:	b289      	uxth	r1, r1
 8006f90:	8011      	strh	r1, [r2, #0]
 8006f92:	e74d      	b.n	8006e30 <USB_EPStartXfer+0x504>
 8006f94:	ffff8000 	.word	0xffff8000
 8006f98:	00000406 	.word	0x00000406
 8006f9c:	ffff8e8f 	.word	0xffff8e8f
 8006fa0:	ffff8080 	.word	0xffff8080
 8006fa4:	00000402 	.word	0x00000402
 8006fa8:	ffff83ff 	.word	0xffff83ff
 8006fac:	00004040 	.word	0x00004040
 8006fb0:	ffff8f8f 	.word	0xffff8f8f
 8006fb4:	ffff80c0 	.word	0xffff80c0
 8006fb8:	2b3e      	cmp	r3, #62	; 0x3e
 8006fba:	d807      	bhi.n	8006fcc <USB_EPStartXfer+0x6a0>
 8006fbc:	0859      	lsrs	r1, r3, #1
 8006fbe:	07db      	lsls	r3, r3, #31
 8006fc0:	d500      	bpl.n	8006fc4 <USB_EPStartXfer+0x698>
 8006fc2:	3101      	adds	r1, #1
 8006fc4:	0289      	lsls	r1, r1, #10
 8006fc6:	b289      	uxth	r1, r1
 8006fc8:	8011      	strh	r1, [r2, #0]
 8006fca:	e4d5      	b.n	8006978 <USB_EPStartXfer+0x4c>
 8006fcc:	0959      	lsrs	r1, r3, #5
 8006fce:	06db      	lsls	r3, r3, #27
 8006fd0:	d100      	bne.n	8006fd4 <USB_EPStartXfer+0x6a8>
 8006fd2:	3901      	subs	r1, #1
 8006fd4:	0289      	lsls	r1, r1, #10
 8006fd6:	b289      	uxth	r1, r1
 8006fd8:	4b0a      	ldr	r3, [pc, #40]	; (8007004 <USB_EPStartXfer+0x6d8>)
 8006fda:	4319      	orrs	r1, r3
 8006fdc:	b289      	uxth	r1, r1
 8006fde:	8011      	strh	r1, [r2, #0]
 8006fe0:	e4ca      	b.n	8006978 <USB_EPStartXfer+0x4c>
 8006fe2:	2a01      	cmp	r2, #1
 8006fe4:	d000      	beq.n	8006fe8 <USB_EPStartXfer+0x6bc>
 8006fe6:	e4c7      	b.n	8006978 <USB_EPStartXfer+0x4c>
 8006fe8:	324f      	adds	r2, #79	; 0x4f
 8006fea:	5aa8      	ldrh	r0, [r5, r2]
 8006fec:	1828      	adds	r0, r5, r0
 8006fee:	7822      	ldrb	r2, [r4, #0]
 8006ff0:	00d2      	lsls	r2, r2, #3
 8006ff2:	1812      	adds	r2, r2, r0
 8006ff4:	4904      	ldr	r1, [pc, #16]	; (8007008 <USB_EPStartXfer+0x6dc>)
 8006ff6:	468c      	mov	ip, r1
 8006ff8:	4462      	add	r2, ip
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	8013      	strh	r3, [r2, #0]
 8006ffe:	e4bb      	b.n	8006978 <USB_EPStartXfer+0x4c>
        return HAL_ERROR;
 8007000:	2001      	movs	r0, #1
 8007002:	e4c7      	b.n	8006994 <USB_EPStartXfer+0x68>
 8007004:	ffff8000 	.word	0xffff8000
 8007008:	00000406 	.word	0x00000406

0800700c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800700c:	b510      	push	{r4, lr}
  uint32_t n = (uint32_t)wNBytes >> 1;
 800700e:	085c      	lsrs	r4, r3, #1
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007010:	1810      	adds	r0, r2, r0
 8007012:	2280      	movs	r2, #128	; 0x80
 8007014:	00d2      	lsls	r2, r2, #3
 8007016:	4694      	mov	ip, r2
 8007018:	4460      	add	r0, ip

  for (i = n; i != 0U; i--)
 800701a:	e006      	b.n	800702a <USB_ReadPMA+0x1e>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800701c:	8802      	ldrh	r2, [r0, #0]
    pdwVal++;
 800701e:	3002      	adds	r0, #2
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007020:	700a      	strb	r2, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007022:	0a12      	lsrs	r2, r2, #8
 8007024:	704a      	strb	r2, [r1, #1]
    pBuf++;
 8007026:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 8007028:	3c01      	subs	r4, #1
 800702a:	2c00      	cmp	r4, #0
 800702c:	d1f6      	bne.n	800701c <USB_ReadPMA+0x10>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800702e:	07db      	lsls	r3, r3, #31
 8007030:	d501      	bpl.n	8007036 <USB_ReadPMA+0x2a>
  {
    temp = *pdwVal;
 8007032:	8803      	ldrh	r3, [r0, #0]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007034:	700b      	strb	r3, [r1, #0]
  }
}
 8007036:	bd10      	pop	{r4, pc}

08007038 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007038:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800703a:	23ae      	movs	r3, #174	; 0xae
 800703c:	009b      	lsls	r3, r3, #2
 800703e:	58c4      	ldr	r4, [r0, r3]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007040:	3304      	adds	r3, #4
 8007042:	58c3      	ldr	r3, [r0, r3]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d00d      	beq.n	8007064 <USBD_CDC_EP0_RxReady+0x2c>
 8007048:	2280      	movs	r2, #128	; 0x80
 800704a:	0092      	lsls	r2, r2, #2
 800704c:	5ca0      	ldrb	r0, [r4, r2]
 800704e:	28ff      	cmp	r0, #255	; 0xff
 8007050:	d008      	beq.n	8007064 <USBD_CDC_EP0_RxReady+0x2c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007052:	689b      	ldr	r3, [r3, #8]
 8007054:	4a04      	ldr	r2, [pc, #16]	; (8007068 <USBD_CDC_EP0_RxReady+0x30>)
 8007056:	5ca2      	ldrb	r2, [r4, r2]
 8007058:	0021      	movs	r1, r4
 800705a:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800705c:	2380      	movs	r3, #128	; 0x80
 800705e:	009b      	lsls	r3, r3, #2
 8007060:	22ff      	movs	r2, #255	; 0xff
 8007062:	54e2      	strb	r2, [r4, r3]

  }
  return USBD_OK;
}
 8007064:	2000      	movs	r0, #0
 8007066:	bd10      	pop	{r4, pc}
 8007068:	00000201 	.word	0x00000201

0800706c <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800706c:	2343      	movs	r3, #67	; 0x43
 800706e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8007070:	4800      	ldr	r0, [pc, #0]	; (8007074 <USBD_CDC_GetFSCfgDesc+0x8>)
 8007072:	4770      	bx	lr
 8007074:	20000044 	.word	0x20000044

08007078 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007078:	2343      	movs	r3, #67	; 0x43
 800707a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 800707c:	4800      	ldr	r0, [pc, #0]	; (8007080 <USBD_CDC_GetHSCfgDesc+0x8>)
 800707e:	4770      	bx	lr
 8007080:	20000088 	.word	0x20000088

08007084 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007084:	2343      	movs	r3, #67	; 0x43
 8007086:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8007088:	4800      	ldr	r0, [pc, #0]	; (800708c <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 800708a:	4770      	bx	lr
 800708c:	200000d8 	.word	0x200000d8

08007090 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007090:	230a      	movs	r3, #10
 8007092:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8007094:	4800      	ldr	r0, [pc, #0]	; (8007098 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8007096:	4770      	bx	lr
 8007098:	200000cc 	.word	0x200000cc

0800709c <USBD_CDC_DataOut>:
{
 800709c:	b570      	push	{r4, r5, r6, lr}
 800709e:	0004      	movs	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070a0:	25ae      	movs	r5, #174	; 0xae
 80070a2:	00ad      	lsls	r5, r5, #2
 80070a4:	5946      	ldr	r6, [r0, r5]
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80070a6:	f001 f91b 	bl	80082e0 <USBD_LL_GetRxDataSize>
 80070aa:	2383      	movs	r3, #131	; 0x83
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	50f0      	str	r0, [r6, r3]
  if (pdev->pClassData != NULL)
 80070b0:	5963      	ldr	r3, [r4, r5]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d00b      	beq.n	80070ce <USBD_CDC_DataOut+0x32>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80070b6:	23af      	movs	r3, #175	; 0xaf
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	58e3      	ldr	r3, [r4, r3]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	2283      	movs	r2, #131	; 0x83
 80070c0:	0092      	lsls	r2, r2, #2
 80070c2:	18b1      	adds	r1, r6, r2
 80070c4:	3a08      	subs	r2, #8
 80070c6:	58b0      	ldr	r0, [r6, r2]
 80070c8:	4798      	blx	r3
    return USBD_OK;
 80070ca:	2000      	movs	r0, #0
}
 80070cc:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 80070ce:	2002      	movs	r0, #2
 80070d0:	e7fc      	b.n	80070cc <USBD_CDC_DataOut+0x30>

080070d2 <USBD_CDC_DataIn>:
{
 80070d2:	b570      	push	{r4, r5, r6, lr}
 80070d4:	0004      	movs	r4, r0
 80070d6:	000d      	movs	r5, r1
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80070d8:	23ae      	movs	r3, #174	; 0xae
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	58c6      	ldr	r6, [r0, r3]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80070de:	3308      	adds	r3, #8
 80070e0:	58c2      	ldr	r2, [r0, r3]
  if (pdev->pClassData != NULL)
 80070e2:	2e00      	cmp	r6, #0
 80070e4:	d021      	beq.n	800712a <USBD_CDC_DataIn+0x58>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80070e6:	008b      	lsls	r3, r1, #2
 80070e8:	185b      	adds	r3, r3, r1
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	18c3      	adds	r3, r0, r3
 80070ee:	69d8      	ldr	r0, [r3, #28]
 80070f0:	2800      	cmp	r0, #0
 80070f2:	d008      	beq.n	8007106 <USBD_CDC_DataIn+0x34>
 80070f4:	008b      	lsls	r3, r1, #2
 80070f6:	185b      	adds	r3, r3, r1
 80070f8:	00db      	lsls	r3, r3, #3
 80070fa:	18d3      	adds	r3, r2, r3
 80070fc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80070fe:	f7f9 f8a5 	bl	800024c <__aeabi_uidivmod>
 8007102:	2900      	cmp	r1, #0
 8007104:	d005      	beq.n	8007112 <USBD_CDC_DataIn+0x40>
      hcdc->TxState = 0U;
 8007106:	2385      	movs	r3, #133	; 0x85
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	2200      	movs	r2, #0
 800710c:	50f2      	str	r2, [r6, r3]
    return USBD_OK;
 800710e:	2000      	movs	r0, #0
}
 8007110:	bd70      	pop	{r4, r5, r6, pc}
      pdev->ep_in[epnum].total_length = 0U;
 8007112:	00ab      	lsls	r3, r5, #2
 8007114:	195b      	adds	r3, r3, r5
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	18e3      	adds	r3, r4, r3
 800711a:	2200      	movs	r2, #0
 800711c:	61da      	str	r2, [r3, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800711e:	2300      	movs	r3, #0
 8007120:	0029      	movs	r1, r5
 8007122:	0020      	movs	r0, r4
 8007124:	f001 f8ca 	bl	80082bc <USBD_LL_Transmit>
 8007128:	e7f1      	b.n	800710e <USBD_CDC_DataIn+0x3c>
    return USBD_FAIL;
 800712a:	2002      	movs	r0, #2
 800712c:	e7f0      	b.n	8007110 <USBD_CDC_DataIn+0x3e>
	...

08007130 <USBD_CDC_Setup>:
{
 8007130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007132:	b083      	sub	sp, #12
 8007134:	0005      	movs	r5, r0
 8007136:	000c      	movs	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007138:	23ae      	movs	r3, #174	; 0xae
 800713a:	009b      	lsls	r3, r3, #2
 800713c:	58c7      	ldr	r7, [r0, r3]
  uint8_t ifalt = 0U;
 800713e:	2300      	movs	r3, #0
 8007140:	466a      	mov	r2, sp
 8007142:	71d3      	strb	r3, [r2, #7]
  uint16_t status_info = 0U;
 8007144:	aa01      	add	r2, sp, #4
 8007146:	8013      	strh	r3, [r2, #0]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007148:	780b      	ldrb	r3, [r1, #0]
 800714a:	2260      	movs	r2, #96	; 0x60
 800714c:	0016      	movs	r6, r2
 800714e:	401e      	ands	r6, r3
 8007150:	421a      	tst	r2, r3
 8007152:	d02b      	beq.n	80071ac <USBD_CDC_Setup+0x7c>
 8007154:	2e20      	cmp	r6, #32
 8007156:	d15b      	bne.n	8007210 <USBD_CDC_Setup+0xe0>
      if (req->wLength)
 8007158:	88ca      	ldrh	r2, [r1, #6]
 800715a:	2a00      	cmp	r2, #0
 800715c:	d01d      	beq.n	800719a <USBD_CDC_Setup+0x6a>
        if (req->bmRequest & 0x80U)
 800715e:	b25b      	sxtb	r3, r3
 8007160:	2b00      	cmp	r3, #0
 8007162:	da0d      	bge.n	8007180 <USBD_CDC_Setup+0x50>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007164:	23af      	movs	r3, #175	; 0xaf
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	58c3      	ldr	r3, [r0, r3]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	7848      	ldrb	r0, [r1, #1]
 800716e:	0039      	movs	r1, r7
 8007170:	4798      	blx	r3
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007172:	88e2      	ldrh	r2, [r4, #6]
 8007174:	0039      	movs	r1, r7
 8007176:	0028      	movs	r0, r5
 8007178:	f000 fe25 	bl	8007dc6 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 800717c:	2600      	movs	r6, #0
 800717e:	e04a      	b.n	8007216 <USBD_CDC_Setup+0xe6>
          hcdc->CmdOpCode = req->bRequest;
 8007180:	784a      	ldrb	r2, [r1, #1]
 8007182:	2380      	movs	r3, #128	; 0x80
 8007184:	009b      	lsls	r3, r3, #2
 8007186:	54fa      	strb	r2, [r7, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007188:	798a      	ldrb	r2, [r1, #6]
 800718a:	4b24      	ldr	r3, [pc, #144]	; (800721c <USBD_CDC_Setup+0xec>)
 800718c:	54fa      	strb	r2, [r7, r3]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800718e:	88ca      	ldrh	r2, [r1, #6]
 8007190:	0039      	movs	r1, r7
 8007192:	f000 fe2e 	bl	8007df2 <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 8007196:	2600      	movs	r6, #0
 8007198:	e03d      	b.n	8007216 <USBD_CDC_Setup+0xe6>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800719a:	23af      	movs	r3, #175	; 0xaf
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	58c3      	ldr	r3, [r0, r3]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	7848      	ldrb	r0, [r1, #1]
 80071a4:	2200      	movs	r2, #0
 80071a6:	4798      	blx	r3
  uint8_t ret = USBD_OK;
 80071a8:	2600      	movs	r6, #0
 80071aa:	e034      	b.n	8007216 <USBD_CDC_Setup+0xe6>
      switch (req->bRequest)
 80071ac:	784f      	ldrb	r7, [r1, #1]
 80071ae:	2f0a      	cmp	r7, #10
 80071b0:	d016      	beq.n	80071e0 <USBD_CDC_Setup+0xb0>
 80071b2:	2f0b      	cmp	r7, #11
 80071b4:	d023      	beq.n	80071fe <USBD_CDC_Setup+0xce>
 80071b6:	2f00      	cmp	r7, #0
 80071b8:	d003      	beq.n	80071c2 <USBD_CDC_Setup+0x92>
          USBD_CtlError(pdev, req);
 80071ba:	f000 faaf 	bl	800771c <USBD_CtlError>
          ret = USBD_FAIL;
 80071be:	2602      	movs	r6, #2
          break;
 80071c0:	e029      	b.n	8007216 <USBD_CDC_Setup+0xe6>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071c2:	23a7      	movs	r3, #167	; 0xa7
 80071c4:	009b      	lsls	r3, r3, #2
 80071c6:	5cc3      	ldrb	r3, [r0, r3]
 80071c8:	2b03      	cmp	r3, #3
 80071ca:	d003      	beq.n	80071d4 <USBD_CDC_Setup+0xa4>
            USBD_CtlError(pdev, req);
 80071cc:	f000 faa6 	bl	800771c <USBD_CtlError>
            ret = USBD_FAIL;
 80071d0:	2602      	movs	r6, #2
 80071d2:	e020      	b.n	8007216 <USBD_CDC_Setup+0xe6>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80071d4:	2202      	movs	r2, #2
 80071d6:	a901      	add	r1, sp, #4
 80071d8:	f000 fdf5 	bl	8007dc6 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 80071dc:	003e      	movs	r6, r7
 80071de:	e01a      	b.n	8007216 <USBD_CDC_Setup+0xe6>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071e0:	23a7      	movs	r3, #167	; 0xa7
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	5cc3      	ldrb	r3, [r0, r3]
 80071e6:	2b03      	cmp	r3, #3
 80071e8:	d003      	beq.n	80071f2 <USBD_CDC_Setup+0xc2>
            USBD_CtlError(pdev, req);
 80071ea:	f000 fa97 	bl	800771c <USBD_CtlError>
            ret = USBD_FAIL;
 80071ee:	2602      	movs	r6, #2
 80071f0:	e011      	b.n	8007216 <USBD_CDC_Setup+0xe6>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80071f2:	2201      	movs	r2, #1
 80071f4:	466b      	mov	r3, sp
 80071f6:	1dd9      	adds	r1, r3, #7
 80071f8:	f000 fde5 	bl	8007dc6 <USBD_CtlSendData>
 80071fc:	e00b      	b.n	8007216 <USBD_CDC_Setup+0xe6>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80071fe:	23a7      	movs	r3, #167	; 0xa7
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	5cc3      	ldrb	r3, [r0, r3]
 8007204:	2b03      	cmp	r3, #3
 8007206:	d006      	beq.n	8007216 <USBD_CDC_Setup+0xe6>
            USBD_CtlError(pdev, req);
 8007208:	f000 fa88 	bl	800771c <USBD_CtlError>
            ret = USBD_FAIL;
 800720c:	2602      	movs	r6, #2
 800720e:	e002      	b.n	8007216 <USBD_CDC_Setup+0xe6>
      USBD_CtlError(pdev, req);
 8007210:	f000 fa84 	bl	800771c <USBD_CtlError>
      ret = USBD_FAIL;
 8007214:	2602      	movs	r6, #2
}
 8007216:	0030      	movs	r0, r6
 8007218:	b003      	add	sp, #12
 800721a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800721c:	00000201 	.word	0x00000201

08007220 <USBD_CDC_DeInit>:
{
 8007220:	b570      	push	{r4, r5, r6, lr}
 8007222:	0004      	movs	r4, r0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007224:	2181      	movs	r1, #129	; 0x81
 8007226:	f001 f80c 	bl	8008242 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800722a:	2500      	movs	r5, #0
 800722c:	62e5      	str	r5, [r4, #44]	; 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800722e:	2101      	movs	r1, #1
 8007230:	0020      	movs	r0, r4
 8007232:	f001 f806 	bl	8008242 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007236:	23b6      	movs	r3, #182	; 0xb6
 8007238:	005b      	lsls	r3, r3, #1
 800723a:	50e5      	str	r5, [r4, r3]
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800723c:	2182      	movs	r1, #130	; 0x82
 800723e:	0020      	movs	r0, r4
 8007240:	f000 ffff 	bl	8008242 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007244:	6425      	str	r5, [r4, #64]	; 0x40
  if (pdev->pClassData != NULL)
 8007246:	23ae      	movs	r3, #174	; 0xae
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	58e3      	ldr	r3, [r4, r3]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d00b      	beq.n	8007268 <USBD_CDC_DeInit+0x48>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007250:	23af      	movs	r3, #175	; 0xaf
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	58e3      	ldr	r3, [r4, r3]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800725a:	25ae      	movs	r5, #174	; 0xae
 800725c:	00ad      	lsls	r5, r5, #2
 800725e:	5960      	ldr	r0, [r4, r5]
 8007260:	f001 f84a 	bl	80082f8 <USBD_static_free>
    pdev->pClassData = NULL;
 8007264:	2300      	movs	r3, #0
 8007266:	5163      	str	r3, [r4, r5]
}
 8007268:	2000      	movs	r0, #0
 800726a:	bd70      	pop	{r4, r5, r6, pc}

0800726c <USBD_CDC_Init>:
{
 800726c:	b570      	push	{r4, r5, r6, lr}
 800726e:	0004      	movs	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007270:	7c03      	ldrb	r3, [r0, #16]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d13a      	bne.n	80072ec <USBD_CDC_Init+0x80>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007276:	2680      	movs	r6, #128	; 0x80
 8007278:	00b6      	lsls	r6, r6, #2
 800727a:	0033      	movs	r3, r6
 800727c:	2202      	movs	r2, #2
 800727e:	2181      	movs	r1, #129	; 0x81
 8007280:	f000 ffd3 	bl	800822a <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007284:	2501      	movs	r5, #1
 8007286:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007288:	0033      	movs	r3, r6
 800728a:	2202      	movs	r2, #2
 800728c:	2101      	movs	r1, #1
 800728e:	0020      	movs	r0, r4
 8007290:	f000 ffcb 	bl	800822a <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007294:	23b6      	movs	r3, #182	; 0xb6
 8007296:	005b      	lsls	r3, r3, #1
 8007298:	50e5      	str	r5, [r4, r3]
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800729a:	2308      	movs	r3, #8
 800729c:	2203      	movs	r2, #3
 800729e:	2182      	movs	r1, #130	; 0x82
 80072a0:	0020      	movs	r0, r4
 80072a2:	f000 ffc2 	bl	800822a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80072a6:	2301      	movs	r3, #1
 80072a8:	6423      	str	r3, [r4, #64]	; 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80072aa:	2087      	movs	r0, #135	; 0x87
 80072ac:	0080      	lsls	r0, r0, #2
 80072ae:	f001 f81f 	bl	80082f0 <USBD_static_malloc>
 80072b2:	0005      	movs	r5, r0
 80072b4:	23ae      	movs	r3, #174	; 0xae
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	50e0      	str	r0, [r4, r3]
  if (pdev->pClassData == NULL)
 80072ba:	2800      	cmp	r0, #0
 80072bc:	d032      	beq.n	8007324 <USBD_CDC_Init+0xb8>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80072be:	3304      	adds	r3, #4
 80072c0:	58e3      	ldr	r3, [r4, r3]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4798      	blx	r3
    hcdc->TxState = 0U;
 80072c6:	2300      	movs	r3, #0
 80072c8:	2285      	movs	r2, #133	; 0x85
 80072ca:	0092      	lsls	r2, r2, #2
 80072cc:	50ab      	str	r3, [r5, r2]
    hcdc->RxState = 0U;
 80072ce:	3204      	adds	r2, #4
 80072d0:	50ab      	str	r3, [r5, r2]
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072d2:	7c26      	ldrb	r6, [r4, #16]
 80072d4:	2e00      	cmp	r6, #0
 80072d6:	d11a      	bne.n	800730e <USBD_CDC_Init+0xa2>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80072d8:	3380      	adds	r3, #128	; 0x80
 80072da:	3a14      	subs	r2, #20
 80072dc:	58aa      	ldr	r2, [r5, r2]
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	2101      	movs	r1, #1
 80072e2:	0020      	movs	r0, r4
 80072e4:	f000 fff3 	bl	80082ce <USBD_LL_PrepareReceive>
}
 80072e8:	0030      	movs	r0, r6
 80072ea:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80072ec:	2340      	movs	r3, #64	; 0x40
 80072ee:	2202      	movs	r2, #2
 80072f0:	2181      	movs	r1, #129	; 0x81
 80072f2:	f000 ff9a 	bl	800822a <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80072f6:	2501      	movs	r5, #1
 80072f8:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80072fa:	2340      	movs	r3, #64	; 0x40
 80072fc:	2202      	movs	r2, #2
 80072fe:	2101      	movs	r1, #1
 8007300:	0020      	movs	r0, r4
 8007302:	f000 ff92 	bl	800822a <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007306:	23b6      	movs	r3, #182	; 0xb6
 8007308:	005b      	lsls	r3, r3, #1
 800730a:	50e5      	str	r5, [r4, r3]
 800730c:	e7c5      	b.n	800729a <USBD_CDC_Init+0x2e>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800730e:	2381      	movs	r3, #129	; 0x81
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	58ea      	ldr	r2, [r5, r3]
 8007314:	3bc5      	subs	r3, #197	; 0xc5
 8007316:	3bff      	subs	r3, #255	; 0xff
 8007318:	2101      	movs	r1, #1
 800731a:	0020      	movs	r0, r4
 800731c:	f000 ffd7 	bl	80082ce <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8007320:	2600      	movs	r6, #0
 8007322:	e7e1      	b.n	80072e8 <USBD_CDC_Init+0x7c>
    ret = 1U;
 8007324:	2601      	movs	r6, #1
 8007326:	e7df      	b.n	80072e8 <USBD_CDC_Init+0x7c>

08007328 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 8007328:	2900      	cmp	r1, #0
 800732a:	d004      	beq.n	8007336 <USBD_CDC_RegisterInterface+0xe>
  {
    pdev->pUserData = fops;
 800732c:	23af      	movs	r3, #175	; 0xaf
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	50c1      	str	r1, [r0, r3]
    ret = USBD_OK;
 8007332:	2000      	movs	r0, #0
  }

  return ret;
}
 8007334:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8007336:	2002      	movs	r0, #2
 8007338:	e7fc      	b.n	8007334 <USBD_CDC_RegisterInterface+0xc>

0800733a <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800733a:	23ae      	movs	r3, #174	; 0xae
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	58c3      	ldr	r3, [r0, r3]

  hcdc->TxBuffer = pbuff;
 8007340:	2082      	movs	r0, #130	; 0x82
 8007342:	0080      	lsls	r0, r0, #2
 8007344:	5019      	str	r1, [r3, r0]
  hcdc->TxLength = length;
 8007346:	2184      	movs	r1, #132	; 0x84
 8007348:	0089      	lsls	r1, r1, #2
 800734a:	505a      	str	r2, [r3, r1]

  return USBD_OK;
}
 800734c:	2000      	movs	r0, #0
 800734e:	4770      	bx	lr

08007350 <USBD_CDC_SetRxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007350:	23ae      	movs	r3, #174	; 0xae
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	58c2      	ldr	r2, [r0, r3]

  hcdc->RxBuffer = pbuff;
 8007356:	3bb4      	subs	r3, #180	; 0xb4
 8007358:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
}
 800735a:	2000      	movs	r0, #0
 800735c:	4770      	bx	lr

0800735e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800735e:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007360:	23ae      	movs	r3, #174	; 0xae
 8007362:	009b      	lsls	r3, r3, #2
 8007364:	58c2      	ldr	r2, [r0, r3]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007366:	2a00      	cmp	r2, #0
 8007368:	d015      	beq.n	8007396 <USBD_CDC_ReceivePacket+0x38>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800736a:	7c03      	ldrb	r3, [r0, #16]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d109      	bne.n	8007384 <USBD_CDC_ReceivePacket+0x26>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007370:	3380      	adds	r3, #128	; 0x80
 8007372:	2181      	movs	r1, #129	; 0x81
 8007374:	0089      	lsls	r1, r1, #2
 8007376:	5852      	ldr	r2, [r2, r1]
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	2101      	movs	r1, #1
 800737c:	f000 ffa7 	bl	80082ce <USBD_LL_PrepareReceive>
      USBD_LL_PrepareReceive(pdev,
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007380:	2000      	movs	r0, #0
  }
  else
  {
    return USBD_FAIL;
  }
}
 8007382:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8007384:	2381      	movs	r3, #129	; 0x81
 8007386:	009b      	lsls	r3, r3, #2
 8007388:	58d2      	ldr	r2, [r2, r3]
 800738a:	3bc5      	subs	r3, #197	; 0xc5
 800738c:	3bff      	subs	r3, #255	; 0xff
 800738e:	2101      	movs	r1, #1
 8007390:	f000 ff9d 	bl	80082ce <USBD_LL_PrepareReceive>
 8007394:	e7f4      	b.n	8007380 <USBD_CDC_ReceivePacket+0x22>
    return USBD_FAIL;
 8007396:	2002      	movs	r0, #2
 8007398:	e7f3      	b.n	8007382 <USBD_CDC_ReceivePacket+0x24>

0800739a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800739a:	b510      	push	{r4, lr}
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800739c:	2800      	cmp	r0, #0
 800739e:	d016      	beq.n	80073ce <USBD_Init+0x34>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80073a0:	23ad      	movs	r3, #173	; 0xad
 80073a2:	009b      	lsls	r3, r3, #2
 80073a4:	58c3      	ldr	r3, [r0, r3]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d003      	beq.n	80073b2 <USBD_Init+0x18>
  {
    pdev->pClass = NULL;
 80073aa:	23ad      	movs	r3, #173	; 0xad
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	2400      	movs	r4, #0
 80073b0:	50c4      	str	r4, [r0, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80073b2:	2900      	cmp	r1, #0
 80073b4:	d002      	beq.n	80073bc <USBD_Init+0x22>
  {
    pdev->pDesc = pdesc;
 80073b6:	23ac      	movs	r3, #172	; 0xac
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	50c1      	str	r1, [r0, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80073bc:	23a7      	movs	r3, #167	; 0xa7
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	2101      	movs	r1, #1
 80073c2:	54c1      	strb	r1, [r0, r3]
  pdev->id = id;
 80073c4:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80073c6:	f000 fee5 	bl	8008194 <USBD_LL_Init>

  return USBD_OK;
 80073ca:	2000      	movs	r0, #0
}
 80073cc:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 80073ce:	2002      	movs	r0, #2
 80073d0:	e7fc      	b.n	80073cc <USBD_Init+0x32>

080073d2 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 80073d2:	2900      	cmp	r1, #0
 80073d4:	d004      	beq.n	80073e0 <USBD_RegisterClass+0xe>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80073d6:	23ad      	movs	r3, #173	; 0xad
 80073d8:	009b      	lsls	r3, r3, #2
 80073da:	50c1      	str	r1, [r0, r3]
    status = USBD_OK;
 80073dc:	2000      	movs	r0, #0
#endif
    status = USBD_FAIL;
  }

  return status;
}
 80073de:	4770      	bx	lr
    status = USBD_FAIL;
 80073e0:	2002      	movs	r0, #2
 80073e2:	e7fc      	b.n	80073de <USBD_RegisterClass+0xc>

080073e4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80073e4:	b510      	push	{r4, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80073e6:	f000 ff17 	bl	8008218 <USBD_LL_Start>

  return USBD_OK;
}
 80073ea:	2000      	movs	r0, #0
 80073ec:	bd10      	pop	{r4, pc}

080073ee <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80073ee:	b510      	push	{r4, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 80073f0:	23ad      	movs	r3, #173	; 0xad
 80073f2:	009b      	lsls	r3, r3, #2
 80073f4:	58c3      	ldr	r3, [r0, r3]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d006      	beq.n	8007408 <USBD_SetClassConfig+0x1a>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4798      	blx	r3
 80073fe:	2800      	cmp	r0, #0
 8007400:	d100      	bne.n	8007404 <USBD_SetClassConfig+0x16>
      ret = USBD_OK;
    }
  }

  return ret;
}
 8007402:	bd10      	pop	{r4, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007404:	2002      	movs	r0, #2
 8007406:	e7fc      	b.n	8007402 <USBD_SetClassConfig+0x14>
 8007408:	2002      	movs	r0, #2
 800740a:	e7fa      	b.n	8007402 <USBD_SetClassConfig+0x14>

0800740c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800740c:	b510      	push	{r4, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800740e:	23ad      	movs	r3, #173	; 0xad
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	58c3      	ldr	r3, [r0, r3]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	4798      	blx	r3

  return USBD_OK;
}
 8007418:	2000      	movs	r0, #0
 800741a:	bd10      	pop	{r4, pc}

0800741c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800741c:	b570      	push	{r4, r5, r6, lr}
 800741e:	0004      	movs	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007420:	23aa      	movs	r3, #170	; 0xaa
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	18c5      	adds	r5, r0, r3
 8007426:	0028      	movs	r0, r5
 8007428:	f000 f964 	bl	80076f4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800742c:	23a5      	movs	r3, #165	; 0xa5
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	2201      	movs	r2, #1
 8007432:	50e2      	str	r2, [r4, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 8007434:	4b11      	ldr	r3, [pc, #68]	; (800747c <USBD_LL_SetupStage+0x60>)
 8007436:	5ae2      	ldrh	r2, [r4, r3]
 8007438:	3b16      	subs	r3, #22
 800743a:	50e2      	str	r2, [r4, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800743c:	3310      	adds	r3, #16
 800743e:	5ce1      	ldrb	r1, [r4, r3]
 8007440:	231f      	movs	r3, #31
 8007442:	400b      	ands	r3, r1
 8007444:	2b01      	cmp	r3, #1
 8007446:	d00f      	beq.n	8007468 <USBD_LL_SetupStage+0x4c>
 8007448:	2b02      	cmp	r3, #2
 800744a:	d012      	beq.n	8007472 <USBD_LL_SetupStage+0x56>
 800744c:	2b00      	cmp	r3, #0
 800744e:	d005      	beq.n	800745c <USBD_LL_SetupStage+0x40>
    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007450:	237f      	movs	r3, #127	; 0x7f
 8007452:	4399      	bics	r1, r3
 8007454:	0020      	movs	r0, r4
 8007456:	f000 fefd 	bl	8008254 <USBD_LL_StallEP>
      break;
 800745a:	e003      	b.n	8007464 <USBD_LL_SetupStage+0x48>
      USBD_StdDevReq(pdev, &pdev->request);
 800745c:	0029      	movs	r1, r5
 800745e:	0020      	movs	r0, r4
 8007460:	f000 fb22 	bl	8007aa8 <USBD_StdDevReq>
  }

  return USBD_OK;
}
 8007464:	2000      	movs	r0, #0
 8007466:	bd70      	pop	{r4, r5, r6, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 8007468:	0029      	movs	r1, r5
 800746a:	0020      	movs	r0, r4
 800746c:	f000 fb52 	bl	8007b14 <USBD_StdItfReq>
      break;
 8007470:	e7f8      	b.n	8007464 <USBD_LL_SetupStage+0x48>
      USBD_StdEPReq(pdev, &pdev->request);
 8007472:	0029      	movs	r1, r5
 8007474:	0020      	movs	r0, r4
 8007476:	f000 fb80 	bl	8007b7a <USBD_StdEPReq>
      break;
 800747a:	e7f3      	b.n	8007464 <USBD_LL_SetupStage+0x48>
 800747c:	000002ae 	.word	0x000002ae

08007480 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007480:	b570      	push	{r4, r5, r6, lr}
 8007482:	0005      	movs	r5, r0
 8007484:	000c      	movs	r4, r1
 8007486:	0011      	movs	r1, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007488:	2c00      	cmp	r4, #0
 800748a:	d138      	bne.n	80074fe <USBD_LL_DataOutStage+0x7e>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800748c:	23a5      	movs	r3, #165	; 0xa5
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	58c3      	ldr	r3, [r0, r3]
 8007492:	2b03      	cmp	r3, #3
 8007494:	d003      	beq.n	800749e <USBD_LL_DataOutStage+0x1e>
        USBD_CtlSendStatus(pdev);
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007496:	2b05      	cmp	r3, #5
 8007498:	d028      	beq.n	80074ec <USBD_LL_DataOutStage+0x6c>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800749a:	0020      	movs	r0, r4
 800749c:	e03d      	b.n	800751a <USBD_LL_DataOutStage+0x9a>
      if (pep->rem_length > pep->maxpacket)
 800749e:	0002      	movs	r2, r0
 80074a0:	3255      	adds	r2, #85	; 0x55
 80074a2:	32ff      	adds	r2, #255	; 0xff
 80074a4:	68d3      	ldr	r3, [r2, #12]
 80074a6:	6912      	ldr	r2, [r2, #16]
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d90d      	bls.n	80074c8 <USBD_LL_DataOutStage+0x48>
        pep->rem_length -= pep->maxpacket;
 80074ac:	1a9b      	subs	r3, r3, r2
 80074ae:	3055      	adds	r0, #85	; 0x55
 80074b0:	30ff      	adds	r0, #255	; 0xff
 80074b2:	60c3      	str	r3, [r0, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d905      	bls.n	80074c4 <USBD_LL_DataOutStage+0x44>
 80074b8:	b29a      	uxth	r2, r3
 80074ba:	0028      	movs	r0, r5
 80074bc:	f000 fcaa 	bl	8007e14 <USBD_CtlContinueRx>
  return USBD_OK;
 80074c0:	0020      	movs	r0, r4
 80074c2:	e02a      	b.n	800751a <USBD_LL_DataOutStage+0x9a>
        USBD_CtlContinueRx(pdev, pdata,
 80074c4:	b292      	uxth	r2, r2
 80074c6:	e7f8      	b.n	80074ba <USBD_LL_DataOutStage+0x3a>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80074c8:	23ad      	movs	r3, #173	; 0xad
 80074ca:	009b      	lsls	r3, r3, #2
 80074cc:	58c3      	ldr	r3, [r0, r3]
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d004      	beq.n	80074de <USBD_LL_DataOutStage+0x5e>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80074d4:	22a7      	movs	r2, #167	; 0xa7
 80074d6:	0092      	lsls	r2, r2, #2
 80074d8:	5c82      	ldrb	r2, [r0, r2]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80074da:	2a03      	cmp	r2, #3
 80074dc:	d004      	beq.n	80074e8 <USBD_LL_DataOutStage+0x68>
        USBD_CtlSendStatus(pdev);
 80074de:	0028      	movs	r0, r5
 80074e0:	f000 fca0 	bl	8007e24 <USBD_CtlSendStatus>
  return USBD_OK;
 80074e4:	0020      	movs	r0, r4
 80074e6:	e018      	b.n	800751a <USBD_LL_DataOutStage+0x9a>
          pdev->pClass->EP0_RxReady(pdev);
 80074e8:	4798      	blx	r3
 80074ea:	e7f8      	b.n	80074de <USBD_LL_DataOutStage+0x5e>
        pdev->ep0_state = USBD_EP0_IDLE;
 80074ec:	23a5      	movs	r3, #165	; 0xa5
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	2200      	movs	r2, #0
 80074f2:	50c2      	str	r2, [r0, r3]
        USBD_LL_StallEP(pdev, 0U);
 80074f4:	2100      	movs	r1, #0
 80074f6:	f000 fead 	bl	8008254 <USBD_LL_StallEP>
  return USBD_OK;
 80074fa:	0020      	movs	r0, r4
 80074fc:	e00d      	b.n	800751a <USBD_LL_DataOutStage+0x9a>
  else if ((pdev->pClass->DataOut != NULL) &&
 80074fe:	23ad      	movs	r3, #173	; 0xad
 8007500:	009b      	lsls	r3, r3, #2
 8007502:	58c3      	ldr	r3, [r0, r3]
 8007504:	699b      	ldr	r3, [r3, #24]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d008      	beq.n	800751c <USBD_LL_DataOutStage+0x9c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800750a:	22a7      	movs	r2, #167	; 0xa7
 800750c:	0092      	lsls	r2, r2, #2
 800750e:	5c82      	ldrb	r2, [r0, r2]
  else if ((pdev->pClass->DataOut != NULL) &&
 8007510:	2a03      	cmp	r2, #3
 8007512:	d105      	bne.n	8007520 <USBD_LL_DataOutStage+0xa0>
    pdev->pClass->DataOut(pdev, epnum);
 8007514:	0021      	movs	r1, r4
 8007516:	4798      	blx	r3
  return USBD_OK;
 8007518:	2000      	movs	r0, #0
}
 800751a:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800751c:	2002      	movs	r0, #2
 800751e:	e7fc      	b.n	800751a <USBD_LL_DataOutStage+0x9a>
 8007520:	2002      	movs	r0, #2
 8007522:	e7fa      	b.n	800751a <USBD_LL_DataOutStage+0x9a>

08007524 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007526:	0005      	movs	r5, r0
 8007528:	000c      	movs	r4, r1
 800752a:	0011      	movs	r1, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800752c:	2c00      	cmp	r4, #0
 800752e:	d15b      	bne.n	80075e8 <USBD_LL_DataInStage+0xc4>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007530:	23a5      	movs	r3, #165	; 0xa5
 8007532:	009b      	lsls	r3, r3, #2
 8007534:	58c3      	ldr	r3, [r0, r3]
 8007536:	2b02      	cmp	r3, #2
 8007538:	d00e      	beq.n	8007558 <USBD_LL_DataInStage+0x34>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800753a:	2b04      	cmp	r3, #4
 800753c:	d001      	beq.n	8007542 <USBD_LL_DataInStage+0x1e>
 800753e:	2b00      	cmp	r3, #0
 8007540:	d103      	bne.n	800754a <USBD_LL_DataInStage+0x26>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007542:	2180      	movs	r1, #128	; 0x80
 8007544:	0028      	movs	r0, r5
 8007546:	f000 fe85 	bl	8008254 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800754a:	23a8      	movs	r3, #168	; 0xa8
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	5ceb      	ldrb	r3, [r5, r3]
 8007550:	2b01      	cmp	r3, #1
 8007552:	d043      	beq.n	80075dc <USBD_LL_DataInStage+0xb8>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8007554:	0020      	movs	r0, r4
}
 8007556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (pep->rem_length > pep->maxpacket)
 8007558:	6a02      	ldr	r2, [r0, #32]
 800755a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800755c:	42b2      	cmp	r2, r6
 800755e:	d820      	bhi.n	80075a2 <USBD_LL_DataInStage+0x7e>
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007560:	69c7      	ldr	r7, [r0, #28]
 8007562:	0031      	movs	r1, r6
 8007564:	0038      	movs	r0, r7
 8007566:	f7f8 fe71 	bl	800024c <__aeabi_uidivmod>
 800756a:	2900      	cmp	r1, #0
 800756c:	d106      	bne.n	800757c <USBD_LL_DataInStage+0x58>
 800756e:	42be      	cmp	r6, r7
 8007570:	d804      	bhi.n	800757c <USBD_LL_DataInStage+0x58>
            (pep->total_length < pdev->ep0_data_len))
 8007572:	23a6      	movs	r3, #166	; 0xa6
 8007574:	009b      	lsls	r3, r3, #2
 8007576:	58eb      	ldr	r3, [r5, r3]
            (pep->total_length >= pep->maxpacket) &&
 8007578:	429f      	cmp	r7, r3
 800757a:	d31e      	bcc.n	80075ba <USBD_LL_DataInStage+0x96>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800757c:	23ad      	movs	r3, #173	; 0xad
 800757e:	009b      	lsls	r3, r3, #2
 8007580:	58eb      	ldr	r3, [r5, r3]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d004      	beq.n	8007592 <USBD_LL_DataInStage+0x6e>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007588:	22a7      	movs	r2, #167	; 0xa7
 800758a:	0092      	lsls	r2, r2, #2
 800758c:	5caa      	ldrb	r2, [r5, r2]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800758e:	2a03      	cmp	r2, #3
 8007590:	d021      	beq.n	80075d6 <USBD_LL_DataInStage+0xb2>
          USBD_LL_StallEP(pdev, 0x80U);
 8007592:	2180      	movs	r1, #128	; 0x80
 8007594:	0028      	movs	r0, r5
 8007596:	f000 fe5d 	bl	8008254 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800759a:	0028      	movs	r0, r5
 800759c:	f000 fc4e 	bl	8007e3c <USBD_CtlReceiveStatus>
 80075a0:	e7d3      	b.n	800754a <USBD_LL_DataInStage+0x26>
        pep->rem_length -= pep->maxpacket;
 80075a2:	1b92      	subs	r2, r2, r6
 80075a4:	6202      	str	r2, [r0, #32]
        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80075a6:	b292      	uxth	r2, r2
 80075a8:	f000 fc1b 	bl	8007de2 <USBD_CtlContinueSendData>
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80075ac:	2300      	movs	r3, #0
 80075ae:	2200      	movs	r2, #0
 80075b0:	2100      	movs	r1, #0
 80075b2:	0028      	movs	r0, r5
 80075b4:	f000 fe8b 	bl	80082ce <USBD_LL_PrepareReceive>
 80075b8:	e7c7      	b.n	800754a <USBD_LL_DataInStage+0x26>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80075ba:	2200      	movs	r2, #0
 80075bc:	0028      	movs	r0, r5
 80075be:	f000 fc10 	bl	8007de2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80075c2:	23a6      	movs	r3, #166	; 0xa6
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	2200      	movs	r2, #0
 80075c8:	50ea      	str	r2, [r5, r3]
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80075ca:	2300      	movs	r3, #0
 80075cc:	2100      	movs	r1, #0
 80075ce:	0028      	movs	r0, r5
 80075d0:	f000 fe7d 	bl	80082ce <USBD_LL_PrepareReceive>
 80075d4:	e7b9      	b.n	800754a <USBD_LL_DataInStage+0x26>
            pdev->pClass->EP0_TxSent(pdev);
 80075d6:	0028      	movs	r0, r5
 80075d8:	4798      	blx	r3
 80075da:	e7da      	b.n	8007592 <USBD_LL_DataInStage+0x6e>
      pdev->dev_test_mode = 0U;
 80075dc:	23a8      	movs	r3, #168	; 0xa8
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	2200      	movs	r2, #0
 80075e2:	54ea      	strb	r2, [r5, r3]
  return USBD_OK;
 80075e4:	0020      	movs	r0, r4
 80075e6:	e7b6      	b.n	8007556 <USBD_LL_DataInStage+0x32>
  else if ((pdev->pClass->DataIn != NULL) &&
 80075e8:	23ad      	movs	r3, #173	; 0xad
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	58c3      	ldr	r3, [r0, r3]
 80075ee:	695b      	ldr	r3, [r3, #20]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d008      	beq.n	8007606 <USBD_LL_DataInStage+0xe2>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80075f4:	22a7      	movs	r2, #167	; 0xa7
 80075f6:	0092      	lsls	r2, r2, #2
 80075f8:	5c82      	ldrb	r2, [r0, r2]
  else if ((pdev->pClass->DataIn != NULL) &&
 80075fa:	2a03      	cmp	r2, #3
 80075fc:	d105      	bne.n	800760a <USBD_LL_DataInStage+0xe6>
    pdev->pClass->DataIn(pdev, epnum);
 80075fe:	0021      	movs	r1, r4
 8007600:	4798      	blx	r3
  return USBD_OK;
 8007602:	2000      	movs	r0, #0
    pdev->pClass->DataIn(pdev, epnum);
 8007604:	e7a7      	b.n	8007556 <USBD_LL_DataInStage+0x32>
    return USBD_FAIL;
 8007606:	2002      	movs	r0, #2
 8007608:	e7a5      	b.n	8007556 <USBD_LL_DataInStage+0x32>
 800760a:	2002      	movs	r0, #2
 800760c:	e7a3      	b.n	8007556 <USBD_LL_DataInStage+0x32>

0800760e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800760e:	b570      	push	{r4, r5, r6, lr}
 8007610:	0004      	movs	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007612:	2340      	movs	r3, #64	; 0x40
 8007614:	2200      	movs	r2, #0
 8007616:	2100      	movs	r1, #0
 8007618:	f000 fe07 	bl	800822a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800761c:	2501      	movs	r5, #1
 800761e:	23ac      	movs	r3, #172	; 0xac
 8007620:	005b      	lsls	r3, r3, #1
 8007622:	50e5      	str	r5, [r4, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007624:	2640      	movs	r6, #64	; 0x40
 8007626:	330c      	adds	r3, #12
 8007628:	50e6      	str	r6, [r4, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800762a:	3b25      	subs	r3, #37	; 0x25
 800762c:	3bff      	subs	r3, #255	; 0xff
 800762e:	2200      	movs	r2, #0
 8007630:	2180      	movs	r1, #128	; 0x80
 8007632:	0020      	movs	r0, r4
 8007634:	f000 fdf9 	bl	800822a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007638:	61a5      	str	r5, [r4, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800763a:	6266      	str	r6, [r4, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800763c:	23a7      	movs	r3, #167	; 0xa7
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	54e5      	strb	r5, [r4, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 8007642:	2300      	movs	r3, #0
 8007644:	22a5      	movs	r2, #165	; 0xa5
 8007646:	0092      	lsls	r2, r2, #2
 8007648:	50a3      	str	r3, [r4, r2]
  pdev->dev_config = 0U;
 800764a:	6063      	str	r3, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 800764c:	3210      	adds	r2, #16
 800764e:	50a3      	str	r3, [r4, r2]

  if (pdev->pClassData)
 8007650:	23ae      	movs	r3, #174	; 0xae
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	58e3      	ldr	r3, [r4, r3]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d006      	beq.n	8007668 <USBD_LL_Reset+0x5a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800765a:	23ad      	movs	r3, #173	; 0xad
 800765c:	009b      	lsls	r3, r3, #2
 800765e:	58e3      	ldr	r3, [r4, r3]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	2100      	movs	r1, #0
 8007664:	0020      	movs	r0, r4
 8007666:	4798      	blx	r3
  }

  return USBD_OK;
}
 8007668:	2000      	movs	r0, #0
 800766a:	bd70      	pop	{r4, r5, r6, pc}

0800766c <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800766c:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800766e:	2000      	movs	r0, #0
 8007670:	4770      	bx	lr
	...

08007674 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8007674:	23a7      	movs	r3, #167	; 0xa7
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	5cc1      	ldrb	r1, [r0, r3]
 800767a:	4a03      	ldr	r2, [pc, #12]	; (8007688 <USBD_LL_Suspend+0x14>)
 800767c:	5481      	strb	r1, [r0, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800767e:	2204      	movs	r2, #4
 8007680:	54c2      	strb	r2, [r0, r3]

  return USBD_OK;
}
 8007682:	2000      	movs	r0, #0
 8007684:	4770      	bx	lr
 8007686:	46c0      	nop			; (mov r8, r8)
 8007688:	0000029d 	.word	0x0000029d

0800768c <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800768c:	23a7      	movs	r3, #167	; 0xa7
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	5cc3      	ldrb	r3, [r0, r3]
 8007692:	2b04      	cmp	r3, #4
 8007694:	d001      	beq.n	800769a <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8007696:	2000      	movs	r0, #0
 8007698:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 800769a:	4b02      	ldr	r3, [pc, #8]	; (80076a4 <USBD_LL_Resume+0x18>)
 800769c:	5cc2      	ldrb	r2, [r0, r3]
 800769e:	3b01      	subs	r3, #1
 80076a0:	54c2      	strb	r2, [r0, r3]
 80076a2:	e7f8      	b.n	8007696 <USBD_LL_Resume+0xa>
 80076a4:	0000029d 	.word	0x0000029d

080076a8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80076a8:	b510      	push	{r4, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076aa:	23a7      	movs	r3, #167	; 0xa7
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	5cc3      	ldrb	r3, [r0, r3]
 80076b0:	2b03      	cmp	r3, #3
 80076b2:	d001      	beq.n	80076b8 <USBD_LL_SOF+0x10>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 80076b4:	2000      	movs	r0, #0
 80076b6:	bd10      	pop	{r4, pc}
    if (pdev->pClass->SOF != NULL)
 80076b8:	23ad      	movs	r3, #173	; 0xad
 80076ba:	009b      	lsls	r3, r3, #2
 80076bc:	58c3      	ldr	r3, [r0, r3]
 80076be:	69db      	ldr	r3, [r3, #28]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d0f7      	beq.n	80076b4 <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
 80076c4:	4798      	blx	r3
 80076c6:	e7f5      	b.n	80076b4 <USBD_LL_SOF+0xc>

080076c8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80076c8:	0003      	movs	r3, r0
  uint8_t  len = 0U;
 80076ca:	2000      	movs	r0, #0

  while (*buf != '\0')
 80076cc:	e002      	b.n	80076d4 <USBD_GetLen+0xc>
  {
    len++;
 80076ce:	3001      	adds	r0, #1
 80076d0:	b2c0      	uxtb	r0, r0
    buf++;
 80076d2:	3301      	adds	r3, #1
  while (*buf != '\0')
 80076d4:	781a      	ldrb	r2, [r3, #0]
 80076d6:	2a00      	cmp	r2, #0
 80076d8:	d1f9      	bne.n	80076ce <USBD_GetLen+0x6>
  }

  return len;
}
 80076da:	4770      	bx	lr

080076dc <USBD_SetFeature>:
{
 80076dc:	b510      	push	{r4, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80076de:	884b      	ldrh	r3, [r1, #2]
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d000      	beq.n	80076e6 <USBD_SetFeature+0xa>
}
 80076e4:	bd10      	pop	{r4, pc}
    pdev->dev_remote_wakeup = 1U;
 80076e6:	23a9      	movs	r3, #169	; 0xa9
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	2201      	movs	r2, #1
 80076ec:	50c2      	str	r2, [r0, r3]
    USBD_CtlSendStatus(pdev);
 80076ee:	f000 fb99 	bl	8007e24 <USBD_CtlSendStatus>
}
 80076f2:	e7f7      	b.n	80076e4 <USBD_SetFeature+0x8>

080076f4 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 80076f4:	780b      	ldrb	r3, [r1, #0]
 80076f6:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80076f8:	784b      	ldrb	r3, [r1, #1]
 80076fa:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80076fc:	788b      	ldrb	r3, [r1, #2]
 80076fe:	78ca      	ldrb	r2, [r1, #3]
 8007700:	0212      	lsls	r2, r2, #8
 8007702:	189b      	adds	r3, r3, r2
 8007704:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007706:	790b      	ldrb	r3, [r1, #4]
 8007708:	794a      	ldrb	r2, [r1, #5]
 800770a:	0212      	lsls	r2, r2, #8
 800770c:	189b      	adds	r3, r3, r2
 800770e:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007710:	798b      	ldrb	r3, [r1, #6]
 8007712:	79ca      	ldrb	r2, [r1, #7]
 8007714:	0212      	lsls	r2, r2, #8
 8007716:	189b      	adds	r3, r3, r2
 8007718:	80c3      	strh	r3, [r0, #6]
}
 800771a:	4770      	bx	lr

0800771c <USBD_CtlError>:
{
 800771c:	b510      	push	{r4, lr}
 800771e:	0004      	movs	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 8007720:	2180      	movs	r1, #128	; 0x80
 8007722:	f000 fd97 	bl	8008254 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007726:	2100      	movs	r1, #0
 8007728:	0020      	movs	r0, r4
 800772a:	f000 fd93 	bl	8008254 <USBD_LL_StallEP>
}
 800772e:	bd10      	pop	{r4, pc}

08007730 <USBD_GetDescriptor>:
{
 8007730:	b530      	push	{r4, r5, lr}
 8007732:	b083      	sub	sp, #12
 8007734:	0005      	movs	r5, r0
 8007736:	000c      	movs	r4, r1
  uint16_t len = 0U;
 8007738:	466b      	mov	r3, sp
 800773a:	2200      	movs	r2, #0
 800773c:	80da      	strh	r2, [r3, #6]
  switch (req->wValue >> 8)
 800773e:	884a      	ldrh	r2, [r1, #2]
 8007740:	0a13      	lsrs	r3, r2, #8
 8007742:	2b07      	cmp	r3, #7
 8007744:	d900      	bls.n	8007748 <USBD_GetDescriptor+0x18>
 8007746:	e0b6      	b.n	80078b6 <USBD_GetDescriptor+0x186>
 8007748:	009b      	lsls	r3, r3, #2
 800774a:	4965      	ldr	r1, [pc, #404]	; (80078e0 <USBD_GetDescriptor+0x1b0>)
 800774c:	58cb      	ldr	r3, [r1, r3]
 800774e:	469f      	mov	pc, r3
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007750:	23ac      	movs	r3, #172	; 0xac
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	58c3      	ldr	r3, [r0, r3]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	7c00      	ldrb	r0, [r0, #16]
 800775a:	466a      	mov	r2, sp
 800775c:	1d91      	adds	r1, r2, #6
 800775e:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 8007760:	466b      	mov	r3, sp
 8007762:	3306      	adds	r3, #6
 8007764:	881b      	ldrh	r3, [r3, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <USBD_GetDescriptor+0x42>
 800776a:	88e2      	ldrh	r2, [r4, #6]
 800776c:	2a00      	cmp	r2, #0
 800776e:	d000      	beq.n	8007772 <USBD_GetDescriptor+0x42>
 8007770:	e0a6      	b.n	80078c0 <USBD_GetDescriptor+0x190>
    if (req->wLength == 0U)
 8007772:	88e3      	ldrh	r3, [r4, #6]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d100      	bne.n	800777a <USBD_GetDescriptor+0x4a>
 8007778:	e0ae      	b.n	80078d8 <USBD_GetDescriptor+0x1a8>
}
 800777a:	b003      	add	sp, #12
 800777c:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800777e:	7c03      	ldrb	r3, [r0, #16]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d109      	bne.n	8007798 <USBD_GetDescriptor+0x68>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007784:	23ad      	movs	r3, #173	; 0xad
 8007786:	009b      	lsls	r3, r3, #2
 8007788:	58c3      	ldr	r3, [r0, r3]
 800778a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800778c:	466a      	mov	r2, sp
 800778e:	1d90      	adds	r0, r2, #6
 8007790:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007792:	2302      	movs	r3, #2
 8007794:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8007796:	e7e3      	b.n	8007760 <USBD_GetDescriptor+0x30>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007798:	23ad      	movs	r3, #173	; 0xad
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	58c3      	ldr	r3, [r0, r3]
 800779e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077a0:	466a      	mov	r2, sp
 80077a2:	1d90      	adds	r0, r2, #6
 80077a4:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80077a6:	2302      	movs	r3, #2
 80077a8:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80077aa:	e7d9      	b.n	8007760 <USBD_GetDescriptor+0x30>
      switch ((uint8_t)(req->wValue))
 80077ac:	b2d2      	uxtb	r2, r2
 80077ae:	2a05      	cmp	r2, #5
 80077b0:	d85d      	bhi.n	800786e <USBD_GetDescriptor+0x13e>
 80077b2:	0092      	lsls	r2, r2, #2
 80077b4:	4b4b      	ldr	r3, [pc, #300]	; (80078e4 <USBD_GetDescriptor+0x1b4>)
 80077b6:	589b      	ldr	r3, [r3, r2]
 80077b8:	469f      	mov	pc, r3
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80077ba:	23ac      	movs	r3, #172	; 0xac
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	58c3      	ldr	r3, [r0, r3]
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d004      	beq.n	80077d0 <USBD_GetDescriptor+0xa0>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80077c6:	7c00      	ldrb	r0, [r0, #16]
 80077c8:	466a      	mov	r2, sp
 80077ca:	1d91      	adds	r1, r2, #6
 80077cc:	4798      	blx	r3
  if (err != 0U)
 80077ce:	e7c7      	b.n	8007760 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 80077d0:	0021      	movs	r1, r4
 80077d2:	f7ff ffa3 	bl	800771c <USBD_CtlError>
  if (err != 0U)
 80077d6:	e7d0      	b.n	800777a <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80077d8:	23ac      	movs	r3, #172	; 0xac
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	58c3      	ldr	r3, [r0, r3]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d004      	beq.n	80077ee <USBD_GetDescriptor+0xbe>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80077e4:	7c00      	ldrb	r0, [r0, #16]
 80077e6:	466a      	mov	r2, sp
 80077e8:	1d91      	adds	r1, r2, #6
 80077ea:	4798      	blx	r3
  if (err != 0U)
 80077ec:	e7b8      	b.n	8007760 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 80077ee:	0021      	movs	r1, r4
 80077f0:	f7ff ff94 	bl	800771c <USBD_CtlError>
  if (err != 0U)
 80077f4:	e7c1      	b.n	800777a <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80077f6:	23ac      	movs	r3, #172	; 0xac
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	58c3      	ldr	r3, [r0, r3]
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d004      	beq.n	800780c <USBD_GetDescriptor+0xdc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007802:	7c00      	ldrb	r0, [r0, #16]
 8007804:	466a      	mov	r2, sp
 8007806:	1d91      	adds	r1, r2, #6
 8007808:	4798      	blx	r3
  if (err != 0U)
 800780a:	e7a9      	b.n	8007760 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 800780c:	0021      	movs	r1, r4
 800780e:	f7ff ff85 	bl	800771c <USBD_CtlError>
  if (err != 0U)
 8007812:	e7b2      	b.n	800777a <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007814:	23ac      	movs	r3, #172	; 0xac
 8007816:	009b      	lsls	r3, r3, #2
 8007818:	58c3      	ldr	r3, [r0, r3]
 800781a:	691b      	ldr	r3, [r3, #16]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d004      	beq.n	800782a <USBD_GetDescriptor+0xfa>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007820:	7c00      	ldrb	r0, [r0, #16]
 8007822:	466a      	mov	r2, sp
 8007824:	1d91      	adds	r1, r2, #6
 8007826:	4798      	blx	r3
  if (err != 0U)
 8007828:	e79a      	b.n	8007760 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 800782a:	0021      	movs	r1, r4
 800782c:	f7ff ff76 	bl	800771c <USBD_CtlError>
  if (err != 0U)
 8007830:	e7a3      	b.n	800777a <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007832:	23ac      	movs	r3, #172	; 0xac
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	58c3      	ldr	r3, [r0, r3]
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d004      	beq.n	8007848 <USBD_GetDescriptor+0x118>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800783e:	7c00      	ldrb	r0, [r0, #16]
 8007840:	466a      	mov	r2, sp
 8007842:	1d91      	adds	r1, r2, #6
 8007844:	4798      	blx	r3
  if (err != 0U)
 8007846:	e78b      	b.n	8007760 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 8007848:	0021      	movs	r1, r4
 800784a:	f7ff ff67 	bl	800771c <USBD_CtlError>
  if (err != 0U)
 800784e:	e794      	b.n	800777a <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007850:	23ac      	movs	r3, #172	; 0xac
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	58c3      	ldr	r3, [r0, r3]
 8007856:	699b      	ldr	r3, [r3, #24]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d004      	beq.n	8007866 <USBD_GetDescriptor+0x136>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800785c:	7c00      	ldrb	r0, [r0, #16]
 800785e:	466a      	mov	r2, sp
 8007860:	1d91      	adds	r1, r2, #6
 8007862:	4798      	blx	r3
  if (err != 0U)
 8007864:	e77c      	b.n	8007760 <USBD_GetDescriptor+0x30>
            USBD_CtlError(pdev, req);
 8007866:	0021      	movs	r1, r4
 8007868:	f7ff ff58 	bl	800771c <USBD_CtlError>
  if (err != 0U)
 800786c:	e785      	b.n	800777a <USBD_GetDescriptor+0x4a>
          USBD_CtlError(pdev, req);
 800786e:	0021      	movs	r1, r4
 8007870:	f7ff ff54 	bl	800771c <USBD_CtlError>
  if (err != 0U)
 8007874:	e781      	b.n	800777a <USBD_GetDescriptor+0x4a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007876:	7c03      	ldrb	r3, [r0, #16]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d107      	bne.n	800788c <USBD_GetDescriptor+0x15c>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800787c:	23ad      	movs	r3, #173	; 0xad
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	58c3      	ldr	r3, [r0, r3]
 8007882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007884:	466a      	mov	r2, sp
 8007886:	1d90      	adds	r0, r2, #6
 8007888:	4798      	blx	r3
  if (err != 0U)
 800788a:	e769      	b.n	8007760 <USBD_GetDescriptor+0x30>
        USBD_CtlError(pdev, req);
 800788c:	0021      	movs	r1, r4
 800788e:	f7ff ff45 	bl	800771c <USBD_CtlError>
  if (err != 0U)
 8007892:	e772      	b.n	800777a <USBD_GetDescriptor+0x4a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007894:	7c03      	ldrb	r3, [r0, #16]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d109      	bne.n	80078ae <USBD_GetDescriptor+0x17e>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800789a:	23ad      	movs	r3, #173	; 0xad
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	58c3      	ldr	r3, [r0, r3]
 80078a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a2:	466a      	mov	r2, sp
 80078a4:	1d90      	adds	r0, r2, #6
 80078a6:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80078a8:	2307      	movs	r3, #7
 80078aa:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80078ac:	e758      	b.n	8007760 <USBD_GetDescriptor+0x30>
        USBD_CtlError(pdev, req);
 80078ae:	0021      	movs	r1, r4
 80078b0:	f7ff ff34 	bl	800771c <USBD_CtlError>
  if (err != 0U)
 80078b4:	e761      	b.n	800777a <USBD_GetDescriptor+0x4a>
      USBD_CtlError(pdev, req);
 80078b6:	0021      	movs	r1, r4
 80078b8:	0028      	movs	r0, r5
 80078ba:	f7ff ff2f 	bl	800771c <USBD_CtlError>
    return;
 80078be:	e75c      	b.n	800777a <USBD_GetDescriptor+0x4a>
      len = MIN(len, req->wLength);
 80078c0:	1c19      	adds	r1, r3, #0
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d900      	bls.n	80078c8 <USBD_GetDescriptor+0x198>
 80078c6:	1c11      	adds	r1, r2, #0
 80078c8:	b28a      	uxth	r2, r1
 80078ca:	466b      	mov	r3, sp
 80078cc:	80d9      	strh	r1, [r3, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80078ce:	0001      	movs	r1, r0
 80078d0:	0028      	movs	r0, r5
 80078d2:	f000 fa78 	bl	8007dc6 <USBD_CtlSendData>
 80078d6:	e74c      	b.n	8007772 <USBD_GetDescriptor+0x42>
      (void)USBD_CtlSendStatus(pdev);
 80078d8:	0028      	movs	r0, r5
 80078da:	f000 faa3 	bl	8007e24 <USBD_CtlSendStatus>
 80078de:	e74c      	b.n	800777a <USBD_GetDescriptor+0x4a>
 80078e0:	0800db70 	.word	0x0800db70
 80078e4:	0800db90 	.word	0x0800db90

080078e8 <USBD_SetAddress>:
{
 80078e8:	b570      	push	{r4, r5, r6, lr}
 80078ea:	0004      	movs	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80078ec:	888b      	ldrh	r3, [r1, #4]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d123      	bne.n	800793a <USBD_SetAddress+0x52>
 80078f2:	88cb      	ldrh	r3, [r1, #6]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d120      	bne.n	800793a <USBD_SetAddress+0x52>
 80078f8:	884b      	ldrh	r3, [r1, #2]
 80078fa:	2b7f      	cmp	r3, #127	; 0x7f
 80078fc:	d81d      	bhi.n	800793a <USBD_SetAddress+0x52>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80078fe:	257f      	movs	r5, #127	; 0x7f
 8007900:	401d      	ands	r5, r3
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007902:	23a7      	movs	r3, #167	; 0xa7
 8007904:	009b      	lsls	r3, r3, #2
 8007906:	5cc3      	ldrb	r3, [r0, r3]
 8007908:	2b03      	cmp	r3, #3
 800790a:	d00e      	beq.n	800792a <USBD_SetAddress+0x42>
      pdev->dev_address = dev_addr;
 800790c:	4b0d      	ldr	r3, [pc, #52]	; (8007944 <USBD_SetAddress+0x5c>)
 800790e:	54c5      	strb	r5, [r0, r3]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007910:	0029      	movs	r1, r5
 8007912:	f000 fcca 	bl	80082aa <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007916:	0020      	movs	r0, r4
 8007918:	f000 fa84 	bl	8007e24 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800791c:	2d00      	cmp	r5, #0
 800791e:	d007      	beq.n	8007930 <USBD_SetAddress+0x48>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007920:	23a7      	movs	r3, #167	; 0xa7
 8007922:	009b      	lsls	r3, r3, #2
 8007924:	2202      	movs	r2, #2
 8007926:	54e2      	strb	r2, [r4, r3]
 8007928:	e00a      	b.n	8007940 <USBD_SetAddress+0x58>
      USBD_CtlError(pdev, req);
 800792a:	f7ff fef7 	bl	800771c <USBD_CtlError>
 800792e:	e007      	b.n	8007940 <USBD_SetAddress+0x58>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007930:	23a7      	movs	r3, #167	; 0xa7
 8007932:	009b      	lsls	r3, r3, #2
 8007934:	2201      	movs	r2, #1
 8007936:	54e2      	strb	r2, [r4, r3]
 8007938:	e002      	b.n	8007940 <USBD_SetAddress+0x58>
    USBD_CtlError(pdev, req);
 800793a:	0020      	movs	r0, r4
 800793c:	f7ff feee 	bl	800771c <USBD_CtlError>
}
 8007940:	bd70      	pop	{r4, r5, r6, pc}
 8007942:	46c0      	nop			; (mov r8, r8)
 8007944:	0000029e 	.word	0x0000029e

08007948 <USBD_SetConfig>:
{
 8007948:	b570      	push	{r4, r5, r6, lr}
 800794a:	0004      	movs	r4, r0
 800794c:	000d      	movs	r5, r1
  cfgidx = (uint8_t)(req->wValue);
 800794e:	7889      	ldrb	r1, [r1, #2]
 8007950:	4b2a      	ldr	r3, [pc, #168]	; (80079fc <USBD_SetConfig+0xb4>)
 8007952:	7019      	strb	r1, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007954:	2901      	cmp	r1, #1
 8007956:	d80f      	bhi.n	8007978 <USBD_SetConfig+0x30>
    switch (pdev->dev_state)
 8007958:	23a7      	movs	r3, #167	; 0xa7
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	5cc3      	ldrb	r3, [r0, r3]
 800795e:	2b02      	cmp	r3, #2
 8007960:	d00e      	beq.n	8007980 <USBD_SetConfig+0x38>
 8007962:	2b03      	cmp	r3, #3
 8007964:	d023      	beq.n	80079ae <USBD_SetConfig+0x66>
        USBD_CtlError(pdev, req);
 8007966:	0029      	movs	r1, r5
 8007968:	f7ff fed8 	bl	800771c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800796c:	4b23      	ldr	r3, [pc, #140]	; (80079fc <USBD_SetConfig+0xb4>)
 800796e:	7819      	ldrb	r1, [r3, #0]
 8007970:	0020      	movs	r0, r4
 8007972:	f7ff fd4b 	bl	800740c <USBD_ClrClassConfig>
        break;
 8007976:	e002      	b.n	800797e <USBD_SetConfig+0x36>
    USBD_CtlError(pdev, req);
 8007978:	0029      	movs	r1, r5
 800797a:	f7ff fecf 	bl	800771c <USBD_CtlError>
}
 800797e:	bd70      	pop	{r4, r5, r6, pc}
        if (cfgidx)
 8007980:	2900      	cmp	r1, #0
 8007982:	d011      	beq.n	80079a8 <USBD_SetConfig+0x60>
          pdev->dev_config = cfgidx;
 8007984:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007986:	23a7      	movs	r3, #167	; 0xa7
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	2203      	movs	r2, #3
 800798c:	54c2      	strb	r2, [r0, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800798e:	f7ff fd2e 	bl	80073ee <USBD_SetClassConfig>
 8007992:	2802      	cmp	r0, #2
 8007994:	d003      	beq.n	800799e <USBD_SetConfig+0x56>
          USBD_CtlSendStatus(pdev);
 8007996:	0020      	movs	r0, r4
 8007998:	f000 fa44 	bl	8007e24 <USBD_CtlSendStatus>
 800799c:	e7ef      	b.n	800797e <USBD_SetConfig+0x36>
            USBD_CtlError(pdev, req);
 800799e:	0029      	movs	r1, r5
 80079a0:	0020      	movs	r0, r4
 80079a2:	f7ff febb 	bl	800771c <USBD_CtlError>
            return;
 80079a6:	e7ea      	b.n	800797e <USBD_SetConfig+0x36>
          USBD_CtlSendStatus(pdev);
 80079a8:	f000 fa3c 	bl	8007e24 <USBD_CtlSendStatus>
 80079ac:	e7e7      	b.n	800797e <USBD_SetConfig+0x36>
        if (cfgidx == 0U)
 80079ae:	2900      	cmp	r1, #0
 80079b0:	d011      	beq.n	80079d6 <USBD_SetConfig+0x8e>
        else if (cfgidx != pdev->dev_config)
 80079b2:	6843      	ldr	r3, [r0, #4]
 80079b4:	4299      	cmp	r1, r3
 80079b6:	d01e      	beq.n	80079f6 <USBD_SetConfig+0xae>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80079b8:	b2d9      	uxtb	r1, r3
 80079ba:	f7ff fd27 	bl	800740c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80079be:	4b0f      	ldr	r3, [pc, #60]	; (80079fc <USBD_SetConfig+0xb4>)
 80079c0:	7819      	ldrb	r1, [r3, #0]
 80079c2:	6061      	str	r1, [r4, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80079c4:	0020      	movs	r0, r4
 80079c6:	f7ff fd12 	bl	80073ee <USBD_SetClassConfig>
 80079ca:	2802      	cmp	r0, #2
 80079cc:	d00e      	beq.n	80079ec <USBD_SetConfig+0xa4>
          USBD_CtlSendStatus(pdev);
 80079ce:	0020      	movs	r0, r4
 80079d0:	f000 fa28 	bl	8007e24 <USBD_CtlSendStatus>
 80079d4:	e7d3      	b.n	800797e <USBD_SetConfig+0x36>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80079d6:	23a7      	movs	r3, #167	; 0xa7
 80079d8:	009b      	lsls	r3, r3, #2
 80079da:	2202      	movs	r2, #2
 80079dc:	54c2      	strb	r2, [r0, r3]
          pdev->dev_config = cfgidx;
 80079de:	6041      	str	r1, [r0, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80079e0:	f7ff fd14 	bl	800740c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80079e4:	0020      	movs	r0, r4
 80079e6:	f000 fa1d 	bl	8007e24 <USBD_CtlSendStatus>
 80079ea:	e7c8      	b.n	800797e <USBD_SetConfig+0x36>
            USBD_CtlError(pdev, req);
 80079ec:	0029      	movs	r1, r5
 80079ee:	0020      	movs	r0, r4
 80079f0:	f7ff fe94 	bl	800771c <USBD_CtlError>
            return;
 80079f4:	e7c3      	b.n	800797e <USBD_SetConfig+0x36>
          USBD_CtlSendStatus(pdev);
 80079f6:	f000 fa15 	bl	8007e24 <USBD_CtlSendStatus>
 80079fa:	e7c0      	b.n	800797e <USBD_SetConfig+0x36>
 80079fc:	20000554 	.word	0x20000554

08007a00 <USBD_GetConfig>:
{
 8007a00:	b510      	push	{r4, lr}
  if (req->wLength != 1U)
 8007a02:	88cb      	ldrh	r3, [r1, #6]
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d10b      	bne.n	8007a20 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8007a08:	23a7      	movs	r3, #167	; 0xa7
 8007a0a:	009b      	lsls	r3, r3, #2
 8007a0c:	5cc3      	ldrb	r3, [r0, r3]
 8007a0e:	2b02      	cmp	r3, #2
 8007a10:	d909      	bls.n	8007a26 <USBD_GetConfig+0x26>
 8007a12:	2b03      	cmp	r3, #3
 8007a14:	d109      	bne.n	8007a2a <USBD_GetConfig+0x2a>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007a16:	1d01      	adds	r1, r0, #4
 8007a18:	2201      	movs	r2, #1
 8007a1a:	f000 f9d4 	bl	8007dc6 <USBD_CtlSendData>
        break;
 8007a1e:	e001      	b.n	8007a24 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8007a20:	f7ff fe7c 	bl	800771c <USBD_CtlError>
}
 8007a24:	bd10      	pop	{r4, pc}
    switch (pdev->dev_state)
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d102      	bne.n	8007a30 <USBD_GetConfig+0x30>
        USBD_CtlError(pdev, req);
 8007a2a:	f7ff fe77 	bl	800771c <USBD_CtlError>
}
 8007a2e:	e7f9      	b.n	8007a24 <USBD_GetConfig+0x24>
        pdev->dev_default_config = 0U;
 8007a30:	2300      	movs	r3, #0
 8007a32:	6083      	str	r3, [r0, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8007a34:	0001      	movs	r1, r0
 8007a36:	3108      	adds	r1, #8
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f000 f9c4 	bl	8007dc6 <USBD_CtlSendData>
        break;
 8007a3e:	e7f1      	b.n	8007a24 <USBD_GetConfig+0x24>

08007a40 <USBD_GetStatus>:
{
 8007a40:	b510      	push	{r4, lr}
  switch (pdev->dev_state)
 8007a42:	23a7      	movs	r3, #167	; 0xa7
 8007a44:	009b      	lsls	r3, r3, #2
 8007a46:	5cc3      	ldrb	r3, [r0, r3]
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	2b02      	cmp	r3, #2
 8007a4c:	d814      	bhi.n	8007a78 <USBD_GetStatus+0x38>
      if (req->wLength != 0x2U)
 8007a4e:	88cb      	ldrh	r3, [r1, #6]
 8007a50:	2b02      	cmp	r3, #2
 8007a52:	d10e      	bne.n	8007a72 <USBD_GetStatus+0x32>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007a54:	2301      	movs	r3, #1
 8007a56:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup)
 8007a58:	23a9      	movs	r3, #169	; 0xa9
 8007a5a:	009b      	lsls	r3, r3, #2
 8007a5c:	58c3      	ldr	r3, [r0, r3]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d001      	beq.n	8007a66 <USBD_GetStatus+0x26>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007a62:	2303      	movs	r3, #3
 8007a64:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8007a66:	0001      	movs	r1, r0
 8007a68:	310c      	adds	r1, #12
 8007a6a:	2202      	movs	r2, #2
 8007a6c:	f000 f9ab 	bl	8007dc6 <USBD_CtlSendData>
}
 8007a70:	bd10      	pop	{r4, pc}
        USBD_CtlError(pdev, req);
 8007a72:	f7ff fe53 	bl	800771c <USBD_CtlError>
        break;
 8007a76:	e7fb      	b.n	8007a70 <USBD_GetStatus+0x30>
      USBD_CtlError(pdev, req);
 8007a78:	f7ff fe50 	bl	800771c <USBD_CtlError>
}
 8007a7c:	e7f8      	b.n	8007a70 <USBD_GetStatus+0x30>

08007a7e <USBD_ClrFeature>:
{
 8007a7e:	b510      	push	{r4, lr}
  switch (pdev->dev_state)
 8007a80:	23a7      	movs	r3, #167	; 0xa7
 8007a82:	009b      	lsls	r3, r3, #2
 8007a84:	5cc3      	ldrb	r3, [r0, r3]
 8007a86:	3b01      	subs	r3, #1
 8007a88:	2b02      	cmp	r3, #2
 8007a8a:	d80a      	bhi.n	8007aa2 <USBD_ClrFeature+0x24>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007a8c:	884b      	ldrh	r3, [r1, #2]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d000      	beq.n	8007a94 <USBD_ClrFeature+0x16>
}
 8007a92:	bd10      	pop	{r4, pc}
        pdev->dev_remote_wakeup = 0U;
 8007a94:	23a9      	movs	r3, #169	; 0xa9
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	2200      	movs	r2, #0
 8007a9a:	50c2      	str	r2, [r0, r3]
        USBD_CtlSendStatus(pdev);
 8007a9c:	f000 f9c2 	bl	8007e24 <USBD_CtlSendStatus>
 8007aa0:	e7f7      	b.n	8007a92 <USBD_ClrFeature+0x14>
      USBD_CtlError(pdev, req);
 8007aa2:	f7ff fe3b 	bl	800771c <USBD_CtlError>
}
 8007aa6:	e7f4      	b.n	8007a92 <USBD_ClrFeature+0x14>

08007aa8 <USBD_StdDevReq>:
{
 8007aa8:	b510      	push	{r4, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007aaa:	780a      	ldrb	r2, [r1, #0]
 8007aac:	2360      	movs	r3, #96	; 0x60
 8007aae:	4013      	ands	r3, r2
 8007ab0:	2b20      	cmp	r3, #32
 8007ab2:	d006      	beq.n	8007ac2 <USBD_StdDevReq+0x1a>
 8007ab4:	2b40      	cmp	r3, #64	; 0x40
 8007ab6:	d004      	beq.n	8007ac2 <USBD_StdDevReq+0x1a>
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d009      	beq.n	8007ad0 <USBD_StdDevReq+0x28>
      USBD_CtlError(pdev, req);
 8007abc:	f7ff fe2e 	bl	800771c <USBD_CtlError>
      break;
 8007ac0:	e004      	b.n	8007acc <USBD_StdDevReq+0x24>
      pdev->pClass->Setup(pdev, req);
 8007ac2:	23ad      	movs	r3, #173	; 0xad
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	58c3      	ldr	r3, [r0, r3]
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	4798      	blx	r3
}
 8007acc:	2000      	movs	r0, #0
 8007ace:	bd10      	pop	{r4, pc}
      switch (req->bRequest)
 8007ad0:	784b      	ldrb	r3, [r1, #1]
 8007ad2:	2b09      	cmp	r3, #9
 8007ad4:	d818      	bhi.n	8007b08 <USBD_StdDevReq+0x60>
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	4a0d      	ldr	r2, [pc, #52]	; (8007b10 <USBD_StdDevReq+0x68>)
 8007ada:	58d3      	ldr	r3, [r2, r3]
 8007adc:	469f      	mov	pc, r3
          USBD_GetDescriptor(pdev, req);
 8007ade:	f7ff fe27 	bl	8007730 <USBD_GetDescriptor>
          break;
 8007ae2:	e7f3      	b.n	8007acc <USBD_StdDevReq+0x24>
          USBD_SetAddress(pdev, req);
 8007ae4:	f7ff ff00 	bl	80078e8 <USBD_SetAddress>
          break;
 8007ae8:	e7f0      	b.n	8007acc <USBD_StdDevReq+0x24>
          USBD_SetConfig(pdev, req);
 8007aea:	f7ff ff2d 	bl	8007948 <USBD_SetConfig>
          break;
 8007aee:	e7ed      	b.n	8007acc <USBD_StdDevReq+0x24>
          USBD_GetConfig(pdev, req);
 8007af0:	f7ff ff86 	bl	8007a00 <USBD_GetConfig>
          break;
 8007af4:	e7ea      	b.n	8007acc <USBD_StdDevReq+0x24>
          USBD_GetStatus(pdev, req);
 8007af6:	f7ff ffa3 	bl	8007a40 <USBD_GetStatus>
          break;
 8007afa:	e7e7      	b.n	8007acc <USBD_StdDevReq+0x24>
          USBD_SetFeature(pdev, req);
 8007afc:	f7ff fdee 	bl	80076dc <USBD_SetFeature>
          break;
 8007b00:	e7e4      	b.n	8007acc <USBD_StdDevReq+0x24>
          USBD_ClrFeature(pdev, req);
 8007b02:	f7ff ffbc 	bl	8007a7e <USBD_ClrFeature>
          break;
 8007b06:	e7e1      	b.n	8007acc <USBD_StdDevReq+0x24>
          USBD_CtlError(pdev, req);
 8007b08:	f7ff fe08 	bl	800771c <USBD_CtlError>
          break;
 8007b0c:	e7de      	b.n	8007acc <USBD_StdDevReq+0x24>
 8007b0e:	46c0      	nop			; (mov r8, r8)
 8007b10:	0800dba8 	.word	0x0800dba8

08007b14 <USBD_StdItfReq>:
{
 8007b14:	b570      	push	{r4, r5, r6, lr}
 8007b16:	0005      	movs	r5, r0
 8007b18:	000c      	movs	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b1a:	780a      	ldrb	r2, [r1, #0]
 8007b1c:	2360      	movs	r3, #96	; 0x60
 8007b1e:	4013      	ands	r3, r2
 8007b20:	2b20      	cmp	r3, #32
 8007b22:	d007      	beq.n	8007b34 <USBD_StdItfReq+0x20>
 8007b24:	2b40      	cmp	r3, #64	; 0x40
 8007b26:	d005      	beq.n	8007b34 <USBD_StdItfReq+0x20>
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d003      	beq.n	8007b34 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8007b2c:	f7ff fdf6 	bl	800771c <USBD_CtlError>
}
 8007b30:	2000      	movs	r0, #0
 8007b32:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8007b34:	23a7      	movs	r3, #167	; 0xa7
 8007b36:	009b      	lsls	r3, r3, #2
 8007b38:	5ceb      	ldrb	r3, [r5, r3]
 8007b3a:	3b01      	subs	r3, #1
 8007b3c:	2b02      	cmp	r3, #2
 8007b3e:	d817      	bhi.n	8007b70 <USBD_StdItfReq+0x5c>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007b40:	7923      	ldrb	r3, [r4, #4]
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d80f      	bhi.n	8007b66 <USBD_StdItfReq+0x52>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007b46:	23ad      	movs	r3, #173	; 0xad
 8007b48:	009b      	lsls	r3, r3, #2
 8007b4a:	58eb      	ldr	r3, [r5, r3]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	0021      	movs	r1, r4
 8007b50:	0028      	movs	r0, r5
 8007b52:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007b54:	88e3      	ldrh	r3, [r4, #6]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d1ea      	bne.n	8007b30 <USBD_StdItfReq+0x1c>
 8007b5a:	2800      	cmp	r0, #0
 8007b5c:	d1e8      	bne.n	8007b30 <USBD_StdItfReq+0x1c>
              USBD_CtlSendStatus(pdev);
 8007b5e:	0028      	movs	r0, r5
 8007b60:	f000 f960 	bl	8007e24 <USBD_CtlSendStatus>
 8007b64:	e7e4      	b.n	8007b30 <USBD_StdItfReq+0x1c>
            USBD_CtlError(pdev, req);
 8007b66:	0021      	movs	r1, r4
 8007b68:	0028      	movs	r0, r5
 8007b6a:	f7ff fdd7 	bl	800771c <USBD_CtlError>
 8007b6e:	e7df      	b.n	8007b30 <USBD_StdItfReq+0x1c>
          USBD_CtlError(pdev, req);
 8007b70:	0021      	movs	r1, r4
 8007b72:	0028      	movs	r0, r5
 8007b74:	f7ff fdd2 	bl	800771c <USBD_CtlError>
          break;
 8007b78:	e7da      	b.n	8007b30 <USBD_StdItfReq+0x1c>

08007b7a <USBD_StdEPReq>:
{
 8007b7a:	b570      	push	{r4, r5, r6, lr}
 8007b7c:	0005      	movs	r5, r0
  ep_addr  = LOBYTE(req->wIndex);
 8007b7e:	8888      	ldrh	r0, [r1, #4]
 8007b80:	790a      	ldrb	r2, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b82:	780b      	ldrb	r3, [r1, #0]
 8007b84:	2460      	movs	r4, #96	; 0x60
 8007b86:	401c      	ands	r4, r3
 8007b88:	2c20      	cmp	r4, #32
 8007b8a:	d008      	beq.n	8007b9e <USBD_StdEPReq+0x24>
 8007b8c:	2c40      	cmp	r4, #64	; 0x40
 8007b8e:	d006      	beq.n	8007b9e <USBD_StdEPReq+0x24>
 8007b90:	2c00      	cmp	r4, #0
 8007b92:	d00d      	beq.n	8007bb0 <USBD_StdEPReq+0x36>
      USBD_CtlError(pdev, req);
 8007b94:	0028      	movs	r0, r5
 8007b96:	f7ff fdc1 	bl	800771c <USBD_CtlError>
  return ret;
 8007b9a:	2400      	movs	r4, #0
      break;
 8007b9c:	e006      	b.n	8007bac <USBD_StdEPReq+0x32>
      pdev->pClass->Setup(pdev, req);
 8007b9e:	23ad      	movs	r3, #173	; 0xad
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	58eb      	ldr	r3, [r5, r3]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	0028      	movs	r0, r5
 8007ba8:	4798      	blx	r3
  return ret;
 8007baa:	2400      	movs	r4, #0
}
 8007bac:	0020      	movs	r0, r4
 8007bae:	bd70      	pop	{r4, r5, r6, pc}
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007bb0:	2c20      	cmp	r4, #32
 8007bb2:	d00a      	beq.n	8007bca <USBD_StdEPReq+0x50>
      switch (req->bRequest)
 8007bb4:	784e      	ldrb	r6, [r1, #1]
 8007bb6:	2e01      	cmp	r6, #1
 8007bb8:	d03e      	beq.n	8007c38 <USBD_StdEPReq+0xbe>
 8007bba:	2e03      	cmp	r6, #3
 8007bbc:	d00d      	beq.n	8007bda <USBD_StdEPReq+0x60>
 8007bbe:	2e00      	cmp	r6, #0
 8007bc0:	d064      	beq.n	8007c8c <USBD_StdEPReq+0x112>
          USBD_CtlError(pdev, req);
 8007bc2:	0028      	movs	r0, r5
 8007bc4:	f7ff fdaa 	bl	800771c <USBD_CtlError>
          break;
 8007bc8:	e7f0      	b.n	8007bac <USBD_StdEPReq+0x32>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007bca:	23ad      	movs	r3, #173	; 0xad
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	58eb      	ldr	r3, [r5, r3]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	0028      	movs	r0, r5
 8007bd4:	4798      	blx	r3
 8007bd6:	0004      	movs	r4, r0
        return ret;
 8007bd8:	e7e8      	b.n	8007bac <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 8007bda:	23a7      	movs	r3, #167	; 0xa7
 8007bdc:	009b      	lsls	r3, r3, #2
 8007bde:	5ceb      	ldrb	r3, [r5, r3]
 8007be0:	2b02      	cmp	r3, #2
 8007be2:	d005      	beq.n	8007bf0 <USBD_StdEPReq+0x76>
 8007be4:	2b03      	cmp	r3, #3
 8007be6:	d014      	beq.n	8007c12 <USBD_StdEPReq+0x98>
              USBD_CtlError(pdev, req);
 8007be8:	0028      	movs	r0, r5
 8007bea:	f7ff fd97 	bl	800771c <USBD_CtlError>
              break;
 8007bee:	e7dd      	b.n	8007bac <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007bf0:	2a00      	cmp	r2, #0
 8007bf2:	d001      	beq.n	8007bf8 <USBD_StdEPReq+0x7e>
 8007bf4:	2a80      	cmp	r2, #128	; 0x80
 8007bf6:	d103      	bne.n	8007c00 <USBD_StdEPReq+0x86>
                USBD_CtlError(pdev, req);
 8007bf8:	0028      	movs	r0, r5
 8007bfa:	f7ff fd8f 	bl	800771c <USBD_CtlError>
 8007bfe:	e7d5      	b.n	8007bac <USBD_StdEPReq+0x32>
                USBD_LL_StallEP(pdev, ep_addr);
 8007c00:	0011      	movs	r1, r2
 8007c02:	0028      	movs	r0, r5
 8007c04:	f000 fb26 	bl	8008254 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007c08:	2180      	movs	r1, #128	; 0x80
 8007c0a:	0028      	movs	r0, r5
 8007c0c:	f000 fb22 	bl	8008254 <USBD_LL_StallEP>
 8007c10:	e7cc      	b.n	8007bac <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007c12:	884b      	ldrh	r3, [r1, #2]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d106      	bne.n	8007c26 <USBD_StdEPReq+0xac>
                if ((ep_addr != 0x00U) &&
 8007c18:	2a00      	cmp	r2, #0
 8007c1a:	d004      	beq.n	8007c26 <USBD_StdEPReq+0xac>
 8007c1c:	2a80      	cmp	r2, #128	; 0x80
 8007c1e:	d002      	beq.n	8007c26 <USBD_StdEPReq+0xac>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007c20:	88cb      	ldrh	r3, [r1, #6]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d003      	beq.n	8007c2e <USBD_StdEPReq+0xb4>
              USBD_CtlSendStatus(pdev);
 8007c26:	0028      	movs	r0, r5
 8007c28:	f000 f8fc 	bl	8007e24 <USBD_CtlSendStatus>
              break;
 8007c2c:	e7be      	b.n	8007bac <USBD_StdEPReq+0x32>
                  USBD_LL_StallEP(pdev, ep_addr);
 8007c2e:	0011      	movs	r1, r2
 8007c30:	0028      	movs	r0, r5
 8007c32:	f000 fb0f 	bl	8008254 <USBD_LL_StallEP>
 8007c36:	e7f6      	b.n	8007c26 <USBD_StdEPReq+0xac>
          switch (pdev->dev_state)
 8007c38:	23a7      	movs	r3, #167	; 0xa7
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	5ceb      	ldrb	r3, [r5, r3]
 8007c3e:	2b02      	cmp	r3, #2
 8007c40:	d005      	beq.n	8007c4e <USBD_StdEPReq+0xd4>
 8007c42:	2b03      	cmp	r3, #3
 8007c44:	d014      	beq.n	8007c70 <USBD_StdEPReq+0xf6>
              USBD_CtlError(pdev, req);
 8007c46:	0028      	movs	r0, r5
 8007c48:	f7ff fd68 	bl	800771c <USBD_CtlError>
              break;
 8007c4c:	e7ae      	b.n	8007bac <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c4e:	2a00      	cmp	r2, #0
 8007c50:	d001      	beq.n	8007c56 <USBD_StdEPReq+0xdc>
 8007c52:	2a80      	cmp	r2, #128	; 0x80
 8007c54:	d103      	bne.n	8007c5e <USBD_StdEPReq+0xe4>
                USBD_CtlError(pdev, req);
 8007c56:	0028      	movs	r0, r5
 8007c58:	f7ff fd60 	bl	800771c <USBD_CtlError>
 8007c5c:	e7a6      	b.n	8007bac <USBD_StdEPReq+0x32>
                USBD_LL_StallEP(pdev, ep_addr);
 8007c5e:	0011      	movs	r1, r2
 8007c60:	0028      	movs	r0, r5
 8007c62:	f000 faf7 	bl	8008254 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007c66:	2180      	movs	r1, #128	; 0x80
 8007c68:	0028      	movs	r0, r5
 8007c6a:	f000 faf3 	bl	8008254 <USBD_LL_StallEP>
 8007c6e:	e79d      	b.n	8007bac <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007c70:	884b      	ldrh	r3, [r1, #2]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d19a      	bne.n	8007bac <USBD_StdEPReq+0x32>
                if ((ep_addr & 0x7FU) != 0x00U)
 8007c76:	0653      	lsls	r3, r2, #25
 8007c78:	d103      	bne.n	8007c82 <USBD_StdEPReq+0x108>
                USBD_CtlSendStatus(pdev);
 8007c7a:	0028      	movs	r0, r5
 8007c7c:	f000 f8d2 	bl	8007e24 <USBD_CtlSendStatus>
 8007c80:	e794      	b.n	8007bac <USBD_StdEPReq+0x32>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007c82:	0011      	movs	r1, r2
 8007c84:	0028      	movs	r0, r5
 8007c86:	f000 faee 	bl	8008266 <USBD_LL_ClearStallEP>
 8007c8a:	e7f6      	b.n	8007c7a <USBD_StdEPReq+0x100>
          switch (pdev->dev_state)
 8007c8c:	23a7      	movs	r3, #167	; 0xa7
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	5ceb      	ldrb	r3, [r5, r3]
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	d006      	beq.n	8007ca4 <USBD_StdEPReq+0x12a>
 8007c96:	2b03      	cmp	r3, #3
 8007c98:	d029      	beq.n	8007cee <USBD_StdEPReq+0x174>
              USBD_CtlError(pdev, req);
 8007c9a:	0028      	movs	r0, r5
 8007c9c:	f7ff fd3e 	bl	800771c <USBD_CtlError>
  return ret;
 8007ca0:	0034      	movs	r4, r6
              break;
 8007ca2:	e783      	b.n	8007bac <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ca4:	2a00      	cmp	r2, #0
 8007ca6:	d001      	beq.n	8007cac <USBD_StdEPReq+0x132>
 8007ca8:	2a80      	cmp	r2, #128	; 0x80
 8007caa:	d112      	bne.n	8007cd2 <USBD_StdEPReq+0x158>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cac:	0603      	lsls	r3, r0, #24
 8007cae:	d415      	bmi.n	8007cdc <USBD_StdEPReq+0x162>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007cb0:	217f      	movs	r1, #127	; 0x7f
 8007cb2:	400a      	ands	r2, r1
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cb4:	0091      	lsls	r1, r2, #2
 8007cb6:	1889      	adds	r1, r1, r2
 8007cb8:	0089      	lsls	r1, r1, #2
 8007cba:	3151      	adds	r1, #81	; 0x51
 8007cbc:	31ff      	adds	r1, #255	; 0xff
 8007cbe:	1869      	adds	r1, r5, r1
 8007cc0:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007cc6:	2202      	movs	r2, #2
 8007cc8:	0028      	movs	r0, r5
 8007cca:	f000 f87c 	bl	8007dc6 <USBD_CtlSendData>
  return ret;
 8007cce:	0034      	movs	r4, r6
              break;
 8007cd0:	e76c      	b.n	8007bac <USBD_StdEPReq+0x32>
                USBD_CtlError(pdev, req);
 8007cd2:	0028      	movs	r0, r5
 8007cd4:	f7ff fd22 	bl	800771c <USBD_CtlError>
  return ret;
 8007cd8:	0034      	movs	r4, r6
                break;
 8007cda:	e767      	b.n	8007bac <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cdc:	217f      	movs	r1, #127	; 0x7f
 8007cde:	400a      	ands	r2, r1
 8007ce0:	0091      	lsls	r1, r2, #2
 8007ce2:	1889      	adds	r1, r1, r2
 8007ce4:	0089      	lsls	r1, r1, #2
 8007ce6:	3110      	adds	r1, #16
 8007ce8:	1869      	adds	r1, r5, r1
 8007cea:	3104      	adds	r1, #4
 8007cec:	e7e9      	b.n	8007cc2 <USBD_StdEPReq+0x148>
              if ((ep_addr & 0x80U) == 0x80U)
 8007cee:	b244      	sxtb	r4, r0
 8007cf0:	0603      	lsls	r3, r0, #24
 8007cf2:	d422      	bmi.n	8007d3a <USBD_StdEPReq+0x1c0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007cf4:	200f      	movs	r0, #15
 8007cf6:	4010      	ands	r0, r2
 8007cf8:	0083      	lsls	r3, r0, #2
 8007cfa:	181b      	adds	r3, r3, r0
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	18eb      	adds	r3, r5, r3
 8007d00:	3359      	adds	r3, #89	; 0x59
 8007d02:	33ff      	adds	r3, #255	; 0xff
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d025      	beq.n	8007d56 <USBD_StdEPReq+0x1dc>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d0a:	2c00      	cmp	r4, #0
 8007d0c:	db28      	blt.n	8007d60 <USBD_StdEPReq+0x1e6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007d0e:	237f      	movs	r3, #127	; 0x7f
 8007d10:	4013      	ands	r3, r2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d12:	009c      	lsls	r4, r3, #2
 8007d14:	18e4      	adds	r4, r4, r3
 8007d16:	00a4      	lsls	r4, r4, #2
 8007d18:	3451      	adds	r4, #81	; 0x51
 8007d1a:	34ff      	adds	r4, #255	; 0xff
 8007d1c:	192c      	adds	r4, r5, r4
 8007d1e:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007d20:	2a00      	cmp	r2, #0
 8007d22:	d001      	beq.n	8007d28 <USBD_StdEPReq+0x1ae>
 8007d24:	2a80      	cmp	r2, #128	; 0x80
 8007d26:	d124      	bne.n	8007d72 <USBD_StdEPReq+0x1f8>
                pep->status = 0x0000U;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	6023      	str	r3, [r4, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007d2c:	2202      	movs	r2, #2
 8007d2e:	0021      	movs	r1, r4
 8007d30:	0028      	movs	r0, r5
 8007d32:	f000 f848 	bl	8007dc6 <USBD_CtlSendData>
  return ret;
 8007d36:	0034      	movs	r4, r6
              break;
 8007d38:	e738      	b.n	8007bac <USBD_StdEPReq+0x32>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007d3a:	200f      	movs	r0, #15
 8007d3c:	4010      	ands	r0, r2
 8007d3e:	0083      	lsls	r3, r0, #2
 8007d40:	181b      	adds	r3, r3, r0
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	18eb      	adds	r3, r5, r3
 8007d46:	699b      	ldr	r3, [r3, #24]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d1de      	bne.n	8007d0a <USBD_StdEPReq+0x190>
                  USBD_CtlError(pdev, req);
 8007d4c:	0028      	movs	r0, r5
 8007d4e:	f7ff fce5 	bl	800771c <USBD_CtlError>
  return ret;
 8007d52:	0034      	movs	r4, r6
                  break;
 8007d54:	e72a      	b.n	8007bac <USBD_StdEPReq+0x32>
                  USBD_CtlError(pdev, req);
 8007d56:	0028      	movs	r0, r5
 8007d58:	f7ff fce0 	bl	800771c <USBD_CtlError>
  return ret;
 8007d5c:	0034      	movs	r4, r6
                  break;
 8007d5e:	e725      	b.n	8007bac <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d60:	237f      	movs	r3, #127	; 0x7f
 8007d62:	4013      	ands	r3, r2
 8007d64:	009c      	lsls	r4, r3, #2
 8007d66:	18e4      	adds	r4, r4, r3
 8007d68:	00a4      	lsls	r4, r4, #2
 8007d6a:	3410      	adds	r4, #16
 8007d6c:	192c      	adds	r4, r5, r4
 8007d6e:	3404      	adds	r4, #4
 8007d70:	e7d6      	b.n	8007d20 <USBD_StdEPReq+0x1a6>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007d72:	0011      	movs	r1, r2
 8007d74:	0028      	movs	r0, r5
 8007d76:	f000 fa7f 	bl	8008278 <USBD_LL_IsStallEP>
 8007d7a:	2800      	cmp	r0, #0
 8007d7c:	d002      	beq.n	8007d84 <USBD_StdEPReq+0x20a>
                pep->status = 0x0001U;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	6023      	str	r3, [r4, #0]
 8007d82:	e7d3      	b.n	8007d2c <USBD_StdEPReq+0x1b2>
                pep->status = 0x0000U;
 8007d84:	2300      	movs	r3, #0
 8007d86:	6023      	str	r3, [r4, #0]
 8007d88:	e7d0      	b.n	8007d2c <USBD_StdEPReq+0x1b2>

08007d8a <USBD_GetString>:
{
 8007d8a:	b570      	push	{r4, r5, r6, lr}
 8007d8c:	0004      	movs	r4, r0
 8007d8e:	000d      	movs	r5, r1
 8007d90:	0016      	movs	r6, r2
  if (desc != NULL)
 8007d92:	2800      	cmp	r0, #0
 8007d94:	d016      	beq.n	8007dc4 <USBD_GetString+0x3a>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007d96:	f7ff fc97 	bl	80076c8 <USBD_GetLen>
 8007d9a:	3001      	adds	r0, #1
 8007d9c:	0043      	lsls	r3, r0, #1
 8007d9e:	b29b      	uxth	r3, r3
 8007da0:	8033      	strh	r3, [r6, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007da2:	702b      	strb	r3, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007da4:	2303      	movs	r3, #3
 8007da6:	706b      	strb	r3, [r5, #1]
 8007da8:	3b01      	subs	r3, #1
    while (*desc != '\0')
 8007daa:	e008      	b.n	8007dbe <USBD_GetString+0x34>
      unicode[idx++] = *desc++;
 8007dac:	3401      	adds	r4, #1
 8007dae:	1c5a      	adds	r2, r3, #1
 8007db0:	b2d2      	uxtb	r2, r2
 8007db2:	54e8      	strb	r0, [r5, r3]
      unicode[idx++] =  0U;
 8007db4:	3302      	adds	r3, #2
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	18aa      	adds	r2, r5, r2
 8007dba:	2100      	movs	r1, #0
 8007dbc:	7011      	strb	r1, [r2, #0]
    while (*desc != '\0')
 8007dbe:	7820      	ldrb	r0, [r4, #0]
 8007dc0:	2800      	cmp	r0, #0
 8007dc2:	d1f3      	bne.n	8007dac <USBD_GetString+0x22>
}
 8007dc4:	bd70      	pop	{r4, r5, r6, pc}

08007dc6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007dc6:	b510      	push	{r4, lr}
 8007dc8:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007dca:	22a5      	movs	r2, #165	; 0xa5
 8007dcc:	0092      	lsls	r2, r2, #2
 8007dce:	2402      	movs	r4, #2
 8007dd0:	5084      	str	r4, [r0, r2]
  pdev->ep_in[0].total_length = len;
 8007dd2:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;
 8007dd4:	6203      	str	r3, [r0, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007dd6:	000a      	movs	r2, r1
 8007dd8:	2100      	movs	r1, #0
 8007dda:	f000 fa6f 	bl	80082bc <USBD_LL_Transmit>

  return USBD_OK;
}
 8007dde:	2000      	movs	r0, #0
 8007de0:	bd10      	pop	{r4, pc}

08007de2 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007de2:	b510      	push	{r4, lr}
 8007de4:	0013      	movs	r3, r2
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007de6:	000a      	movs	r2, r1
 8007de8:	2100      	movs	r1, #0
 8007dea:	f000 fa67 	bl	80082bc <USBD_LL_Transmit>

  return USBD_OK;
}
 8007dee:	2000      	movs	r0, #0
 8007df0:	bd10      	pop	{r4, pc}

08007df2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8007df2:	b510      	push	{r4, lr}
 8007df4:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007df6:	22a5      	movs	r2, #165	; 0xa5
 8007df8:	0092      	lsls	r2, r2, #2
 8007dfa:	2403      	movs	r4, #3
 8007dfc:	5084      	str	r4, [r0, r2]
  pdev->ep_out[0].total_length = len;
 8007dfe:	3a39      	subs	r2, #57	; 0x39
 8007e00:	3aff      	subs	r2, #255	; 0xff
 8007e02:	5083      	str	r3, [r0, r2]
  pdev->ep_out[0].rem_length   = len;
 8007e04:	3204      	adds	r2, #4
 8007e06:	5083      	str	r3, [r0, r2]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007e08:	000a      	movs	r2, r1
 8007e0a:	2100      	movs	r1, #0
 8007e0c:	f000 fa5f 	bl	80082ce <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007e10:	2000      	movs	r0, #0
 8007e12:	bd10      	pop	{r4, pc}

08007e14 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007e14:	b510      	push	{r4, lr}
 8007e16:	0013      	movs	r3, r2
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007e18:	000a      	movs	r2, r1
 8007e1a:	2100      	movs	r1, #0
 8007e1c:	f000 fa57 	bl	80082ce <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007e20:	2000      	movs	r0, #0
 8007e22:	bd10      	pop	{r4, pc}

08007e24 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007e24:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007e26:	23a5      	movs	r3, #165	; 0xa5
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	2204      	movs	r2, #4
 8007e2c:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007e2e:	2300      	movs	r3, #0
 8007e30:	2200      	movs	r2, #0
 8007e32:	2100      	movs	r1, #0
 8007e34:	f000 fa42 	bl	80082bc <USBD_LL_Transmit>

  return USBD_OK;
}
 8007e38:	2000      	movs	r0, #0
 8007e3a:	bd10      	pop	{r4, pc}

08007e3c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007e3c:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007e3e:	23a5      	movs	r3, #165	; 0xa5
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	2205      	movs	r2, #5
 8007e44:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007e46:	2300      	movs	r3, #0
 8007e48:	2200      	movs	r2, #0
 8007e4a:	2100      	movs	r1, #0
 8007e4c:	f000 fa3f 	bl	80082ce <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007e50:	2000      	movs	r0, #0
 8007e52:	bd10      	pop	{r4, pc}

08007e54 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007e54:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007e56:	2200      	movs	r2, #0
 8007e58:	4911      	ldr	r1, [pc, #68]	; (8007ea0 <MX_USB_DEVICE_Init+0x4c>)
 8007e5a:	4812      	ldr	r0, [pc, #72]	; (8007ea4 <MX_USB_DEVICE_Init+0x50>)
 8007e5c:	f7ff fa9d 	bl	800739a <USBD_Init>
 8007e60:	2800      	cmp	r0, #0
 8007e62:	d111      	bne.n	8007e88 <MX_USB_DEVICE_Init+0x34>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007e64:	4910      	ldr	r1, [pc, #64]	; (8007ea8 <MX_USB_DEVICE_Init+0x54>)
 8007e66:	480f      	ldr	r0, [pc, #60]	; (8007ea4 <MX_USB_DEVICE_Init+0x50>)
 8007e68:	f7ff fab3 	bl	80073d2 <USBD_RegisterClass>
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	d10e      	bne.n	8007e8e <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007e70:	490e      	ldr	r1, [pc, #56]	; (8007eac <MX_USB_DEVICE_Init+0x58>)
 8007e72:	480c      	ldr	r0, [pc, #48]	; (8007ea4 <MX_USB_DEVICE_Init+0x50>)
 8007e74:	f7ff fa58 	bl	8007328 <USBD_CDC_RegisterInterface>
 8007e78:	2800      	cmp	r0, #0
 8007e7a:	d10b      	bne.n	8007e94 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007e7c:	4809      	ldr	r0, [pc, #36]	; (8007ea4 <MX_USB_DEVICE_Init+0x50>)
 8007e7e:	f7ff fab1 	bl	80073e4 <USBD_Start>
 8007e82:	2800      	cmp	r0, #0
 8007e84:	d109      	bne.n	8007e9a <MX_USB_DEVICE_Init+0x46>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007e86:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007e88:	f7fb fa82 	bl	8003390 <Error_Handler>
 8007e8c:	e7ea      	b.n	8007e64 <MX_USB_DEVICE_Init+0x10>
    Error_Handler();
 8007e8e:	f7fb fa7f 	bl	8003390 <Error_Handler>
 8007e92:	e7ed      	b.n	8007e70 <MX_USB_DEVICE_Init+0x1c>
    Error_Handler();
 8007e94:	f7fb fa7c 	bl	8003390 <Error_Handler>
 8007e98:	e7f0      	b.n	8007e7c <MX_USB_DEVICE_Init+0x28>
    Error_Handler();
 8007e9a:	f7fb fa79 	bl	8003390 <Error_Handler>
}
 8007e9e:	e7f2      	b.n	8007e86 <MX_USB_DEVICE_Init+0x32>
 8007ea0:	2000012c 	.word	0x2000012c
 8007ea4:	20000558 	.word	0x20000558
 8007ea8:	2000000c 	.word	0x2000000c
 8007eac:	2000011c 	.word	0x2000011c

08007eb0 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8007eb0:	2000      	movs	r0, #0
 8007eb2:	4770      	bx	lr

08007eb4 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8007eb4:	2000      	movs	r0, #0
 8007eb6:	4770      	bx	lr

08007eb8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eba:	0006      	movs	r6, r0
 8007ebc:	000f      	movs	r7, r1
  /* USER CODE BEGIN 6 */
	unsigned char i = 0;
 8007ebe:	2400      	movs	r4, #0
	while( i != *Len )
 8007ec0:	0022      	movs	r2, r4
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	429c      	cmp	r4, r3
 8007ec6:	d011      	beq.n	8007eec <CDC_Receive_FS+0x34>
	{
		receive[receive_ip++] = Buf[i++];                        //Buf
 8007ec8:	3401      	adds	r4, #1
 8007eca:	b2e4      	uxtb	r4, r4
 8007ecc:	4d0c      	ldr	r5, [pc, #48]	; (8007f00 <CDC_Receive_FS+0x48>)
 8007ece:	782b      	ldrb	r3, [r5, #0]
 8007ed0:	1c59      	adds	r1, r3, #1
 8007ed2:	7029      	strb	r1, [r5, #0]
 8007ed4:	5cb1      	ldrb	r1, [r6, r2]
 8007ed6:	4a0b      	ldr	r2, [pc, #44]	; (8007f04 <CDC_Receive_FS+0x4c>)
 8007ed8:	54d1      	strb	r1, [r2, r3]
		debug_handle();                                          //
 8007eda:	f000 fa15 	bl	8008308 <debug_handle>
		if(receive_ip >= RX_LEN) receive_ip = 0;				         // 
 8007ede:	782b      	ldrb	r3, [r5, #0]
 8007ee0:	2b1f      	cmp	r3, #31
 8007ee2:	d9ed      	bls.n	8007ec0 <CDC_Receive_FS+0x8>
 8007ee4:	4b06      	ldr	r3, [pc, #24]	; (8007f00 <CDC_Receive_FS+0x48>)
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	701a      	strb	r2, [r3, #0]
 8007eea:	e7e9      	b.n	8007ec0 <CDC_Receive_FS+0x8>
	}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007eec:	4c06      	ldr	r4, [pc, #24]	; (8007f08 <CDC_Receive_FS+0x50>)
 8007eee:	0031      	movs	r1, r6
 8007ef0:	0020      	movs	r0, r4
 8007ef2:	f7ff fa2d 	bl	8007350 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007ef6:	0020      	movs	r0, r4
 8007ef8:	f7ff fa31 	bl	800735e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 8007efc:	2000      	movs	r0, #0
 8007efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f00:	2000103c 	.word	0x2000103c
 8007f04:	2000101c 	.word	0x2000101c
 8007f08:	20000558 	.word	0x20000558

08007f0c <CDC_Init_FS>:
{
 8007f0c:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007f0e:	4c06      	ldr	r4, [pc, #24]	; (8007f28 <CDC_Init_FS+0x1c>)
 8007f10:	2200      	movs	r2, #0
 8007f12:	4906      	ldr	r1, [pc, #24]	; (8007f2c <CDC_Init_FS+0x20>)
 8007f14:	0020      	movs	r0, r4
 8007f16:	f7ff fa10 	bl	800733a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007f1a:	4905      	ldr	r1, [pc, #20]	; (8007f30 <CDC_Init_FS+0x24>)
 8007f1c:	0020      	movs	r0, r4
 8007f1e:	f7ff fa17 	bl	8007350 <USBD_CDC_SetRxBuffer>
}
 8007f22:	2000      	movs	r0, #0
 8007f24:	bd10      	pop	{r4, pc}
 8007f26:	46c0      	nop			; (mov r8, r8)
 8007f28:	20000558 	.word	0x20000558
 8007f2c:	20000c1c 	.word	0x20000c1c
 8007f30:	2000081c 	.word	0x2000081c

08007f34 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007f34:	2312      	movs	r3, #18
 8007f36:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8007f38:	4800      	ldr	r0, [pc, #0]	; (8007f3c <USBD_FS_DeviceDescriptor+0x8>)
 8007f3a:	4770      	bx	lr
 8007f3c:	20000148 	.word	0x20000148

08007f40 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007f40:	2304      	movs	r3, #4
 8007f42:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8007f44:	4800      	ldr	r0, [pc, #0]	; (8007f48 <USBD_FS_LangIDStrDescriptor+0x8>)
 8007f46:	4770      	bx	lr
 8007f48:	2000015c 	.word	0x2000015c

08007f4c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007f4c:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8007f4e:	2300      	movs	r3, #0
 8007f50:	e00a      	b.n	8007f68 <IntToUnicode+0x1c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007f52:	005d      	lsls	r5, r3, #1
 8007f54:	3437      	adds	r4, #55	; 0x37
 8007f56:	554c      	strb	r4, [r1, r5]
    }

    value = value << 4;
 8007f58:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 8007f5a:	005c      	lsls	r4, r3, #1
 8007f5c:	3401      	adds	r4, #1
 8007f5e:	190c      	adds	r4, r1, r4
 8007f60:	2500      	movs	r5, #0
 8007f62:	7025      	strb	r5, [r4, #0]
  for (idx = 0; idx < len; idx++)
 8007f64:	3301      	adds	r3, #1
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d206      	bcs.n	8007f7a <IntToUnicode+0x2e>
    if (((value >> 28)) < 0xA)
 8007f6c:	0f04      	lsrs	r4, r0, #28
 8007f6e:	2c09      	cmp	r4, #9
 8007f70:	d8ef      	bhi.n	8007f52 <IntToUnicode+0x6>
      pbuf[2 * idx] = (value >> 28) + '0';
 8007f72:	005d      	lsls	r5, r3, #1
 8007f74:	3430      	adds	r4, #48	; 0x30
 8007f76:	554c      	strb	r4, [r1, r5]
 8007f78:	e7ee      	b.n	8007f58 <IntToUnicode+0xc>
  }
}
 8007f7a:	bd30      	pop	{r4, r5, pc}

08007f7c <Get_SerialNum>:
{
 8007f7c:	b570      	push	{r4, r5, r6, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007f7e:	4b0b      	ldr	r3, [pc, #44]	; (8007fac <Get_SerialNum+0x30>)
 8007f80:	6818      	ldr	r0, [r3, #0]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007f82:	4b0b      	ldr	r3, [pc, #44]	; (8007fb0 <Get_SerialNum+0x34>)
 8007f84:	681d      	ldr	r5, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007f86:	4b0b      	ldr	r3, [pc, #44]	; (8007fb4 <Get_SerialNum+0x38>)
 8007f88:	681b      	ldr	r3, [r3, #0]
  deviceserial0 += deviceserial2;
 8007f8a:	18c0      	adds	r0, r0, r3
  if (deviceserial0 != 0)
 8007f8c:	2800      	cmp	r0, #0
 8007f8e:	d100      	bne.n	8007f92 <Get_SerialNum+0x16>
}
 8007f90:	bd70      	pop	{r4, r5, r6, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007f92:	4c09      	ldr	r4, [pc, #36]	; (8007fb8 <Get_SerialNum+0x3c>)
 8007f94:	1ca1      	adds	r1, r4, #2
 8007f96:	2208      	movs	r2, #8
 8007f98:	f7ff ffd8 	bl	8007f4c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007f9c:	0021      	movs	r1, r4
 8007f9e:	3112      	adds	r1, #18
 8007fa0:	2204      	movs	r2, #4
 8007fa2:	0028      	movs	r0, r5
 8007fa4:	f7ff ffd2 	bl	8007f4c <IntToUnicode>
}
 8007fa8:	e7f2      	b.n	8007f90 <Get_SerialNum+0x14>
 8007faa:	46c0      	nop			; (mov r8, r8)
 8007fac:	1ffff7ac 	.word	0x1ffff7ac
 8007fb0:	1ffff7b0 	.word	0x1ffff7b0
 8007fb4:	1ffff7b4 	.word	0x1ffff7b4
 8007fb8:	20000160 	.word	0x20000160

08007fbc <USBD_FS_SerialStrDescriptor>:
{
 8007fbc:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8007fbe:	231a      	movs	r3, #26
 8007fc0:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8007fc2:	f7ff ffdb 	bl	8007f7c <Get_SerialNum>
}
 8007fc6:	4801      	ldr	r0, [pc, #4]	; (8007fcc <USBD_FS_SerialStrDescriptor+0x10>)
 8007fc8:	bd10      	pop	{r4, pc}
 8007fca:	46c0      	nop			; (mov r8, r8)
 8007fcc:	20000160 	.word	0x20000160

08007fd0 <USBD_FS_ProductStrDescriptor>:
{
 8007fd0:	b510      	push	{r4, lr}
 8007fd2:	000a      	movs	r2, r1
  if(speed == 0)
 8007fd4:	2800      	cmp	r0, #0
 8007fd6:	d105      	bne.n	8007fe4 <USBD_FS_ProductStrDescriptor+0x14>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007fd8:	4905      	ldr	r1, [pc, #20]	; (8007ff0 <USBD_FS_ProductStrDescriptor+0x20>)
 8007fda:	4806      	ldr	r0, [pc, #24]	; (8007ff4 <USBD_FS_ProductStrDescriptor+0x24>)
 8007fdc:	f7ff fed5 	bl	8007d8a <USBD_GetString>
}
 8007fe0:	4803      	ldr	r0, [pc, #12]	; (8007ff0 <USBD_FS_ProductStrDescriptor+0x20>)
 8007fe2:	bd10      	pop	{r4, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007fe4:	4902      	ldr	r1, [pc, #8]	; (8007ff0 <USBD_FS_ProductStrDescriptor+0x20>)
 8007fe6:	4803      	ldr	r0, [pc, #12]	; (8007ff4 <USBD_FS_ProductStrDescriptor+0x24>)
 8007fe8:	f7ff fecf 	bl	8007d8a <USBD_GetString>
 8007fec:	e7f8      	b.n	8007fe0 <USBD_FS_ProductStrDescriptor+0x10>
 8007fee:	46c0      	nop			; (mov r8, r8)
 8007ff0:	20001040 	.word	0x20001040
 8007ff4:	0800dbd0 	.word	0x0800dbd0

08007ff8 <USBD_FS_ManufacturerStrDescriptor>:
{
 8007ff8:	b510      	push	{r4, lr}
 8007ffa:	000a      	movs	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007ffc:	4c03      	ldr	r4, [pc, #12]	; (800800c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8007ffe:	0021      	movs	r1, r4
 8008000:	4803      	ldr	r0, [pc, #12]	; (8008010 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8008002:	f7ff fec2 	bl	8007d8a <USBD_GetString>
}
 8008006:	0020      	movs	r0, r4
 8008008:	bd10      	pop	{r4, pc}
 800800a:	46c0      	nop			; (mov r8, r8)
 800800c:	20001040 	.word	0x20001040
 8008010:	0800dbe8 	.word	0x0800dbe8

08008014 <USBD_FS_ConfigStrDescriptor>:
{
 8008014:	b510      	push	{r4, lr}
 8008016:	000a      	movs	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8008018:	2800      	cmp	r0, #0
 800801a:	d105      	bne.n	8008028 <USBD_FS_ConfigStrDescriptor+0x14>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800801c:	4905      	ldr	r1, [pc, #20]	; (8008034 <USBD_FS_ConfigStrDescriptor+0x20>)
 800801e:	4806      	ldr	r0, [pc, #24]	; (8008038 <USBD_FS_ConfigStrDescriptor+0x24>)
 8008020:	f7ff feb3 	bl	8007d8a <USBD_GetString>
}
 8008024:	4803      	ldr	r0, [pc, #12]	; (8008034 <USBD_FS_ConfigStrDescriptor+0x20>)
 8008026:	bd10      	pop	{r4, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008028:	4902      	ldr	r1, [pc, #8]	; (8008034 <USBD_FS_ConfigStrDescriptor+0x20>)
 800802a:	4803      	ldr	r0, [pc, #12]	; (8008038 <USBD_FS_ConfigStrDescriptor+0x24>)
 800802c:	f7ff fead 	bl	8007d8a <USBD_GetString>
 8008030:	e7f8      	b.n	8008024 <USBD_FS_ConfigStrDescriptor+0x10>
 8008032:	46c0      	nop			; (mov r8, r8)
 8008034:	20001040 	.word	0x20001040
 8008038:	0800dbfc 	.word	0x0800dbfc

0800803c <USBD_FS_InterfaceStrDescriptor>:
{
 800803c:	b510      	push	{r4, lr}
 800803e:	000a      	movs	r2, r1
  if(speed == 0)
 8008040:	2800      	cmp	r0, #0
 8008042:	d105      	bne.n	8008050 <USBD_FS_InterfaceStrDescriptor+0x14>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008044:	4905      	ldr	r1, [pc, #20]	; (800805c <USBD_FS_InterfaceStrDescriptor+0x20>)
 8008046:	4806      	ldr	r0, [pc, #24]	; (8008060 <USBD_FS_InterfaceStrDescriptor+0x24>)
 8008048:	f7ff fe9f 	bl	8007d8a <USBD_GetString>
}
 800804c:	4803      	ldr	r0, [pc, #12]	; (800805c <USBD_FS_InterfaceStrDescriptor+0x20>)
 800804e:	bd10      	pop	{r4, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008050:	4902      	ldr	r1, [pc, #8]	; (800805c <USBD_FS_InterfaceStrDescriptor+0x20>)
 8008052:	4803      	ldr	r0, [pc, #12]	; (8008060 <USBD_FS_InterfaceStrDescriptor+0x24>)
 8008054:	f7ff fe99 	bl	8007d8a <USBD_GetString>
 8008058:	e7f8      	b.n	800804c <USBD_FS_InterfaceStrDescriptor+0x10>
 800805a:	46c0      	nop			; (mov r8, r8)
 800805c:	20001040 	.word	0x20001040
 8008060:	0800dc08 	.word	0x0800dc08

08008064 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8008064:	2802      	cmp	r0, #2
 8008066:	d004      	beq.n	8008072 <USBD_Get_USB_Status+0xe>
 8008068:	d805      	bhi.n	8008076 <USBD_Get_USB_Status+0x12>
 800806a:	2800      	cmp	r0, #0
 800806c:	d000      	beq.n	8008070 <USBD_Get_USB_Status+0xc>
  {
    case HAL_OK :
      usb_status = USBD_OK;
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800806e:	2002      	movs	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8008070:	4770      	bx	lr
      usb_status = USBD_BUSY;
 8008072:	2001      	movs	r0, #1
 8008074:	e7fc      	b.n	8008070 <USBD_Get_USB_Status+0xc>
      usb_status = USBD_FAIL;
 8008076:	2002      	movs	r0, #2
 8008078:	e7fa      	b.n	8008070 <USBD_Get_USB_Status+0xc>

0800807a <SystemClockConfig_Resume>:
{
 800807a:	b510      	push	{r4, lr}
  SystemClock_Config();
 800807c:	f7fb f98a 	bl	8003394 <SystemClock_Config>
}
 8008080:	bd10      	pop	{r4, pc}
	...

08008084 <HAL_PCD_MspInit>:
{
 8008084:	b500      	push	{lr}
 8008086:	b083      	sub	sp, #12
  if(pcdHandle->Instance==USB)
 8008088:	6802      	ldr	r2, [r0, #0]
 800808a:	4b0c      	ldr	r3, [pc, #48]	; (80080bc <HAL_PCD_MspInit+0x38>)
 800808c:	429a      	cmp	r2, r3
 800808e:	d001      	beq.n	8008094 <HAL_PCD_MspInit+0x10>
}
 8008090:	b003      	add	sp, #12
 8008092:	bd00      	pop	{pc}
    __HAL_RCC_USB_CLK_ENABLE();
 8008094:	4a0a      	ldr	r2, [pc, #40]	; (80080c0 <HAL_PCD_MspInit+0x3c>)
 8008096:	69d1      	ldr	r1, [r2, #28]
 8008098:	2080      	movs	r0, #128	; 0x80
 800809a:	0400      	lsls	r0, r0, #16
 800809c:	4301      	orrs	r1, r0
 800809e:	61d1      	str	r1, [r2, #28]
 80080a0:	69d3      	ldr	r3, [r2, #28]
 80080a2:	4003      	ands	r3, r0
 80080a4:	9301      	str	r3, [sp, #4]
 80080a6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 80080a8:	2200      	movs	r2, #0
 80080aa:	2100      	movs	r1, #0
 80080ac:	201f      	movs	r0, #31
 80080ae:	f7fb fdb7 	bl	8003c20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 80080b2:	201f      	movs	r0, #31
 80080b4:	f7fb fde4 	bl	8003c80 <HAL_NVIC_EnableIRQ>
}
 80080b8:	e7ea      	b.n	8008090 <HAL_PCD_MspInit+0xc>
 80080ba:	46c0      	nop			; (mov r8, r8)
 80080bc:	40005c00 	.word	0x40005c00
 80080c0:	40021000 	.word	0x40021000

080080c4 <HAL_PCD_SetupStageCallback>:
{
 80080c4:	b510      	push	{r4, lr}
 80080c6:	0001      	movs	r1, r0
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80080c8:	23bc      	movs	r3, #188	; 0xbc
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	58c0      	ldr	r0, [r0, r3]
 80080ce:	3b40      	subs	r3, #64	; 0x40
 80080d0:	469c      	mov	ip, r3
 80080d2:	4461      	add	r1, ip
 80080d4:	f7ff f9a2 	bl	800741c <USBD_LL_SetupStage>
}
 80080d8:	bd10      	pop	{r4, pc}

080080da <HAL_PCD_DataOutStageCallback>:
{
 80080da:	b510      	push	{r4, lr}
 80080dc:	0003      	movs	r3, r0
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80080de:	22bc      	movs	r2, #188	; 0xbc
 80080e0:	0092      	lsls	r2, r2, #2
 80080e2:	5880      	ldr	r0, [r0, r2]
 80080e4:	008a      	lsls	r2, r1, #2
 80080e6:	1852      	adds	r2, r2, r1
 80080e8:	00d2      	lsls	r2, r2, #3
 80080ea:	189b      	adds	r3, r3, r2
 80080ec:	337d      	adds	r3, #125	; 0x7d
 80080ee:	33ff      	adds	r3, #255	; 0xff
 80080f0:	681a      	ldr	r2, [r3, #0]
 80080f2:	f7ff f9c5 	bl	8007480 <USBD_LL_DataOutStage>
}
 80080f6:	bd10      	pop	{r4, pc}

080080f8 <HAL_PCD_DataInStageCallback>:
{
 80080f8:	b510      	push	{r4, lr}
 80080fa:	0003      	movs	r3, r0
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80080fc:	22bc      	movs	r2, #188	; 0xbc
 80080fe:	0092      	lsls	r2, r2, #2
 8008100:	5880      	ldr	r0, [r0, r2]
 8008102:	008a      	lsls	r2, r1, #2
 8008104:	1852      	adds	r2, r2, r1
 8008106:	00d2      	lsls	r2, r2, #3
 8008108:	189b      	adds	r3, r3, r2
 800810a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800810c:	f7ff fa0a 	bl	8007524 <USBD_LL_DataInStage>
}
 8008110:	bd10      	pop	{r4, pc}

08008112 <HAL_PCD_SOFCallback>:
{
 8008112:	b510      	push	{r4, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008114:	23bc      	movs	r3, #188	; 0xbc
 8008116:	009b      	lsls	r3, r3, #2
 8008118:	58c0      	ldr	r0, [r0, r3]
 800811a:	f7ff fac5 	bl	80076a8 <USBD_LL_SOF>
}
 800811e:	bd10      	pop	{r4, pc}

08008120 <HAL_PCD_ResetCallback>:
{
 8008120:	b570      	push	{r4, r5, r6, lr}
 8008122:	0004      	movs	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008124:	6883      	ldr	r3, [r0, #8]
 8008126:	2b02      	cmp	r3, #2
 8008128:	d109      	bne.n	800813e <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800812a:	25bc      	movs	r5, #188	; 0xbc
 800812c:	00ad      	lsls	r5, r5, #2
 800812e:	2101      	movs	r1, #1
 8008130:	5960      	ldr	r0, [r4, r5]
 8008132:	f7ff fa9b 	bl	800766c <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008136:	5960      	ldr	r0, [r4, r5]
 8008138:	f7ff fa69 	bl	800760e <USBD_LL_Reset>
}
 800813c:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 800813e:	f7fb f927 	bl	8003390 <Error_Handler>
 8008142:	e7f2      	b.n	800812a <HAL_PCD_ResetCallback+0xa>

08008144 <HAL_PCD_SuspendCallback>:
{
 8008144:	b510      	push	{r4, lr}
 8008146:	0004      	movs	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008148:	23bc      	movs	r3, #188	; 0xbc
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	58c0      	ldr	r0, [r0, r3]
 800814e:	f7ff fa91 	bl	8007674 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 8008152:	69a3      	ldr	r3, [r4, #24]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d004      	beq.n	8008162 <HAL_PCD_SuspendCallback+0x1e>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008158:	4a02      	ldr	r2, [pc, #8]	; (8008164 <HAL_PCD_SuspendCallback+0x20>)
 800815a:	6913      	ldr	r3, [r2, #16]
 800815c:	2106      	movs	r1, #6
 800815e:	430b      	orrs	r3, r1
 8008160:	6113      	str	r3, [r2, #16]
}
 8008162:	bd10      	pop	{r4, pc}
 8008164:	e000ed00 	.word	0xe000ed00

08008168 <HAL_PCD_ResumeCallback>:
{
 8008168:	b510      	push	{r4, lr}
 800816a:	0004      	movs	r4, r0
  if (hpcd->Init.low_power_enable)
 800816c:	6983      	ldr	r3, [r0, #24]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d105      	bne.n	800817e <HAL_PCD_ResumeCallback+0x16>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008172:	23bc      	movs	r3, #188	; 0xbc
 8008174:	009b      	lsls	r3, r3, #2
 8008176:	58e0      	ldr	r0, [r4, r3]
 8008178:	f7ff fa88 	bl	800768c <USBD_LL_Resume>
}
 800817c:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800817e:	4a04      	ldr	r2, [pc, #16]	; (8008190 <HAL_PCD_ResumeCallback+0x28>)
 8008180:	6913      	ldr	r3, [r2, #16]
 8008182:	2106      	movs	r1, #6
 8008184:	438b      	bics	r3, r1
 8008186:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8008188:	f7ff ff77 	bl	800807a <SystemClockConfig_Resume>
 800818c:	e7f1      	b.n	8008172 <HAL_PCD_ResumeCallback+0xa>
 800818e:	46c0      	nop			; (mov r8, r8)
 8008190:	e000ed00 	.word	0xe000ed00

08008194 <USBD_LL_Init>:
{
 8008194:	b570      	push	{r4, r5, r6, lr}
 8008196:	0004      	movs	r4, r0
  hpcd_USB_FS.pData = pdev;
 8008198:	481d      	ldr	r0, [pc, #116]	; (8008210 <USBD_LL_Init+0x7c>)
 800819a:	23bc      	movs	r3, #188	; 0xbc
 800819c:	009b      	lsls	r3, r3, #2
 800819e:	50c4      	str	r4, [r0, r3]
  pdev->pData = &hpcd_USB_FS;
 80081a0:	3b30      	subs	r3, #48	; 0x30
 80081a2:	50e0      	str	r0, [r4, r3]
  hpcd_USB_FS.Instance = USB;
 80081a4:	4b1b      	ldr	r3, [pc, #108]	; (8008214 <USBD_LL_Init+0x80>)
 80081a6:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80081a8:	2308      	movs	r3, #8
 80081aa:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80081ac:	3b06      	subs	r3, #6
 80081ae:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80081b0:	6103      	str	r3, [r0, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80081b2:	2300      	movs	r3, #0
 80081b4:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80081b6:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80081b8:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80081ba:	f7fb fedd 	bl	8003f78 <HAL_PCD_Init>
 80081be:	2800      	cmp	r0, #0
 80081c0:	d123      	bne.n	800820a <USBD_LL_Init+0x76>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80081c2:	25b0      	movs	r5, #176	; 0xb0
 80081c4:	00ad      	lsls	r5, r5, #2
 80081c6:	2318      	movs	r3, #24
 80081c8:	2200      	movs	r2, #0
 80081ca:	2100      	movs	r1, #0
 80081cc:	5960      	ldr	r0, [r4, r5]
 80081ce:	f7fc fe25 	bl	8004e1c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80081d2:	2358      	movs	r3, #88	; 0x58
 80081d4:	2200      	movs	r2, #0
 80081d6:	2180      	movs	r1, #128	; 0x80
 80081d8:	5960      	ldr	r0, [r4, r5]
 80081da:	f7fc fe1f 	bl	8004e1c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80081de:	23c0      	movs	r3, #192	; 0xc0
 80081e0:	2200      	movs	r2, #0
 80081e2:	2181      	movs	r1, #129	; 0x81
 80081e4:	5960      	ldr	r0, [r4, r5]
 80081e6:	f7fc fe19 	bl	8004e1c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80081ea:	2388      	movs	r3, #136	; 0x88
 80081ec:	005b      	lsls	r3, r3, #1
 80081ee:	2200      	movs	r2, #0
 80081f0:	2101      	movs	r1, #1
 80081f2:	5960      	ldr	r0, [r4, r5]
 80081f4:	f7fc fe12 	bl	8004e1c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80081f8:	5960      	ldr	r0, [r4, r5]
 80081fa:	2380      	movs	r3, #128	; 0x80
 80081fc:	005b      	lsls	r3, r3, #1
 80081fe:	2200      	movs	r2, #0
 8008200:	2182      	movs	r1, #130	; 0x82
 8008202:	f7fc fe0b 	bl	8004e1c <HAL_PCDEx_PMAConfig>
}
 8008206:	2000      	movs	r0, #0
 8008208:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler( );
 800820a:	f7fb f8c1 	bl	8003390 <Error_Handler>
 800820e:	e7d8      	b.n	80081c2 <USBD_LL_Init+0x2e>
 8008210:	20001240 	.word	0x20001240
 8008214:	40005c00 	.word	0x40005c00

08008218 <USBD_LL_Start>:
{
 8008218:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800821a:	23b0      	movs	r3, #176	; 0xb0
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	58c0      	ldr	r0, [r0, r3]
 8008220:	f7fb ff1c 	bl	800405c <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008224:	f7ff ff1e 	bl	8008064 <USBD_Get_USB_Status>
}
 8008228:	bd10      	pop	{r4, pc}

0800822a <USBD_LL_OpenEP>:
{
 800822a:	b510      	push	{r4, lr}
 800822c:	0014      	movs	r4, r2
 800822e:	001a      	movs	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008230:	23b0      	movs	r3, #176	; 0xb0
 8008232:	009b      	lsls	r3, r3, #2
 8008234:	58c0      	ldr	r0, [r0, r3]
 8008236:	0023      	movs	r3, r4
 8008238:	f7fc fca6 	bl	8004b88 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800823c:	f7ff ff12 	bl	8008064 <USBD_Get_USB_Status>
}
 8008240:	bd10      	pop	{r4, pc}

08008242 <USBD_LL_CloseEP>:
{
 8008242:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008244:	23b0      	movs	r3, #176	; 0xb0
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	58c0      	ldr	r0, [r0, r3]
 800824a:	f7fc fcdc 	bl	8004c06 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800824e:	f7ff ff09 	bl	8008064 <USBD_Get_USB_Status>
}
 8008252:	bd10      	pop	{r4, pc}

08008254 <USBD_LL_StallEP>:
{
 8008254:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008256:	23b0      	movs	r3, #176	; 0xb0
 8008258:	009b      	lsls	r3, r3, #2
 800825a:	58c0      	ldr	r0, [r0, r3]
 800825c:	f7fc fd6a 	bl	8004d34 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008260:	f7ff ff00 	bl	8008064 <USBD_Get_USB_Status>
}
 8008264:	bd10      	pop	{r4, pc}

08008266 <USBD_LL_ClearStallEP>:
{
 8008266:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008268:	23b0      	movs	r3, #176	; 0xb0
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	58c0      	ldr	r0, [r0, r3]
 800826e:	f7fc fd98 	bl	8004da2 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008272:	f7ff fef7 	bl	8008064 <USBD_Get_USB_Status>
}
 8008276:	bd10      	pop	{r4, pc}

08008278 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008278:	23b0      	movs	r3, #176	; 0xb0
 800827a:	009b      	lsls	r3, r3, #2
 800827c:	58c3      	ldr	r3, [r0, r3]
  if((ep_addr & 0x80) == 0x80)
 800827e:	b24a      	sxtb	r2, r1
 8008280:	2a00      	cmp	r2, #0
 8008282:	db09      	blt.n	8008298 <USBD_LL_IsStallEP+0x20>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008284:	227f      	movs	r2, #127	; 0x7f
 8008286:	400a      	ands	r2, r1
 8008288:	0091      	lsls	r1, r2, #2
 800828a:	1889      	adds	r1, r1, r2
 800828c:	00c9      	lsls	r1, r1, #3
 800828e:	185b      	adds	r3, r3, r1
 8008290:	336b      	adds	r3, #107	; 0x6b
 8008292:	33ff      	adds	r3, #255	; 0xff
 8008294:	7818      	ldrb	r0, [r3, #0]
}
 8008296:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008298:	227f      	movs	r2, #127	; 0x7f
 800829a:	400a      	ands	r2, r1
 800829c:	3201      	adds	r2, #1
 800829e:	0091      	lsls	r1, r2, #2
 80082a0:	1889      	adds	r1, r1, r2
 80082a2:	00c9      	lsls	r1, r1, #3
 80082a4:	185b      	adds	r3, r3, r1
 80082a6:	7898      	ldrb	r0, [r3, #2]
 80082a8:	e7f5      	b.n	8008296 <USBD_LL_IsStallEP+0x1e>

080082aa <USBD_LL_SetUSBAddress>:
{
 80082aa:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80082ac:	23b0      	movs	r3, #176	; 0xb0
 80082ae:	009b      	lsls	r3, r3, #2
 80082b0:	58c0      	ldr	r0, [r0, r3]
 80082b2:	f7fc fb7f 	bl	80049b4 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80082b6:	f7ff fed5 	bl	8008064 <USBD_Get_USB_Status>
}
 80082ba:	bd10      	pop	{r4, pc}

080082bc <USBD_LL_Transmit>:
{
 80082bc:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80082be:	24b0      	movs	r4, #176	; 0xb0
 80082c0:	00a4      	lsls	r4, r4, #2
 80082c2:	5900      	ldr	r0, [r0, r4]
 80082c4:	f7fc fd08 	bl	8004cd8 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80082c8:	f7ff fecc 	bl	8008064 <USBD_Get_USB_Status>
}
 80082cc:	bd10      	pop	{r4, pc}

080082ce <USBD_LL_PrepareReceive>:
{
 80082ce:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80082d0:	24b0      	movs	r4, #176	; 0xb0
 80082d2:	00a4      	lsls	r4, r4, #2
 80082d4:	5900      	ldr	r0, [r0, r4]
 80082d6:	f7fc fcca 	bl	8004c6e <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80082da:	f7ff fec3 	bl	8008064 <USBD_Get_USB_Status>
}
 80082de:	bd10      	pop	{r4, pc}

080082e0 <USBD_LL_GetRxDataSize>:
{
 80082e0:	b510      	push	{r4, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80082e2:	23b0      	movs	r3, #176	; 0xb0
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	58c0      	ldr	r0, [r0, r3]
 80082e8:	f7fc fcec 	bl	8004cc4 <HAL_PCD_EP_GetRxCount>
}
 80082ec:	bd10      	pop	{r4, pc}
	...

080082f0 <USBD_static_malloc>:
}
 80082f0:	4800      	ldr	r0, [pc, #0]	; (80082f4 <USBD_static_malloc+0x4>)
 80082f2:	4770      	bx	lr
 80082f4:	20001534 	.word	0x20001534

080082f8 <USBD_static_free>:
}
 80082f8:	4770      	bx	lr

080082fa <debug_obj_init>:
    return ((uint16_t)ucCRCHi << 8 | ucCRCLo);
}


void debug_obj_init(send_data *data)
{
 80082fa:	b510      	push	{r4, lr}
    size_t obj_size = sizeof(send_data) * M_NUM;
    memset(data, 0, (size_t)obj_size);
 80082fc:	2230      	movs	r2, #48	; 0x30
 80082fe:	2100      	movs	r1, #0
 8008300:	f000 fe3c 	bl	8008f7c <memset>
}
 8008304:	bd10      	pop	{r4, pc}
	...

08008308 <debug_handle>:
receive_data R_M[M_NUM];

send_data S_M[M_NUM];
//
void debug_handle(void)
{
 8008308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800830a:	46ce      	mov	lr, r9
 800830c:	4647      	mov	r7, r8
 800830e:	b580      	push	{r7, lr}
 8008310:	b089      	sub	sp, #36	; 0x24
	uint8_t temp[RX_LEN] = {0};
 8008312:	2300      	movs	r3, #0
 8008314:	9300      	str	r3, [sp, #0]
 8008316:	221c      	movs	r2, #28
 8008318:	2100      	movs	r1, #0
 800831a:	a801      	add	r0, sp, #4
 800831c:	f000 fe2e 	bl	8008f7c <memset>
	uint8_t i = 0;
	uint8_t type = 0;;

	if (receive[receive_ip-1] == FRAME_END)
 8008320:	4b91      	ldr	r3, [pc, #580]	; (8008568 <debug_handle+0x260>)
 8008322:	781c      	ldrb	r4, [r3, #0]
 8008324:	1e63      	subs	r3, r4, #1
 8008326:	4a91      	ldr	r2, [pc, #580]	; (800856c <debug_handle+0x264>)
 8008328:	5cd3      	ldrb	r3, [r2, r3]
 800832a:	2b5c      	cmp	r3, #92	; 0x5c
 800832c:	d004      	beq.n	8008338 <debug_handle+0x30>
							break;
						}
		  }
		}
	}
}
 800832e:	b009      	add	sp, #36	; 0x24
 8008330:	bcc0      	pop	{r6, r7}
 8008332:	46b9      	mov	r9, r7
 8008334:	46b0      	mov	r8, r6
 8008336:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (receive[(receive_ip + RX_LEN - 8) % RX_LEN] == FRAME_HEAD)
 8008338:	0025      	movs	r5, r4
 800833a:	3518      	adds	r5, #24
 800833c:	3b3d      	subs	r3, #61	; 0x3d
 800833e:	402b      	ands	r3, r5
 8008340:	4a8a      	ldr	r2, [pc, #552]	; (800856c <debug_handle+0x264>)
 8008342:	5cd1      	ldrb	r1, [r2, r3]
 8008344:	29c5      	cmp	r1, #197	; 0xc5
 8008346:	d068      	beq.n	800841a <debug_handle+0x112>
		if (receive[(receive_ip+ RX_LEN - 9) % RX_LEN] == FRAME_HEAD)
 8008348:	0025      	movs	r5, r4
 800834a:	3517      	adds	r5, #23
 800834c:	231f      	movs	r3, #31
 800834e:	402b      	ands	r3, r5
 8008350:	4a86      	ldr	r2, [pc, #536]	; (800856c <debug_handle+0x264>)
 8008352:	5cd0      	ldrb	r0, [r2, r3]
 8008354:	28c5      	cmp	r0, #197	; 0xc5
 8008356:	d100      	bne.n	800835a <debug_handle+0x52>
 8008358:	e086      	b.n	8008468 <debug_handle+0x160>
		if (receive[(receive_ip+ RX_LEN - 11) % RX_LEN] == FRAME_HEAD)
 800835a:	0026      	movs	r6, r4
 800835c:	3615      	adds	r6, #21
 800835e:	231f      	movs	r3, #31
 8008360:	4033      	ands	r3, r6
 8008362:	4a82      	ldr	r2, [pc, #520]	; (800856c <debug_handle+0x264>)
 8008364:	5cd7      	ldrb	r7, [r2, r3]
 8008366:	2fc5      	cmp	r7, #197	; 0xc5
 8008368:	d100      	bne.n	800836c <debug_handle+0x64>
 800836a:	e0b2      	b.n	80084d2 <debug_handle+0x1ca>
		if (receive[(receive_ip+ RX_LEN - 11) % RX_LEN] == FRAME_HEAD)
 800836c:	2fc5      	cmp	r7, #197	; 0xc5
 800836e:	d1de      	bne.n	800832e <debug_handle+0x26>
				switch (receive[(receive_ip + RX_LEN - 11 + 1) % RX_LEN])
 8008370:	231f      	movs	r3, #31
 8008372:	0022      	movs	r2, r4
 8008374:	3216      	adds	r2, #22
 8008376:	4013      	ands	r3, r2
 8008378:	4a7c      	ldr	r2, [pc, #496]	; (800856c <debug_handle+0x264>)
 800837a:	5cd3      	ldrb	r3, [r2, r3]
 800837c:	2b01      	cmp	r3, #1
 800837e:	d100      	bne.n	8008382 <debug_handle+0x7a>
 8008380:	e0cc      	b.n	800851c <debug_handle+0x214>
 8008382:	2b02      	cmp	r3, #2
 8008384:	d1d3      	bne.n	800832e <debug_handle+0x26>
 8008386:	2700      	movs	r7, #0
							for (int j=0; j<3; j++) {
 8008388:	2f02      	cmp	r7, #2
 800838a:	dcd0      	bgt.n	800832e <debug_handle+0x26>
								g_pidSpeedPara[j + 3] = receive[(receive_ip + RX_LEN - 11 + 2 +j) % RX_LEN];
 800838c:	19eb      	adds	r3, r5, r7
 800838e:	17da      	asrs	r2, r3, #31
 8008390:	0ed2      	lsrs	r2, r2, #27
 8008392:	189b      	adds	r3, r3, r2
 8008394:	261f      	movs	r6, #31
 8008396:	4033      	ands	r3, r6
 8008398:	1a9b      	subs	r3, r3, r2
 800839a:	4a74      	ldr	r2, [pc, #464]	; (800856c <debug_handle+0x264>)
 800839c:	4690      	mov	r8, r2
 800839e:	5cd0      	ldrb	r0, [r2, r3]
 80083a0:	1cfb      	adds	r3, r7, #3
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	4699      	mov	r9, r3
 80083a6:	f7f9 f80d 	bl	80013c4 <__aeabi_ui2f>
 80083aa:	4b71      	ldr	r3, [pc, #452]	; (8008570 <debug_handle+0x268>)
 80083ac:	464a      	mov	r2, r9
 80083ae:	5098      	str	r0, [r3, r2]
								g_pidPosPara[j + 3] = receive[(receive_ip + RX_LEN - 11 + 5 +j) % RX_LEN];
 80083b0:	0023      	movs	r3, r4
 80083b2:	331a      	adds	r3, #26
 80083b4:	19db      	adds	r3, r3, r7
 80083b6:	17da      	asrs	r2, r3, #31
 80083b8:	0ed2      	lsrs	r2, r2, #27
 80083ba:	189b      	adds	r3, r3, r2
 80083bc:	401e      	ands	r6, r3
 80083be:	1ab6      	subs	r6, r6, r2
 80083c0:	4643      	mov	r3, r8
 80083c2:	5d98      	ldrb	r0, [r3, r6]
 80083c4:	f7f8 fffe 	bl	80013c4 <__aeabi_ui2f>
 80083c8:	4b6a      	ldr	r3, [pc, #424]	; (8008574 <debug_handle+0x26c>)
 80083ca:	464a      	mov	r2, r9
 80083cc:	5098      	str	r0, [r3, r2]
							for (int j=0; j<3; j++) {
 80083ce:	3701      	adds	r7, #1
 80083d0:	e7da      	b.n	8008388 <debug_handle+0x80>
				temp[i] = receive[(receive_ip + RX_LEN - 8 + i) % RX_LEN];
 80083d2:	18e8      	adds	r0, r5, r3
 80083d4:	221f      	movs	r2, #31
 80083d6:	4002      	ands	r2, r0
 80083d8:	4864      	ldr	r0, [pc, #400]	; (800856c <debug_handle+0x264>)
 80083da:	5c82      	ldrb	r2, [r0, r2]
 80083dc:	4668      	mov	r0, sp
 80083de:	54c2      	strb	r2, [r0, r3]
			 for (i = 0; i < 5; i++)
 80083e0:	3301      	adds	r3, #1
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	2b04      	cmp	r3, #4
 80083e6:	d9f4      	bls.n	80083d2 <debug_handle+0xca>
				switch (receive[(receive_ip + RX_LEN - 8 + 2) % RX_LEN])
 80083e8:	231f      	movs	r3, #31
 80083ea:	0022      	movs	r2, r4
 80083ec:	321a      	adds	r2, #26
 80083ee:	4013      	ands	r3, r2
 80083f0:	4a5e      	ldr	r2, [pc, #376]	; (800856c <debug_handle+0x264>)
 80083f2:	5cd3      	ldrb	r3, [r2, r3]
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d1a7      	bne.n	8008348 <debug_handle+0x40>
						type = receive[(receive_ip + RX_LEN - 8 + 1) % RX_LEN] - 1;
 80083f8:	221f      	movs	r2, #31
 80083fa:	0023      	movs	r3, r4
 80083fc:	3319      	adds	r3, #25
 80083fe:	4013      	ands	r3, r2
 8008400:	485a      	ldr	r0, [pc, #360]	; (800856c <debug_handle+0x264>)
 8008402:	5cc3      	ldrb	r3, [r0, r3]
 8008404:	3b01      	subs	r3, #1
 8008406:	b2db      	uxtb	r3, r3
						R_M[type].R_status = (receive[(receive_ip + RX_LEN - 8 + 4) % RX_LEN]);
 8008408:	0025      	movs	r5, r4
 800840a:	351c      	adds	r5, #28
 800840c:	402a      	ands	r2, r5
 800840e:	5c80      	ldrb	r0, [r0, r2]
 8008410:	011b      	lsls	r3, r3, #4
 8008412:	4a59      	ldr	r2, [pc, #356]	; (8008578 <debug_handle+0x270>)
 8008414:	18d3      	adds	r3, r2, r3
 8008416:	7318      	strb	r0, [r3, #12]
						break;
 8008418:	e796      	b.n	8008348 <debug_handle+0x40>
			 for (i = 0; i < 5; i++)
 800841a:	2300      	movs	r3, #0
 800841c:	e7e2      	b.n	80083e4 <debug_handle+0xdc>
				 temp[i] = receive[(receive_ip + RX_LEN - 9 + i) % RX_LEN];
 800841e:	18ee      	adds	r6, r5, r3
 8008420:	221f      	movs	r2, #31
 8008422:	4032      	ands	r2, r6
 8008424:	4e51      	ldr	r6, [pc, #324]	; (800856c <debug_handle+0x264>)
 8008426:	5cb2      	ldrb	r2, [r6, r2]
 8008428:	466e      	mov	r6, sp
 800842a:	54f2      	strb	r2, [r6, r3]
			 for (i = 0; i < 6; i++)
 800842c:	3301      	adds	r3, #1
 800842e:	b2db      	uxtb	r3, r3
 8008430:	2b05      	cmp	r3, #5
 8008432:	d9f4      	bls.n	800841e <debug_handle+0x116>
				switch (receive[(receive_ip + RX_LEN - 9 + 2) % RX_LEN])
 8008434:	231f      	movs	r3, #31
 8008436:	0022      	movs	r2, r4
 8008438:	3219      	adds	r2, #25
 800843a:	4013      	ands	r3, r2
 800843c:	4a4b      	ldr	r2, [pc, #300]	; (800856c <debug_handle+0x264>)
 800843e:	5cd3      	ldrb	r3, [r2, r3]
 8008440:	2b02      	cmp	r3, #2
 8008442:	d18a      	bne.n	800835a <debug_handle+0x52>
						type = receive[(receive_ip + RX_LEN - 9 + 1) % RX_LEN] - 1;
 8008444:	3901      	subs	r1, #1
 8008446:	b2c9      	uxtb	r1, r1
						R_M[type].R_speed = (int16_t)((receive[(receive_ip + RX_LEN - 9 + 4) % RX_LEN] << 8)| \
 8008448:	221f      	movs	r2, #31
 800844a:	0023      	movs	r3, r4
 800844c:	331b      	adds	r3, #27
 800844e:	4013      	ands	r3, r2
 8008450:	4f46      	ldr	r7, [pc, #280]	; (800856c <debug_handle+0x264>)
 8008452:	5cfe      	ldrb	r6, [r7, r3]
 8008454:	0236      	lsls	r6, r6, #8
													  receive[(receive_ip + RX_LEN - 9 + 5) % RX_LEN]);
 8008456:	0023      	movs	r3, r4
 8008458:	331c      	adds	r3, #28
 800845a:	401a      	ands	r2, r3
 800845c:	5cbb      	ldrb	r3, [r7, r2]
						R_M[type].R_speed = (int16_t)((receive[(receive_ip + RX_LEN - 9 + 4) % RX_LEN] << 8)| \
 800845e:	4333      	orrs	r3, r6
 8008460:	0109      	lsls	r1, r1, #4
 8008462:	4a45      	ldr	r2, [pc, #276]	; (8008578 <debug_handle+0x270>)
 8008464:	5253      	strh	r3, [r2, r1]
					break;
 8008466:	e778      	b.n	800835a <debug_handle+0x52>
			 for (i = 0; i < 6; i++)
 8008468:	2300      	movs	r3, #0
 800846a:	e7e1      	b.n	8008430 <debug_handle+0x128>
				 temp[i] = receive[(receive_ip + RX_LEN - 11 + i) % RX_LEN];
 800846c:	18f1      	adds	r1, r6, r3
 800846e:	221f      	movs	r2, #31
 8008470:	400a      	ands	r2, r1
 8008472:	493e      	ldr	r1, [pc, #248]	; (800856c <debug_handle+0x264>)
 8008474:	5c8a      	ldrb	r2, [r1, r2]
 8008476:	4669      	mov	r1, sp
 8008478:	54ca      	strb	r2, [r1, r3]
			 for (i = 0; i < 8; i++)
 800847a:	3301      	adds	r3, #1
 800847c:	b2db      	uxtb	r3, r3
 800847e:	2b07      	cmp	r3, #7
 8008480:	d9f4      	bls.n	800846c <debug_handle+0x164>
				switch (receive[(receive_ip + RX_LEN - 11 + 2) % RX_LEN])
 8008482:	2803      	cmp	r0, #3
 8008484:	d027      	beq.n	80084d6 <debug_handle+0x1ce>
 8008486:	2804      	cmp	r0, #4
 8008488:	d000      	beq.n	800848c <debug_handle+0x184>
 800848a:	e76f      	b.n	800836c <debug_handle+0x64>
							type = receive[(receive_ip + RX_LEN - 11 + 1) % RX_LEN] - 1;
 800848c:	221f      	movs	r2, #31
 800848e:	0023      	movs	r3, r4
 8008490:	3316      	adds	r3, #22
 8008492:	4013      	ands	r3, r2
 8008494:	4835      	ldr	r0, [pc, #212]	; (800856c <debug_handle+0x264>)
 8008496:	5cc1      	ldrb	r1, [r0, r3]
 8008498:	3901      	subs	r1, #1
 800849a:	b2c9      	uxtb	r1, r1
							R_M[type].R_abslength = (uint32_t)((receive[(receive_ip + RX_LEN - 11 + 4) % RX_LEN] << 24) | \
 800849c:	0023      	movs	r3, r4
 800849e:	3319      	adds	r3, #25
 80084a0:	4013      	ands	r3, r2
 80084a2:	5cc3      	ldrb	r3, [r0, r3]
 80084a4:	061b      	lsls	r3, r3, #24
													 (receive[(receive_ip + RX_LEN - 11 + 5) % RX_LEN] << 16) |  \
 80084a6:	0026      	movs	r6, r4
 80084a8:	361a      	adds	r6, #26
 80084aa:	4016      	ands	r6, r2
 80084ac:	5d86      	ldrb	r6, [r0, r6]
 80084ae:	0436      	lsls	r6, r6, #16
							R_M[type].R_abslength = (uint32_t)((receive[(receive_ip + RX_LEN - 11 + 4) % RX_LEN] << 24) | \
 80084b0:	4333      	orrs	r3, r6
														 (receive[(receive_ip + RX_LEN - 11 + 6) % RX_LEN] <<  8) | \
 80084b2:	0026      	movs	r6, r4
 80084b4:	361b      	adds	r6, #27
 80084b6:	4016      	ands	r6, r2
 80084b8:	5d86      	ldrb	r6, [r0, r6]
 80084ba:	0236      	lsls	r6, r6, #8
													 (receive[(receive_ip + RX_LEN - 11 + 5) % RX_LEN] << 16) |  \
 80084bc:	4333      	orrs	r3, r6
														 (receive[(receive_ip + RX_LEN - 11 + 7) % RX_LEN] ));
 80084be:	0026      	movs	r6, r4
 80084c0:	361c      	adds	r6, #28
 80084c2:	4032      	ands	r2, r6
 80084c4:	5c82      	ldrb	r2, [r0, r2]
														 (receive[(receive_ip + RX_LEN - 11 + 6) % RX_LEN] <<  8) | \
 80084c6:	4313      	orrs	r3, r2
							R_M[type].R_abslength = (uint32_t)((receive[(receive_ip + RX_LEN - 11 + 4) % RX_LEN] << 24) | \
 80084c8:	0109      	lsls	r1, r1, #4
 80084ca:	4a2b      	ldr	r2, [pc, #172]	; (8008578 <debug_handle+0x270>)
 80084cc:	1852      	adds	r2, r2, r1
 80084ce:	6093      	str	r3, [r2, #8]
							break;
 80084d0:	e74c      	b.n	800836c <debug_handle+0x64>
			 for (i = 0; i < 8; i++)
 80084d2:	2300      	movs	r3, #0
 80084d4:	e7d3      	b.n	800847e <debug_handle+0x176>
							type = receive[(receive_ip + RX_LEN - 11 + 1) % RX_LEN] - 1;
 80084d6:	221f      	movs	r2, #31
 80084d8:	0023      	movs	r3, r4
 80084da:	3316      	adds	r3, #22
 80084dc:	4013      	ands	r3, r2
 80084de:	4823      	ldr	r0, [pc, #140]	; (800856c <debug_handle+0x264>)
 80084e0:	5cc1      	ldrb	r1, [r0, r3]
 80084e2:	3901      	subs	r1, #1
 80084e4:	b2c9      	uxtb	r1, r1
							R_M[type].R_length = (uint32_t)((receive[(receive_ip + RX_LEN - 11 + 4) % RX_LEN] << 24) | \
 80084e6:	0023      	movs	r3, r4
 80084e8:	3319      	adds	r3, #25
 80084ea:	4013      	ands	r3, r2
 80084ec:	5cc3      	ldrb	r3, [r0, r3]
 80084ee:	061b      	lsls	r3, r3, #24
										 (receive[(receive_ip + RX_LEN - 11 + 5) % RX_LEN] << 16) |  \
 80084f0:	0026      	movs	r6, r4
 80084f2:	361a      	adds	r6, #26
 80084f4:	4016      	ands	r6, r2
 80084f6:	5d86      	ldrb	r6, [r0, r6]
 80084f8:	0436      	lsls	r6, r6, #16
							R_M[type].R_length = (uint32_t)((receive[(receive_ip + RX_LEN - 11 + 4) % RX_LEN] << 24) | \
 80084fa:	4333      	orrs	r3, r6
											 (receive[(receive_ip + RX_LEN - 11 + 6) % RX_LEN] <<  8) | \
 80084fc:	0026      	movs	r6, r4
 80084fe:	361b      	adds	r6, #27
 8008500:	4016      	ands	r6, r2
 8008502:	5d86      	ldrb	r6, [r0, r6]
 8008504:	0236      	lsls	r6, r6, #8
										 (receive[(receive_ip + RX_LEN - 11 + 5) % RX_LEN] << 16) |  \
 8008506:	4333      	orrs	r3, r6
											 (receive[(receive_ip + RX_LEN - 11 + 7) % RX_LEN] ));
 8008508:	0026      	movs	r6, r4
 800850a:	361c      	adds	r6, #28
 800850c:	4032      	ands	r2, r6
 800850e:	5c82      	ldrb	r2, [r0, r2]
											 (receive[(receive_ip + RX_LEN - 11 + 6) % RX_LEN] <<  8) | \
 8008510:	4313      	orrs	r3, r2
							R_M[type].R_length = (uint32_t)((receive[(receive_ip + RX_LEN - 11 + 4) % RX_LEN] << 24) | \
 8008512:	0109      	lsls	r1, r1, #4
 8008514:	4a18      	ldr	r2, [pc, #96]	; (8008578 <debug_handle+0x270>)
 8008516:	1852      	adds	r2, r2, r1
 8008518:	6053      	str	r3, [r2, #4]
							break;
 800851a:	e727      	b.n	800836c <debug_handle+0x64>
				switch (receive[(receive_ip + RX_LEN - 11 + 1) % RX_LEN])
 800851c:	2700      	movs	r7, #0
							for (int j=0; j<3; j++) {
 800851e:	2f02      	cmp	r7, #2
 8008520:	dd00      	ble.n	8008524 <debug_handle+0x21c>
 8008522:	e704      	b.n	800832e <debug_handle+0x26>
								g_pidSpeedPara[j] = receive[(receive_ip + RX_LEN - 11 + 2 +j) % RX_LEN];
 8008524:	19eb      	adds	r3, r5, r7
 8008526:	17da      	asrs	r2, r3, #31
 8008528:	0ed2      	lsrs	r2, r2, #27
 800852a:	189b      	adds	r3, r3, r2
 800852c:	261f      	movs	r6, #31
 800852e:	4033      	ands	r3, r6
 8008530:	1a9b      	subs	r3, r3, r2
 8008532:	4a0e      	ldr	r2, [pc, #56]	; (800856c <debug_handle+0x264>)
 8008534:	4690      	mov	r8, r2
 8008536:	5cd0      	ldrb	r0, [r2, r3]
 8008538:	00bb      	lsls	r3, r7, #2
 800853a:	4699      	mov	r9, r3
 800853c:	f7f8 ff42 	bl	80013c4 <__aeabi_ui2f>
 8008540:	4b0b      	ldr	r3, [pc, #44]	; (8008570 <debug_handle+0x268>)
 8008542:	464a      	mov	r2, r9
 8008544:	5098      	str	r0, [r3, r2]
								g_pidPosPara[j] = receive[(receive_ip + RX_LEN - 11 + 5 +j) % RX_LEN];
 8008546:	0023      	movs	r3, r4
 8008548:	331a      	adds	r3, #26
 800854a:	19db      	adds	r3, r3, r7
 800854c:	17da      	asrs	r2, r3, #31
 800854e:	0ed2      	lsrs	r2, r2, #27
 8008550:	189b      	adds	r3, r3, r2
 8008552:	401e      	ands	r6, r3
 8008554:	1ab6      	subs	r6, r6, r2
 8008556:	4643      	mov	r3, r8
 8008558:	5d98      	ldrb	r0, [r3, r6]
 800855a:	f7f8 ff33 	bl	80013c4 <__aeabi_ui2f>
 800855e:	4b05      	ldr	r3, [pc, #20]	; (8008574 <debug_handle+0x26c>)
 8008560:	464a      	mov	r2, r9
 8008562:	5098      	str	r0, [r3, r2]
							for (int j=0; j<3; j++) {
 8008564:	3701      	adds	r7, #1
 8008566:	e7da      	b.n	800851e <debug_handle+0x216>
 8008568:	2000103c 	.word	0x2000103c
 800856c:	2000101c 	.word	0x2000101c
 8008570:	20000194 	.word	0x20000194
 8008574:	2000017c 	.word	0x2000017c
 8008578:	20001754 	.word	0x20001754

0800857c <debug_init>:
}



void debug_init(void)
{
 800857c:	b510      	push	{r4, lr}
    debug_obj_init(S_data);
 800857e:	4802      	ldr	r0, [pc, #8]	; (8008588 <debug_init+0xc>)
 8008580:	f7ff febb 	bl	80082fa <debug_obj_init>
}
 8008584:	bd10      	pop	{r4, pc}
 8008586:	46c0      	nop			; (mov r8, r8)
 8008588:	200017a8 	.word	0x200017a8

0800858c <GetTargetPosition>:
}


uint64_t GetTargetPosition(uint8_t type)
{
	return R_M[type].R_abslength;
 800858c:	0103      	lsls	r3, r0, #4
 800858e:	4802      	ldr	r0, [pc, #8]	; (8008598 <GetTargetPosition+0xc>)
 8008590:	18c0      	adds	r0, r0, r3
 8008592:	6880      	ldr	r0, [r0, #8]
}
 8008594:	2100      	movs	r1, #0
 8008596:	4770      	bx	lr
 8008598:	20001754 	.word	0x20001754

0800859c <Motor_Init>:
extern receive_data R_M[M_NUM];
extern send_data S_M[M_NUM];
Motor motor[M_NUM];

void Motor_Init(void)
{
 800859c:	b570      	push	{r4, r5, r6, lr}
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);      //
 800859e:	4c1f      	ldr	r4, [pc, #124]	; (800861c <Motor_Init+0x80>)
 80085a0:	2104      	movs	r1, #4
 80085a2:	0020      	movs	r0, r4
 80085a4:	f7fd fdf2 	bl	800618c <HAL_TIM_Encoder_Start>
    __HAL_TIM_ENABLE_IT(&htim2,TIM_IT_UPDATE);           //,
 80085a8:	6822      	ldr	r2, [r4, #0]
 80085aa:	68d3      	ldr	r3, [r2, #12]
 80085ac:	2401      	movs	r4, #1
 80085ae:	4323      	orrs	r3, r4
 80085b0:	60d3      	str	r3, [r2, #12]

    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);      //
 80085b2:	4d1b      	ldr	r5, [pc, #108]	; (8008620 <Motor_Init+0x84>)
 80085b4:	2104      	movs	r1, #4
 80085b6:	0028      	movs	r0, r5
 80085b8:	f7fd fde8 	bl	800618c <HAL_TIM_Encoder_Start>
    __HAL_TIM_ENABLE_IT(&htim3,TIM_IT_UPDATE);           //,
 80085bc:	682a      	ldr	r2, [r5, #0]
 80085be:	68d3      	ldr	r3, [r2, #12]
 80085c0:	4323      	orrs	r3, r4
 80085c2:	60d3      	str	r3, [r2, #12]

    //HAL_TIM_Base_Start_IT(&htim14);                       //20ms

    // start pwm wave output

    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80085c4:	4c17      	ldr	r4, [pc, #92]	; (8008624 <Motor_Init+0x88>)
 80085c6:	2100      	movs	r1, #0
 80085c8:	0020      	movs	r0, r4
 80085ca:	f7fd fd0d 	bl	8005fe8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 80085ce:	2104      	movs	r1, #4
 80085d0:	0020      	movs	r0, r4
 80085d2:	f7fd fd09 	bl	8005fe8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim15,TIM_CHANNEL_1);
 80085d6:	4c14      	ldr	r4, [pc, #80]	; (8008628 <Motor_Init+0x8c>)
 80085d8:	2100      	movs	r1, #0
 80085da:	0020      	movs	r0, r4
 80085dc:	f7fd fd04 	bl	8005fe8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim15,TIM_CHANNEL_2);
 80085e0:	2104      	movs	r1, #4
 80085e2:	0020      	movs	r0, r4
 80085e4:	f7fd fd00 	bl	8005fe8 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim14);                       //20ms
 80085e8:	4810      	ldr	r0, [pc, #64]	; (800862c <Motor_Init+0x90>)
 80085ea:	f7fd f9b3 	bl	8005954 <HAL_TIM_Base_Start_IT>

    // init  motor
    for (uint8_t i = 0; i < M_NUM ;i++){
 80085ee:	2300      	movs	r3, #0
 80085f0:	e010      	b.n	8008614 <Motor_Init+0x78>
        motor[i].lastCount = 0;                                   //
 80085f2:	480f      	ldr	r0, [pc, #60]	; (8008630 <Motor_Init+0x94>)
 80085f4:	009a      	lsls	r2, r3, #2
 80085f6:	18d4      	adds	r4, r2, r3
 80085f8:	00a1      	lsls	r1, r4, #2
 80085fa:	2400      	movs	r4, #0
 80085fc:	500c      	str	r4, [r1, r0]
        motor[i].totalCount = 0;
 80085fe:	1841      	adds	r1, r0, r1
 8008600:	604c      	str	r4, [r1, #4]
        motor[i].overflowNum = 0;
 8008602:	608c      	str	r4, [r1, #8]
        motor[i].speed = 0;
 8008604:	2500      	movs	r5, #0
 8008606:	60cd      	str	r5, [r1, #12]
        motor[i].direct = 0;
 8008608:	18d2      	adds	r2, r2, r3
 800860a:	0091      	lsls	r1, r2, #2
 800860c:	1840      	adds	r0, r0, r1
 800860e:	7404      	strb	r4, [r0, #16]
    for (uint8_t i = 0; i < M_NUM ;i++){
 8008610:	3301      	adds	r3, #1
 8008612:	b2db      	uxtb	r3, r3
 8008614:	2b01      	cmp	r3, #1
 8008616:	d9ec      	bls.n	80085f2 <Motor_Init+0x56>
    }

}
 8008618:	bd70      	pop	{r4, r5, r6, pc}
 800861a:	46c0      	nop			; (mov r8, r8)
 800861c:	200004c0 	.word	0x200004c0
 8008620:	20000508 	.word	0x20000508
 8008624:	200003e8 	.word	0x200003e8
 8008628:	20000478 	.word	0x20000478
 800862c:	20000430 	.word	0x20000430
 8008630:	200017dc 	.word	0x200017dc

08008634 <ControlDjStatus>:



uint8_t g_djEnableFlag[M_NUM] = {0, 0};

void ControlDjStatus(int status, int type){
 8008634:	b570      	push	{r4, r5, r6, lr}
 8008636:	0005      	movs	r5, r0
 8008638:	000c      	movs	r4, r1
	if(type < 0 || type > 1){
 800863a:	2901      	cmp	r1, #1
 800863c:	d804      	bhi.n	8008648 <ControlDjStatus+0x14>
		return;
	}

	if(type == 0){
 800863e:	2900      	cmp	r1, #0
 8008640:	d003      	beq.n	800864a <ControlDjStatus+0x16>
			break;

		}
	}else

	if(type == 1){
 8008642:	2901      	cmp	r1, #1
 8008644:	d100      	bne.n	8008648 <ControlDjStatus+0x14>
 8008646:	e099      	b.n	800877c <ControlDjStatus+0x148>
		

	}
	

}
 8008648:	bd70      	pop	{r4, r5, r6, pc}
		if (HAL_GPIO_ReadPin(limit_x_GPIO_Port, limit_x_Pin) == GPIO_PIN_RESET){
 800864a:	2180      	movs	r1, #128	; 0x80
 800864c:	0209      	lsls	r1, r1, #8
 800864e:	489c      	ldr	r0, [pc, #624]	; (80088c0 <ControlDjStatus+0x28c>)
 8008650:	f7fb fbf0 	bl	8003e34 <HAL_GPIO_ReadPin>
 8008654:	2800      	cmp	r0, #0
 8008656:	d105      	bne.n	8008664 <ControlDjStatus+0x30>
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, RELOAD_VALUE);
 8008658:	4b9a      	ldr	r3, [pc, #616]	; (80088c4 <ControlDjStatus+0x290>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800865e:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, RELOAD_VALUE);
 8008660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008662:	639a      	str	r2, [r3, #56]	; 0x38
		switch (status){
 8008664:	2d07      	cmp	r5, #7
 8008666:	d8ef      	bhi.n	8008648 <ControlDjStatus+0x14>
 8008668:	00ad      	lsls	r5, r5, #2
 800866a:	4b97      	ldr	r3, [pc, #604]	; (80088c8 <ControlDjStatus+0x294>)
 800866c:	595b      	ldr	r3, [r3, r5]
 800866e:	469f      	mov	pc, r3
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8008670:	4d94      	ldr	r5, [pc, #592]	; (80088c4 <ControlDjStatus+0x290>)
 8008672:	2100      	movs	r1, #0
 8008674:	0028      	movs	r0, r5
 8008676:	f7fd fcb7 	bl	8005fe8 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 800867a:	2104      	movs	r1, #4
 800867c:	0028      	movs	r0, r5
 800867e:	f7fd fcb3 	bl	8005fe8 <HAL_TIM_PWM_Start>
			g_djEnableFlag[type] = 1;
 8008682:	2301      	movs	r3, #1
 8008684:	4a91      	ldr	r2, [pc, #580]	; (80088cc <ControlDjStatus+0x298>)
 8008686:	5513      	strb	r3, [r2, r4]
			S_M[type].S_status = S_Enable;
 8008688:	0061      	lsls	r1, r4, #1
 800868a:	190c      	adds	r4, r1, r4
 800868c:	00e4      	lsls	r4, r4, #3
 800868e:	4a90      	ldr	r2, [pc, #576]	; (80088d0 <ControlDjStatus+0x29c>)
 8008690:	54a3      	strb	r3, [r4, r2]
			break;
 8008692:	e7d9      	b.n	8008648 <ControlDjStatus+0x14>
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8008694:	4d8b      	ldr	r5, [pc, #556]	; (80088c4 <ControlDjStatus+0x290>)
 8008696:	2100      	movs	r1, #0
 8008698:	0028      	movs	r0, r5
 800869a:	f7fd fd23 	bl	80060e4 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_2);
 800869e:	2104      	movs	r1, #4
 80086a0:	0028      	movs	r0, r5
 80086a2:	f7fd fd1f 	bl	80060e4 <HAL_TIM_PWM_Stop>
			StopPidCalc(type);
 80086a6:	b260      	sxtb	r0, r4
 80086a8:	f000 fc02 	bl	8008eb0 <StopPidCalc>
			S_M[type].S_status = S_Disabel;
 80086ac:	0061      	lsls	r1, r4, #1
 80086ae:	190c      	adds	r4, r1, r4
 80086b0:	00e4      	lsls	r4, r4, #3
 80086b2:	4b87      	ldr	r3, [pc, #540]	; (80088d0 <ControlDjStatus+0x29c>)
 80086b4:	2202      	movs	r2, #2
 80086b6:	54e2      	strb	r2, [r4, r3]
			break;
 80086b8:	e7c6      	b.n	8008648 <ControlDjStatus+0x14>
			g_djEnableFlag[type] = 0;
 80086ba:	4b84      	ldr	r3, [pc, #528]	; (80088cc <ControlDjStatus+0x298>)
 80086bc:	2200      	movs	r2, #0
 80086be:	551a      	strb	r2, [r3, r4]
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, RELOAD_VALUE);
 80086c0:	4b80      	ldr	r3, [pc, #512]	; (80088c4 <ControlDjStatus+0x290>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086c6:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, RELOAD_VALUE - DJ_DUTY);
 80086c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086ca:	3af5      	subs	r2, #245	; 0xf5
 80086cc:	3aff      	subs	r2, #255	; 0xff
 80086ce:	639a      	str	r2, [r3, #56]	; 0x38
			S_M[type].S_status = S_Forward;
 80086d0:	0061      	lsls	r1, r4, #1
 80086d2:	190c      	adds	r4, r1, r4
 80086d4:	00e4      	lsls	r4, r4, #3
 80086d6:	4b7e      	ldr	r3, [pc, #504]	; (80088d0 <ControlDjStatus+0x29c>)
 80086d8:	2203      	movs	r2, #3
 80086da:	54e2      	strb	r2, [r4, r3]
			break;
 80086dc:	e7b4      	b.n	8008648 <ControlDjStatus+0x14>
			g_djEnableFlag[type] = 0;
 80086de:	4b7b      	ldr	r3, [pc, #492]	; (80088cc <ControlDjStatus+0x298>)
 80086e0:	2200      	movs	r2, #0
 80086e2:	551a      	strb	r2, [r3, r4]
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, RELOAD_VALUE);
 80086e4:	4b77      	ldr	r3, [pc, #476]	; (80088c4 <ControlDjStatus+0x290>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086ea:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, RELOAD_VALUE - DJ_DUTY);
 80086ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086ee:	3af5      	subs	r2, #245	; 0xf5
 80086f0:	3aff      	subs	r2, #255	; 0xff
 80086f2:	635a      	str	r2, [r3, #52]	; 0x34
			S_M[type].S_status = S_Backward;
 80086f4:	0061      	lsls	r1, r4, #1
 80086f6:	190c      	adds	r4, r1, r4
 80086f8:	00e4      	lsls	r4, r4, #3
 80086fa:	4b75      	ldr	r3, [pc, #468]	; (80088d0 <ControlDjStatus+0x29c>)
 80086fc:	2204      	movs	r2, #4
 80086fe:	54e2      	strb	r2, [r4, r3]
			break;
 8008700:	e7a2      	b.n	8008648 <ControlDjStatus+0x14>
			R_M[type].R_abslength = motor[type].totalCount + R_M[type].R_length;
 8008702:	00a3      	lsls	r3, r4, #2
 8008704:	191b      	adds	r3, r3, r4
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	4a72      	ldr	r2, [pc, #456]	; (80088d4 <ControlDjStatus+0x2a0>)
 800870a:	18d3      	adds	r3, r2, r3
 800870c:	685a      	ldr	r2, [r3, #4]
 800870e:	0121      	lsls	r1, r4, #4
 8008710:	4b71      	ldr	r3, [pc, #452]	; (80088d8 <ControlDjStatus+0x2a4>)
 8008712:	185b      	adds	r3, r3, r1
 8008714:	6859      	ldr	r1, [r3, #4]
 8008716:	468c      	mov	ip, r1
 8008718:	4462      	add	r2, ip
 800871a:	609a      	str	r2, [r3, #8]
			g_djEnableFlag[type] = 1;
 800871c:	4b6b      	ldr	r3, [pc, #428]	; (80088cc <ControlDjStatus+0x298>)
 800871e:	2201      	movs	r2, #1
 8008720:	551a      	strb	r2, [r3, r4]
			S_M[type].S_status = S_Forward;
 8008722:	0061      	lsls	r1, r4, #1
 8008724:	190c      	adds	r4, r1, r4
 8008726:	00e4      	lsls	r4, r4, #3
 8008728:	4b69      	ldr	r3, [pc, #420]	; (80088d0 <ControlDjStatus+0x29c>)
 800872a:	3202      	adds	r2, #2
 800872c:	54e2      	strb	r2, [r4, r3]
			break;
 800872e:	e78b      	b.n	8008648 <ControlDjStatus+0x14>
			R_M[type].R_abslength = motor[type].totalCount - R_M[type].R_length;
 8008730:	00a3      	lsls	r3, r4, #2
 8008732:	191b      	adds	r3, r3, r4
 8008734:	009b      	lsls	r3, r3, #2
 8008736:	4a67      	ldr	r2, [pc, #412]	; (80088d4 <ControlDjStatus+0x2a0>)
 8008738:	18d3      	adds	r3, r2, r3
 800873a:	685a      	ldr	r2, [r3, #4]
 800873c:	0121      	lsls	r1, r4, #4
 800873e:	4b66      	ldr	r3, [pc, #408]	; (80088d8 <ControlDjStatus+0x2a4>)
 8008740:	185b      	adds	r3, r3, r1
 8008742:	6859      	ldr	r1, [r3, #4]
 8008744:	1a52      	subs	r2, r2, r1
 8008746:	609a      	str	r2, [r3, #8]
			g_djEnableFlag[type] = 1;
 8008748:	4b60      	ldr	r3, [pc, #384]	; (80088cc <ControlDjStatus+0x298>)
 800874a:	2201      	movs	r2, #1
 800874c:	551a      	strb	r2, [r3, r4]
			S_M[type].S_status = S_Backward;
 800874e:	0061      	lsls	r1, r4, #1
 8008750:	190c      	adds	r4, r1, r4
 8008752:	00e4      	lsls	r4, r4, #3
 8008754:	4b5e      	ldr	r3, [pc, #376]	; (80088d0 <ControlDjStatus+0x29c>)
 8008756:	3203      	adds	r2, #3
 8008758:	54e2      	strb	r2, [r4, r3]
			break;
 800875a:	e775      	b.n	8008648 <ControlDjStatus+0x14>
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, RELOAD_VALUE);
 800875c:	4b59      	ldr	r3, [pc, #356]	; (80088c4 <ControlDjStatus+0x290>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008762:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, RELOAD_VALUE);
 8008764:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008766:	639a      	str	r2, [r3, #56]	; 0x38
			StopPidCalc(type);
 8008768:	b260      	sxtb	r0, r4
 800876a:	f000 fba1 	bl	8008eb0 <StopPidCalc>
			S_M[type].S_status = S_Disabel;
 800876e:	0061      	lsls	r1, r4, #1
 8008770:	190c      	adds	r4, r1, r4
 8008772:	00e4      	lsls	r4, r4, #3
 8008774:	4b56      	ldr	r3, [pc, #344]	; (80088d0 <ControlDjStatus+0x29c>)
 8008776:	2202      	movs	r2, #2
 8008778:	54e2      	strb	r2, [r4, r3]
			break;
 800877a:	e765      	b.n	8008648 <ControlDjStatus+0x14>
		if (HAL_GPIO_ReadPin(limit_y_GPIO_Port, limit_y_Pin) == GPIO_PIN_RESET){
 800877c:	2140      	movs	r1, #64	; 0x40
 800877e:	4857      	ldr	r0, [pc, #348]	; (80088dc <ControlDjStatus+0x2a8>)
 8008780:	f7fb fb58 	bl	8003e34 <HAL_GPIO_ReadPin>
 8008784:	2800      	cmp	r0, #0
 8008786:	d107      	bne.n	8008798 <ControlDjStatus+0x164>
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_1, RELOAD_VALUE);
 8008788:	4b4e      	ldr	r3, [pc, #312]	; (80088c4 <ControlDjStatus+0x290>)
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	4b54      	ldr	r3, [pc, #336]	; (80088e0 <ControlDjStatus+0x2ac>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8008792:	6359      	str	r1, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_2, RELOAD_VALUE);
 8008794:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008796:	639a      	str	r2, [r3, #56]	; 0x38
		switch (status){
 8008798:	2d07      	cmp	r5, #7
 800879a:	d900      	bls.n	800879e <ControlDjStatus+0x16a>
 800879c:	e754      	b.n	8008648 <ControlDjStatus+0x14>
 800879e:	00ad      	lsls	r5, r5, #2
 80087a0:	4b50      	ldr	r3, [pc, #320]	; (80088e4 <ControlDjStatus+0x2b0>)
 80087a2:	595b      	ldr	r3, [r3, r5]
 80087a4:	469f      	mov	pc, r3
			HAL_TIM_PWM_Start(&htim15,TIM_CHANNEL_1);
 80087a6:	4d4e      	ldr	r5, [pc, #312]	; (80088e0 <ControlDjStatus+0x2ac>)
 80087a8:	2100      	movs	r1, #0
 80087aa:	0028      	movs	r0, r5
 80087ac:	f7fd fc1c 	bl	8005fe8 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim15,TIM_CHANNEL_2);
 80087b0:	2104      	movs	r1, #4
 80087b2:	0028      	movs	r0, r5
 80087b4:	f7fd fc18 	bl	8005fe8 <HAL_TIM_PWM_Start>
			g_djEnableFlag[type] = 1;
 80087b8:	2301      	movs	r3, #1
 80087ba:	4a44      	ldr	r2, [pc, #272]	; (80088cc <ControlDjStatus+0x298>)
 80087bc:	5513      	strb	r3, [r2, r4]
			S_M[type].S_status = S_Enable;
 80087be:	0061      	lsls	r1, r4, #1
 80087c0:	190c      	adds	r4, r1, r4
 80087c2:	00e4      	lsls	r4, r4, #3
 80087c4:	4a42      	ldr	r2, [pc, #264]	; (80088d0 <ControlDjStatus+0x29c>)
 80087c6:	54a3      	strb	r3, [r4, r2]
			break;
 80087c8:	e73e      	b.n	8008648 <ControlDjStatus+0x14>
			HAL_TIM_PWM_Stop(&htim15,TIM_CHANNEL_1);
 80087ca:	4d45      	ldr	r5, [pc, #276]	; (80088e0 <ControlDjStatus+0x2ac>)
 80087cc:	2100      	movs	r1, #0
 80087ce:	0028      	movs	r0, r5
 80087d0:	f7fd fc88 	bl	80060e4 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim15,TIM_CHANNEL_2);
 80087d4:	2104      	movs	r1, #4
 80087d6:	0028      	movs	r0, r5
 80087d8:	f7fd fc84 	bl	80060e4 <HAL_TIM_PWM_Stop>
			StopPidCalc(type);
 80087dc:	b260      	sxtb	r0, r4
 80087de:	f000 fb67 	bl	8008eb0 <StopPidCalc>
			S_M[type].S_status = S_Disabel;
 80087e2:	0061      	lsls	r1, r4, #1
 80087e4:	190c      	adds	r4, r1, r4
 80087e6:	00e4      	lsls	r4, r4, #3
 80087e8:	4b39      	ldr	r3, [pc, #228]	; (80088d0 <ControlDjStatus+0x29c>)
 80087ea:	2202      	movs	r2, #2
 80087ec:	54e2      	strb	r2, [r4, r3]
			break;
 80087ee:	e72b      	b.n	8008648 <ControlDjStatus+0x14>
			g_djEnableFlag[type] = 0;
 80087f0:	4b36      	ldr	r3, [pc, #216]	; (80088cc <ControlDjStatus+0x298>)
 80087f2:	2200      	movs	r2, #0
 80087f4:	551a      	strb	r2, [r3, r4]
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_1, RELOAD_VALUE);
 80087f6:	4b33      	ldr	r3, [pc, #204]	; (80088c4 <ControlDjStatus+0x290>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a39      	ldr	r2, [pc, #228]	; (80088e0 <ControlDjStatus+0x2ac>)
 80087fc:	6812      	ldr	r2, [r2, #0]
 80087fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008800:	6351      	str	r1, [r2, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_2, RELOAD_VALUE - DJ_DUTY);
 8008802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008804:	3bf5      	subs	r3, #245	; 0xf5
 8008806:	3bff      	subs	r3, #255	; 0xff
 8008808:	6393      	str	r3, [r2, #56]	; 0x38
			S_M[type].S_status = S_Forward;
 800880a:	0061      	lsls	r1, r4, #1
 800880c:	190c      	adds	r4, r1, r4
 800880e:	00e4      	lsls	r4, r4, #3
 8008810:	4b2f      	ldr	r3, [pc, #188]	; (80088d0 <ControlDjStatus+0x29c>)
 8008812:	2203      	movs	r2, #3
 8008814:	54e2      	strb	r2, [r4, r3]
			break;
 8008816:	e717      	b.n	8008648 <ControlDjStatus+0x14>
			g_djEnableFlag[type] = 0;
 8008818:	4b2c      	ldr	r3, [pc, #176]	; (80088cc <ControlDjStatus+0x298>)
 800881a:	2200      	movs	r2, #0
 800881c:	551a      	strb	r2, [r3, r4]
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_2, RELOAD_VALUE);
 800881e:	4b29      	ldr	r3, [pc, #164]	; (80088c4 <ControlDjStatus+0x290>)
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a2f      	ldr	r2, [pc, #188]	; (80088e0 <ControlDjStatus+0x2ac>)
 8008824:	6812      	ldr	r2, [r2, #0]
 8008826:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008828:	6391      	str	r1, [r2, #56]	; 0x38
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_1, RELOAD_VALUE - DJ_DUTY);
 800882a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800882c:	3bf5      	subs	r3, #245	; 0xf5
 800882e:	3bff      	subs	r3, #255	; 0xff
 8008830:	6353      	str	r3, [r2, #52]	; 0x34
			S_M[type].S_status = S_Backward;
 8008832:	0061      	lsls	r1, r4, #1
 8008834:	190c      	adds	r4, r1, r4
 8008836:	00e4      	lsls	r4, r4, #3
 8008838:	4b25      	ldr	r3, [pc, #148]	; (80088d0 <ControlDjStatus+0x29c>)
 800883a:	2204      	movs	r2, #4
 800883c:	54e2      	strb	r2, [r4, r3]
			break;
 800883e:	e703      	b.n	8008648 <ControlDjStatus+0x14>
			R_M[type].R_abslength = motor[type].totalCount + R_M[type].R_length;
 8008840:	00a3      	lsls	r3, r4, #2
 8008842:	191b      	adds	r3, r3, r4
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	4a23      	ldr	r2, [pc, #140]	; (80088d4 <ControlDjStatus+0x2a0>)
 8008848:	18d3      	adds	r3, r2, r3
 800884a:	685a      	ldr	r2, [r3, #4]
 800884c:	0121      	lsls	r1, r4, #4
 800884e:	4b22      	ldr	r3, [pc, #136]	; (80088d8 <ControlDjStatus+0x2a4>)
 8008850:	185b      	adds	r3, r3, r1
 8008852:	6859      	ldr	r1, [r3, #4]
 8008854:	468c      	mov	ip, r1
 8008856:	4462      	add	r2, ip
 8008858:	609a      	str	r2, [r3, #8]
			g_djEnableFlag[type] = 1;
 800885a:	4b1c      	ldr	r3, [pc, #112]	; (80088cc <ControlDjStatus+0x298>)
 800885c:	2201      	movs	r2, #1
 800885e:	551a      	strb	r2, [r3, r4]
			S_M[type].S_status = S_Forward;
 8008860:	0061      	lsls	r1, r4, #1
 8008862:	190c      	adds	r4, r1, r4
 8008864:	00e4      	lsls	r4, r4, #3
 8008866:	4b1a      	ldr	r3, [pc, #104]	; (80088d0 <ControlDjStatus+0x29c>)
 8008868:	3202      	adds	r2, #2
 800886a:	54e2      	strb	r2, [r4, r3]
			break;
 800886c:	e6ec      	b.n	8008648 <ControlDjStatus+0x14>
			R_M[type].R_abslength = motor[type].totalCount - R_M[type].R_length;
 800886e:	00a3      	lsls	r3, r4, #2
 8008870:	191b      	adds	r3, r3, r4
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	4a17      	ldr	r2, [pc, #92]	; (80088d4 <ControlDjStatus+0x2a0>)
 8008876:	18d3      	adds	r3, r2, r3
 8008878:	685a      	ldr	r2, [r3, #4]
 800887a:	0121      	lsls	r1, r4, #4
 800887c:	4b16      	ldr	r3, [pc, #88]	; (80088d8 <ControlDjStatus+0x2a4>)
 800887e:	185b      	adds	r3, r3, r1
 8008880:	6859      	ldr	r1, [r3, #4]
 8008882:	1a52      	subs	r2, r2, r1
 8008884:	609a      	str	r2, [r3, #8]
			g_djEnableFlag[type] = 1;
 8008886:	4b11      	ldr	r3, [pc, #68]	; (80088cc <ControlDjStatus+0x298>)
 8008888:	2201      	movs	r2, #1
 800888a:	551a      	strb	r2, [r3, r4]
			S_M[type].S_status = S_Backward;
 800888c:	0061      	lsls	r1, r4, #1
 800888e:	190c      	adds	r4, r1, r4
 8008890:	00e4      	lsls	r4, r4, #3
 8008892:	4b0f      	ldr	r3, [pc, #60]	; (80088d0 <ControlDjStatus+0x29c>)
 8008894:	3203      	adds	r2, #3
 8008896:	54e2      	strb	r2, [r4, r3]
			break;
 8008898:	e6d6      	b.n	8008648 <ControlDjStatus+0x14>
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_1, RELOAD_VALUE);
 800889a:	4b0a      	ldr	r3, [pc, #40]	; (80088c4 <ControlDjStatus+0x290>)
 800889c:	681a      	ldr	r2, [r3, #0]
 800889e:	4b10      	ldr	r3, [pc, #64]	; (80088e0 <ControlDjStatus+0x2ac>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80088a4:	6359      	str	r1, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_2, RELOAD_VALUE);
 80088a6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80088a8:	639a      	str	r2, [r3, #56]	; 0x38
			StopPidCalc(type);
 80088aa:	b260      	sxtb	r0, r4
 80088ac:	f000 fb00 	bl	8008eb0 <StopPidCalc>
			S_M[type].S_status = S_Disabel;
 80088b0:	0061      	lsls	r1, r4, #1
 80088b2:	190c      	adds	r4, r1, r4
 80088b4:	00e4      	lsls	r4, r4, #3
 80088b6:	4b06      	ldr	r3, [pc, #24]	; (80088d0 <ControlDjStatus+0x29c>)
 80088b8:	2202      	movs	r2, #2
 80088ba:	54e2      	strb	r2, [r4, r3]
			break;
 80088bc:	e6c4      	b.n	8008648 <ControlDjStatus+0x14>
 80088be:	46c0      	nop			; (mov r8, r8)
 80088c0:	48000400 	.word	0x48000400
 80088c4:	200003e8 	.word	0x200003e8
 80088c8:	0800dc18 	.word	0x0800dc18
 80088cc:	200017d8 	.word	0x200017d8
 80088d0:	20001778 	.word	0x20001778
 80088d4:	200017dc 	.word	0x200017dc
 80088d8:	20001754 	.word	0x20001754
 80088dc:	48000800 	.word	0x48000800
 80088e0:	20000478 	.word	0x20000478
 80088e4:	0800dc38 	.word	0x0800dc38

080088e8 <PidInit>:
//{
//
//    Motor_Contorl(htim);//PID
//}

void PidInit(void){
 80088e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ea:	46de      	mov	lr, fp
 80088ec:	4657      	mov	r7, sl
 80088ee:	464e      	mov	r6, r9
 80088f0:	4645      	mov	r5, r8
 80088f2:	b5e0      	push	{r5, r6, r7, lr}
	for(int i = 0; i < M_NUM; i++){
 80088f4:	2500      	movs	r5, #0
 80088f6:	e046      	b.n	8008986 <PidInit+0x9e>
		pid_speed[i].err = 0;
 80088f8:	4e27      	ldr	r6, [pc, #156]	; (8008998 <PidInit+0xb0>)
 80088fa:	00ef      	lsls	r7, r5, #3
 80088fc:	197c      	adds	r4, r7, r5
 80088fe:	00a4      	lsls	r4, r4, #2
 8008900:	1934      	adds	r4, r6, r4
 8008902:	2300      	movs	r3, #0
 8008904:	4698      	mov	r8, r3
 8008906:	60e3      	str	r3, [r4, #12]
		pid_speed[i].integral = 0;
 8008908:	6163      	str	r3, [r4, #20]
		pid_speed[i].maxIntegral = 20000;
 800890a:	4b24      	ldr	r3, [pc, #144]	; (800899c <PidInit+0xb4>)
 800890c:	61a3      	str	r3, [r4, #24]
		pid_speed[i].maxOutput = __HAL_TIM_GetAutoreload(&htim3);
 800890e:	4b24      	ldr	r3, [pc, #144]	; (80089a0 <PidInit+0xb8>)
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	4693      	mov	fp, r2
 8008914:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8008916:	f7f8 fd55 	bl	80013c4 <__aeabi_ui2f>
 800891a:	6220      	str	r0, [r4, #32]
		pid_speed[i].lastErr = 0;
 800891c:	4642      	mov	r2, r8
 800891e:	6122      	str	r2, [r4, #16]
		pid_speed[i].output = 0;
 8008920:	61e2      	str	r2, [r4, #28]
		pid_speed[i].kp = g_pidSpeedPara[KP + 3*i];
 8008922:	006b      	lsls	r3, r5, #1
 8008924:	195b      	adds	r3, r3, r5
 8008926:	4a1f      	ldr	r2, [pc, #124]	; (80089a4 <PidInit+0xbc>)
 8008928:	0099      	lsls	r1, r3, #2
 800892a:	468a      	mov	sl, r1
 800892c:	1979      	adds	r1, r7, r5
 800892e:	0089      	lsls	r1, r1, #2
 8008930:	4650      	mov	r0, sl
 8008932:	5880      	ldr	r0, [r0, r2]
 8008934:	5188      	str	r0, [r1, r6]
		pid_speed[i].ki = g_pidSpeedPara[KI + 3*i];
 8008936:	1c59      	adds	r1, r3, #1
 8008938:	0089      	lsls	r1, r1, #2
 800893a:	4689      	mov	r9, r1
 800893c:	5889      	ldr	r1, [r1, r2]
 800893e:	6061      	str	r1, [r4, #4]
		pid_speed[i].kd = g_pidSpeedPara[KD + 3*i];
 8008940:	3302      	adds	r3, #2
 8008942:	009e      	lsls	r6, r3, #2
 8008944:	58b2      	ldr	r2, [r6, r2]
 8008946:	60a2      	str	r2, [r4, #8]

		pid_position[i].err = 0;
 8008948:	197c      	adds	r4, r7, r5
 800894a:	00a4      	lsls	r4, r4, #2
 800894c:	4a16      	ldr	r2, [pc, #88]	; (80089a8 <PidInit+0xc0>)
 800894e:	4694      	mov	ip, r2
 8008950:	4464      	add	r4, ip
 8008952:	4642      	mov	r2, r8
 8008954:	60e2      	str	r2, [r4, #12]
		pid_position[i].integral = 0;
 8008956:	6162      	str	r2, [r4, #20]
		pid_position[i].maxIntegral = 20000;
 8008958:	4b10      	ldr	r3, [pc, #64]	; (800899c <PidInit+0xb4>)
 800895a:	61a3      	str	r3, [r4, #24]
		pid_position[i].maxOutput = __HAL_TIM_GetAutoreload(&htim3);
 800895c:	465b      	mov	r3, fp
 800895e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008960:	f7f8 fd30 	bl	80013c4 <__aeabi_ui2f>
 8008964:	6220      	str	r0, [r4, #32]
		pid_position[i].lastErr = 0;
 8008966:	4643      	mov	r3, r8
 8008968:	6123      	str	r3, [r4, #16]
		pid_position[i].output = 0;
 800896a:	61e3      	str	r3, [r4, #28]
		pid_position[i].kp = g_pidPosPara[KP + 3*i];
 800896c:	4b0f      	ldr	r3, [pc, #60]	; (80089ac <PidInit+0xc4>)
 800896e:	4652      	mov	r2, sl
 8008970:	58d2      	ldr	r2, [r2, r3]
 8008972:	197f      	adds	r7, r7, r5
 8008974:	00bf      	lsls	r7, r7, #2
 8008976:	490c      	ldr	r1, [pc, #48]	; (80089a8 <PidInit+0xc0>)
 8008978:	507a      	str	r2, [r7, r1]
		pid_position[i].ki = g_pidPosPara[KI + 3*i];
 800897a:	464a      	mov	r2, r9
 800897c:	58d2      	ldr	r2, [r2, r3]
 800897e:	6062      	str	r2, [r4, #4]
		pid_position[i].kd = g_pidPosPara[KD + 3*i];
 8008980:	58f3      	ldr	r3, [r6, r3]
 8008982:	60a3      	str	r3, [r4, #8]
	for(int i = 0; i < M_NUM; i++){
 8008984:	3501      	adds	r5, #1
 8008986:	2d01      	cmp	r5, #1
 8008988:	ddb6      	ble.n	80088f8 <PidInit+0x10>

	}


}
 800898a:	bcf0      	pop	{r4, r5, r6, r7}
 800898c:	46bb      	mov	fp, r7
 800898e:	46b2      	mov	sl, r6
 8008990:	46a9      	mov	r9, r5
 8008992:	46a0      	mov	r8, r4
 8008994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008996:	46c0      	nop			; (mov r8, r8)
 8008998:	200018f0 	.word	0x200018f0
 800899c:	469c4000 	.word	0x469c4000
 80089a0:	20000508 	.word	0x20000508
 80089a4:	20000194 	.word	0x20000194
 80089a8:	200018a8 	.word	0x200018a8
 80089ac:	2000017c 	.word	0x2000017c

080089b0 <Speed_Low_Filter>:
 * 
 * 
 * 
 */
float Speed_Low_Filter(float new_Spe,float *speed_Record)
{
 80089b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089b2:	1c06      	adds	r6, r0, #0
 80089b4:	000d      	movs	r5, r1
    float sum = 0.0f, filter_speed;
    if(g_filterFlag < SPEED_RECORD_NUM){
 80089b6:	4b1d      	ldr	r3, [pc, #116]	; (8008a2c <Speed_Low_Filter+0x7c>)
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	2b13      	cmp	r3, #19
 80089bc:	d91f      	bls.n	80089fe <Speed_Low_Filter+0x4e>
    	g_filterFlag++;
    	speed_Record[0] = new_Spe;//
		sum += new_Spe;
		filter_speed = (float)(sum/g_filterFlag);
    } else if(g_filterFlag >= SPEED_RECORD_NUM){
    	for(uint8_t j=SPEED_RECORD_NUM-1; j>0; j--)//
 80089be:	2413      	movs	r4, #19
    float sum = 0.0f, filter_speed;
 80089c0:	2000      	movs	r0, #0
 80089c2:	e029      	b.n	8008a18 <Speed_Low_Filter+0x68>
			speed_Record[i] = speed_Record[i-1];
 80089c4:	00a2      	lsls	r2, r4, #2
 80089c6:	4b1a      	ldr	r3, [pc, #104]	; (8008a30 <Speed_Low_Filter+0x80>)
 80089c8:	18e3      	adds	r3, r4, r3
 80089ca:	009b      	lsls	r3, r3, #2
 80089cc:	5959      	ldr	r1, [r3, r5]
 80089ce:	50a9      	str	r1, [r5, r2]
			sum += speed_Record[i];
 80089d0:	f7f7 fe50 	bl	8000674 <__aeabi_fadd>
    	for(uint8_t i=SPEED_RECORD_NUM-1;i>0;i--)//
 80089d4:	3c01      	subs	r4, #1
 80089d6:	b2e4      	uxtb	r4, r4
 80089d8:	2c00      	cmp	r4, #0
 80089da:	d1f3      	bne.n	80089c4 <Speed_Low_Filter+0x14>
    	g_filterFlag++;
 80089dc:	4f13      	ldr	r7, [pc, #76]	; (8008a2c <Speed_Low_Filter+0x7c>)
 80089de:	783b      	ldrb	r3, [r7, #0]
 80089e0:	3301      	adds	r3, #1
 80089e2:	703b      	strb	r3, [r7, #0]
    	speed_Record[0] = new_Spe;//
 80089e4:	602e      	str	r6, [r5, #0]
		sum += new_Spe;
 80089e6:	1c31      	adds	r1, r6, #0
 80089e8:	f7f7 fe44 	bl	8000674 <__aeabi_fadd>
 80089ec:	1c04      	adds	r4, r0, #0
		filter_speed = (float)(sum/g_filterFlag);
 80089ee:	7838      	ldrb	r0, [r7, #0]
 80089f0:	f7f8 fc9a 	bl	8001328 <__aeabi_i2f>
 80089f4:	1c01      	adds	r1, r0, #0
 80089f6:	1c20      	adds	r0, r4, #0
 80089f8:	f7f7 ffda 	bl	80009b0 <__aeabi_fdiv>
		sum += new_Spe;
		filter_speed = (float)(sum/SPEED_RECORD_NUM);
    }

    return filter_speed;//
}
 80089fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    	for(uint8_t i=SPEED_RECORD_NUM-1;i>0;i--)//
 80089fe:	2413      	movs	r4, #19
    float sum = 0.0f, filter_speed;
 8008a00:	2000      	movs	r0, #0
 8008a02:	e7e9      	b.n	80089d8 <Speed_Low_Filter+0x28>
			speed_Record[j] = speed_Record[j-1];
 8008a04:	00a2      	lsls	r2, r4, #2
 8008a06:	4b0a      	ldr	r3, [pc, #40]	; (8008a30 <Speed_Low_Filter+0x80>)
 8008a08:	18e3      	adds	r3, r4, r3
 8008a0a:	009b      	lsls	r3, r3, #2
 8008a0c:	5959      	ldr	r1, [r3, r5]
 8008a0e:	50a9      	str	r1, [r5, r2]
			sum += speed_Record[j];
 8008a10:	f7f7 fe30 	bl	8000674 <__aeabi_fadd>
    	for(uint8_t j=SPEED_RECORD_NUM-1; j>0; j--)//
 8008a14:	3c01      	subs	r4, #1
 8008a16:	b2e4      	uxtb	r4, r4
 8008a18:	2c00      	cmp	r4, #0
 8008a1a:	d1f3      	bne.n	8008a04 <Speed_Low_Filter+0x54>
		speed_Record[0] = new_Spe;//
 8008a1c:	602e      	str	r6, [r5, #0]
		sum += new_Spe;
 8008a1e:	1c31      	adds	r1, r6, #0
 8008a20:	f7f7 fe28 	bl	8000674 <__aeabi_fadd>
		filter_speed = (float)(sum/SPEED_RECORD_NUM);
 8008a24:	4903      	ldr	r1, [pc, #12]	; (8008a34 <Speed_Low_Filter+0x84>)
 8008a26:	f7f7 ffc3 	bl	80009b0 <__aeabi_fdiv>
    return filter_speed;//
 8008a2a:	e7e7      	b.n	80089fc <Speed_Low_Filter+0x4c>
 8008a2c:	200018a6 	.word	0x200018a6
 8008a30:	3fffffff 	.word	0x3fffffff
 8008a34:	41a00000 	.word	0x41a00000

08008a38 <PidControlSpeed>:


/* get speed data to calc */
float PidControlSpeed(PID* pid, float targetSpeed, float currSpeed){
 8008a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a3a:	46d6      	mov	lr, sl
 8008a3c:	464f      	mov	r7, r9
 8008a3e:	4646      	mov	r6, r8
 8008a40:	b5c0      	push	{r6, r7, lr}
 8008a42:	0004      	movs	r4, r0
 8008a44:	1c0d      	adds	r5, r1, #0
 8008a46:	1c11      	adds	r1, r2, #0
	pid->err = targetSpeed	- currSpeed;
 8008a48:	1c28      	adds	r0, r5, #0
 8008a4a:	f7f8 fa9f 	bl	8000f8c <__aeabi_fsub>
 8008a4e:	60e0      	str	r0, [r4, #12]

    if(pid->err < 0.3 && pid->err > -0.3) pid->err = 0;//pid
 8008a50:	f7fa fae0 	bl	8003014 <__aeabi_f2d>
 8008a54:	0006      	movs	r6, r0
 8008a56:	000f      	movs	r7, r1
 8008a58:	4a51      	ldr	r2, [pc, #324]	; (8008ba0 <PidControlSpeed+0x168>)
 8008a5a:	4b52      	ldr	r3, [pc, #328]	; (8008ba4 <PidControlSpeed+0x16c>)
 8008a5c:	f7f7 fcfc 	bl	8000458 <__aeabi_dcmplt>
 8008a60:	2800      	cmp	r0, #0
 8008a62:	d009      	beq.n	8008a78 <PidControlSpeed+0x40>
 8008a64:	4a4e      	ldr	r2, [pc, #312]	; (8008ba0 <PidControlSpeed+0x168>)
 8008a66:	4b50      	ldr	r3, [pc, #320]	; (8008ba8 <PidControlSpeed+0x170>)
 8008a68:	0030      	movs	r0, r6
 8008a6a:	0039      	movs	r1, r7
 8008a6c:	f7f7 fd08 	bl	8000480 <__aeabi_dcmpgt>
 8008a70:	2800      	cmp	r0, #0
 8008a72:	d001      	beq.n	8008a78 <PidControlSpeed+0x40>
 8008a74:	2300      	movs	r3, #0
 8008a76:	60e3      	str	r3, [r4, #12]
    pid->integral += pid->err;
 8008a78:	68e7      	ldr	r7, [r4, #12]
 8008a7a:	6961      	ldr	r1, [r4, #20]
 8008a7c:	1c38      	adds	r0, r7, #0
 8008a7e:	f7f7 fdf9 	bl	8000674 <__aeabi_fadd>
 8008a82:	6160      	str	r0, [r4, #20]

    if(pid->ki * pid->integral < -pid->maxIntegral) {
 8008a84:	6863      	ldr	r3, [r4, #4]
 8008a86:	4698      	mov	r8, r3
 8008a88:	1c19      	adds	r1, r3, #0
 8008a8a:	f7f8 f959 	bl	8000d40 <__aeabi_fmul>
 8008a8e:	1c06      	adds	r6, r0, #0
 8008a90:	69a3      	ldr	r3, [r4, #24]
 8008a92:	469a      	mov	sl, r3
 8008a94:	2380      	movs	r3, #128	; 0x80
 8008a96:	061b      	lsls	r3, r3, #24
 8008a98:	4453      	add	r3, sl
 8008a9a:	4699      	mov	r9, r3
 8008a9c:	1c19      	adds	r1, r3, #0
 8008a9e:	f7f7 fd15 	bl	80004cc <__aeabi_fcmplt>
 8008aa2:	2800      	cmp	r0, #0
 8008aa4:	d041      	beq.n	8008b2a <PidControlSpeed+0xf2>
    	pid->integral = -pid->maxIntegral / pid->ki;//
 8008aa6:	4641      	mov	r1, r8
 8008aa8:	4648      	mov	r0, r9
 8008aaa:	f7f7 ff81 	bl	80009b0 <__aeabi_fdiv>
 8008aae:	6160      	str	r0, [r4, #20]
    }
    else if(pid->ki * pid->integral > pid->maxIntegral)
    	pid->integral = pid->maxIntegral / pid->ki;

    if(targetSpeed == 0) pid->integral = 0; // i
 8008ab0:	2100      	movs	r1, #0
 8008ab2:	1c28      	adds	r0, r5, #0
 8008ab4:	f7f7 fd04 	bl	80004c0 <__aeabi_fcmpeq>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	d001      	beq.n	8008ac0 <PidControlSpeed+0x88>
 8008abc:	2300      	movs	r3, #0
 8008abe:	6163      	str	r3, [r4, #20]

    pid->output = (pid->kp * pid->err) + (pid->ki * pid->integral) + (pid->kd * (pid->err - pid->lastErr));//PID
 8008ac0:	6821      	ldr	r1, [r4, #0]
 8008ac2:	1c38      	adds	r0, r7, #0
 8008ac4:	f7f8 f93c 	bl	8000d40 <__aeabi_fmul>
 8008ac8:	1c06      	adds	r6, r0, #0
 8008aca:	6961      	ldr	r1, [r4, #20]
 8008acc:	4640      	mov	r0, r8
 8008ace:	f7f8 f937 	bl	8000d40 <__aeabi_fmul>
 8008ad2:	1c01      	adds	r1, r0, #0
 8008ad4:	1c30      	adds	r0, r6, #0
 8008ad6:	f7f7 fdcd 	bl	8000674 <__aeabi_fadd>
 8008ada:	1c06      	adds	r6, r0, #0
 8008adc:	68a3      	ldr	r3, [r4, #8]
 8008ade:	4698      	mov	r8, r3
 8008ae0:	6921      	ldr	r1, [r4, #16]
 8008ae2:	1c38      	adds	r0, r7, #0
 8008ae4:	f7f8 fa52 	bl	8000f8c <__aeabi_fsub>
 8008ae8:	1c01      	adds	r1, r0, #0
 8008aea:	4640      	mov	r0, r8
 8008aec:	f7f8 f928 	bl	8000d40 <__aeabi_fmul>
 8008af0:	1c01      	adds	r1, r0, #0
 8008af2:	1c30      	adds	r0, r6, #0
 8008af4:	f7f7 fdbe 	bl	8000674 <__aeabi_fadd>
 8008af8:	1c06      	adds	r6, r0, #0
 8008afa:	61e0      	str	r0, [r4, #28]

    //
    if(targetSpeed >= 0)//
 8008afc:	2100      	movs	r1, #0
 8008afe:	1c28      	adds	r0, r5, #0
 8008b00:	f7f7 fd02 	bl	8000508 <__aeabi_fcmpge>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	d02d      	beq.n	8008b64 <PidControlSpeed+0x12c>
    {
        if(pid->output < 0) pid->output = 0;
 8008b08:	2100      	movs	r1, #0
 8008b0a:	1c30      	adds	r0, r6, #0
 8008b0c:	f7f7 fcde 	bl	80004cc <__aeabi_fcmplt>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	d116      	bne.n	8008b42 <PidControlSpeed+0x10a>
        else if(pid->output > pid->maxOutput) pid->output = pid->maxOutput;
 8008b14:	6a23      	ldr	r3, [r4, #32]
 8008b16:	4698      	mov	r8, r3
 8008b18:	1c19      	adds	r1, r3, #0
 8008b1a:	1c30      	adds	r0, r6, #0
 8008b1c:	f7f7 fcea 	bl	80004f4 <__aeabi_fcmpgt>
 8008b20:	2800      	cmp	r0, #0
 8008b22:	d010      	beq.n	8008b46 <PidControlSpeed+0x10e>
 8008b24:	4643      	mov	r3, r8
 8008b26:	61e3      	str	r3, [r4, #28]
 8008b28:	e00d      	b.n	8008b46 <PidControlSpeed+0x10e>
    else if(pid->ki * pid->integral > pid->maxIntegral)
 8008b2a:	4651      	mov	r1, sl
 8008b2c:	1c30      	adds	r0, r6, #0
 8008b2e:	f7f7 fce1 	bl	80004f4 <__aeabi_fcmpgt>
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d0bc      	beq.n	8008ab0 <PidControlSpeed+0x78>
    	pid->integral = pid->maxIntegral / pid->ki;
 8008b36:	4641      	mov	r1, r8
 8008b38:	4650      	mov	r0, sl
 8008b3a:	f7f7 ff39 	bl	80009b0 <__aeabi_fdiv>
 8008b3e:	6160      	str	r0, [r4, #20]
 8008b40:	e7b6      	b.n	8008ab0 <PidControlSpeed+0x78>
        if(pid->output < 0) pid->output = 0;
 8008b42:	2300      	movs	r3, #0
 8008b44:	61e3      	str	r3, [r4, #28]
    {
        if(pid->output < -pid->maxOutput) pid->output = -pid->maxOutput;
        else if(pid->output > 0) pid->output = 0;
    }

    pid->lastErr = pid->err;
 8008b46:	6127      	str	r7, [r4, #16]
    if(targetSpeed == 0) pid->output = 0; // 0
 8008b48:	2100      	movs	r1, #0
 8008b4a:	1c28      	adds	r0, r5, #0
 8008b4c:	f7f7 fcb8 	bl	80004c0 <__aeabi_fcmpeq>
 8008b50:	2800      	cmp	r0, #0
 8008b52:	d001      	beq.n	8008b58 <PidControlSpeed+0x120>
 8008b54:	2300      	movs	r3, #0
 8008b56:	61e3      	str	r3, [r4, #28]
    return pid->output;
 8008b58:	69e0      	ldr	r0, [r4, #28]

}
 8008b5a:	bce0      	pop	{r5, r6, r7}
 8008b5c:	46ba      	mov	sl, r7
 8008b5e:	46b1      	mov	r9, r6
 8008b60:	46a8      	mov	r8, r5
 8008b62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    else if(targetSpeed < 0)//
 8008b64:	2100      	movs	r1, #0
 8008b66:	1c28      	adds	r0, r5, #0
 8008b68:	f7f7 fcb0 	bl	80004cc <__aeabi_fcmplt>
 8008b6c:	2800      	cmp	r0, #0
 8008b6e:	d0ea      	beq.n	8008b46 <PidControlSpeed+0x10e>
        if(pid->output < -pid->maxOutput) pid->output = -pid->maxOutput;
 8008b70:	6a23      	ldr	r3, [r4, #32]
 8008b72:	2280      	movs	r2, #128	; 0x80
 8008b74:	0612      	lsls	r2, r2, #24
 8008b76:	4694      	mov	ip, r2
 8008b78:	4463      	add	r3, ip
 8008b7a:	4698      	mov	r8, r3
 8008b7c:	1c19      	adds	r1, r3, #0
 8008b7e:	1c30      	adds	r0, r6, #0
 8008b80:	f7f7 fca4 	bl	80004cc <__aeabi_fcmplt>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	d002      	beq.n	8008b8e <PidControlSpeed+0x156>
 8008b88:	4643      	mov	r3, r8
 8008b8a:	61e3      	str	r3, [r4, #28]
 8008b8c:	e7db      	b.n	8008b46 <PidControlSpeed+0x10e>
        else if(pid->output > 0) pid->output = 0;
 8008b8e:	2100      	movs	r1, #0
 8008b90:	1c30      	adds	r0, r6, #0
 8008b92:	f7f7 fcaf 	bl	80004f4 <__aeabi_fcmpgt>
 8008b96:	2800      	cmp	r0, #0
 8008b98:	d0d5      	beq.n	8008b46 <PidControlSpeed+0x10e>
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	61e3      	str	r3, [r4, #28]
 8008b9e:	e7d2      	b.n	8008b46 <PidControlSpeed+0x10e>
 8008ba0:	33333333 	.word	0x33333333
 8008ba4:	3fd33333 	.word	0x3fd33333
 8008ba8:	bfd33333 	.word	0xbfd33333

08008bac <PidControlLocation>:

/* get position data to calc */
float PidControlLocation(PID* pid,float target,float feedback)
{
 8008bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bae:	46ce      	mov	lr, r9
 8008bb0:	4647      	mov	r7, r8
 8008bb2:	b580      	push	{r7, lr}
 8008bb4:	0004      	movs	r4, r0
 8008bb6:	1c08      	adds	r0, r1, #0
 8008bb8:	1c11      	adds	r1, r2, #0

    pid->err = target - feedback;
 8008bba:	f7f8 f9e7 	bl	8000f8c <__aeabi_fsub>
 8008bbe:	1c05      	adds	r5, r0, #0
 8008bc0:	60e0      	str	r0, [r4, #12]
     if(pid->err < 0.5 && pid->err > -0.5)
 8008bc2:	21fc      	movs	r1, #252	; 0xfc
 8008bc4:	0589      	lsls	r1, r1, #22
 8008bc6:	f7f7 fc81 	bl	80004cc <__aeabi_fcmplt>
 8008bca:	2800      	cmp	r0, #0
 8008bcc:	d008      	beq.n	8008be0 <PidControlLocation+0x34>
 8008bce:	21bf      	movs	r1, #191	; 0xbf
 8008bd0:	0609      	lsls	r1, r1, #24
 8008bd2:	1c28      	adds	r0, r5, #0
 8008bd4:	f7f7 fc8e 	bl	80004f4 <__aeabi_fcmpgt>
 8008bd8:	2800      	cmp	r0, #0
 8008bda:	d001      	beq.n	8008be0 <PidControlLocation+0x34>
    	 pid->err = 0;//pid
 8008bdc:	2300      	movs	r3, #0
 8008bde:	60e3      	str	r3, [r4, #12]
    pid->integral += pid->err;
 8008be0:	68e6      	ldr	r6, [r4, #12]
 8008be2:	6961      	ldr	r1, [r4, #20]
 8008be4:	1c30      	adds	r0, r6, #0
 8008be6:	f7f7 fd45 	bl	8000674 <__aeabi_fadd>
 8008bea:	6160      	str	r0, [r4, #20]

    if(pid->ki * pid->integral < -pid->maxIntegral) pid->integral = -pid->maxIntegral / pid->ki;//
 8008bec:	6867      	ldr	r7, [r4, #4]
 8008bee:	1c39      	adds	r1, r7, #0
 8008bf0:	f7f8 f8a6 	bl	8000d40 <__aeabi_fmul>
 8008bf4:	1c05      	adds	r5, r0, #0
 8008bf6:	69a3      	ldr	r3, [r4, #24]
 8008bf8:	4698      	mov	r8, r3
 8008bfa:	2380      	movs	r3, #128	; 0x80
 8008bfc:	061b      	lsls	r3, r3, #24
 8008bfe:	4443      	add	r3, r8
 8008c00:	4699      	mov	r9, r3
 8008c02:	1c19      	adds	r1, r3, #0
 8008c04:	f7f7 fc62 	bl	80004cc <__aeabi_fcmplt>
 8008c08:	2800      	cmp	r0, #0
 8008c0a:	d038      	beq.n	8008c7e <PidControlLocation+0xd2>
 8008c0c:	1c39      	adds	r1, r7, #0
 8008c0e:	4648      	mov	r0, r9
 8008c10:	f7f7 fece 	bl	80009b0 <__aeabi_fdiv>
 8008c14:	6160      	str	r0, [r4, #20]
    else if(pid->ki * pid->integral > pid->maxIntegral) pid->integral = pid->maxIntegral / pid->ki;

    pid->output = (pid->kp * pid->err) + (pid->ki * pid->integral) + (pid->kd * (pid->err - pid->lastErr));//PID
 8008c16:	6821      	ldr	r1, [r4, #0]
 8008c18:	1c30      	adds	r0, r6, #0
 8008c1a:	f7f8 f891 	bl	8000d40 <__aeabi_fmul>
 8008c1e:	1c05      	adds	r5, r0, #0
 8008c20:	6961      	ldr	r1, [r4, #20]
 8008c22:	1c38      	adds	r0, r7, #0
 8008c24:	f7f8 f88c 	bl	8000d40 <__aeabi_fmul>
 8008c28:	1c01      	adds	r1, r0, #0
 8008c2a:	1c28      	adds	r0, r5, #0
 8008c2c:	f7f7 fd22 	bl	8000674 <__aeabi_fadd>
 8008c30:	1c05      	adds	r5, r0, #0
 8008c32:	68a7      	ldr	r7, [r4, #8]
 8008c34:	6921      	ldr	r1, [r4, #16]
 8008c36:	1c30      	adds	r0, r6, #0
 8008c38:	f7f8 f9a8 	bl	8000f8c <__aeabi_fsub>
 8008c3c:	1c01      	adds	r1, r0, #0
 8008c3e:	1c38      	adds	r0, r7, #0
 8008c40:	f7f8 f87e 	bl	8000d40 <__aeabi_fmul>
 8008c44:	1c01      	adds	r1, r0, #0
 8008c46:	1c28      	adds	r0, r5, #0
 8008c48:	f7f7 fd14 	bl	8000674 <__aeabi_fadd>
 8008c4c:	61e0      	str	r0, [r4, #28]

    //
    if(pid->output > pid->maxOutput) pid->output = pid->maxOutput;
 8008c4e:	6a25      	ldr	r5, [r4, #32]
 8008c50:	1c29      	adds	r1, r5, #0
 8008c52:	f7f7 fc4f 	bl	80004f4 <__aeabi_fcmpgt>
 8008c56:	2800      	cmp	r0, #0
 8008c58:	d000      	beq.n	8008c5c <PidControlLocation+0xb0>
 8008c5a:	61e5      	str	r5, [r4, #28]
    if(pid->output < -pid->maxOutput) pid->output = -pid->maxOutput;
 8008c5c:	2380      	movs	r3, #128	; 0x80
 8008c5e:	061b      	lsls	r3, r3, #24
 8008c60:	469c      	mov	ip, r3
 8008c62:	4465      	add	r5, ip
 8008c64:	1c29      	adds	r1, r5, #0
 8008c66:	69e0      	ldr	r0, [r4, #28]
 8008c68:	f7f7 fc30 	bl	80004cc <__aeabi_fcmplt>
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	d000      	beq.n	8008c72 <PidControlLocation+0xc6>
 8008c70:	61e5      	str	r5, [r4, #28]

    pid->lastErr = pid->err;
 8008c72:	6126      	str	r6, [r4, #16]

    return pid->output;
 8008c74:	69e0      	ldr	r0, [r4, #28]
}
 8008c76:	bcc0      	pop	{r6, r7}
 8008c78:	46b9      	mov	r9, r7
 8008c7a:	46b0      	mov	r8, r6
 8008c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(pid->ki * pid->integral > pid->maxIntegral) pid->integral = pid->maxIntegral / pid->ki;
 8008c7e:	4641      	mov	r1, r8
 8008c80:	1c28      	adds	r0, r5, #0
 8008c82:	f7f7 fc37 	bl	80004f4 <__aeabi_fcmpgt>
 8008c86:	2800      	cmp	r0, #0
 8008c88:	d0c5      	beq.n	8008c16 <PidControlLocation+0x6a>
 8008c8a:	1c39      	adds	r1, r7, #0
 8008c8c:	4640      	mov	r0, r8
 8008c8e:	f7f7 fe8f 	bl	80009b0 <__aeabi_fdiv>
 8008c92:	6160      	str	r0, [r4, #20]
 8008c94:	e7bf      	b.n	8008c16 <PidControlLocation+0x6a>
	...

08008c98 <Motor_Contorl>:
static int timeCount;
extern Motor motor[M_NUM];
extern send_data S_M[M_NUM];

void Motor_Contorl(uint8_t type)
{
 8008c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c9a:	46c6      	mov	lr, r8
 8008c9c:	b500      	push	{lr}
 8008c9e:	1e04      	subs	r4, r0, #0
	static uint16_t Target_Speed = 0;
	float Target_duty;
	uint64_t Target_Position = 0;

	if(type == 0) {
 8008ca0:	d000      	beq.n	8008ca4 <Motor_Contorl+0xc>
 8008ca2:	e078      	b.n	8008d96 <Motor_Contorl+0xfe>
		motor[type].totalCount = ((int)__HAL_TIM_GetCounter(&htim2) + ((int)__HAL_TIM_GetAutoreload(&htim2) * motor[type].overflowNum)) * GRATING_PERIOD;
 8008ca4:	4b74      	ldr	r3, [pc, #464]	; (8008e78 <Motor_Contorl+0x1e0>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8008caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cac:	4e73      	ldr	r6, [pc, #460]	; (8008e7c <Motor_Contorl+0x1e4>)
 8008cae:	00a5      	lsls	r5, r4, #2
 8008cb0:	192f      	adds	r7, r5, r4
 8008cb2:	00bf      	lsls	r7, r7, #2
 8008cb4:	19f7      	adds	r7, r6, r7
 8008cb6:	68ba      	ldr	r2, [r7, #8]
 8008cb8:	4353      	muls	r3, r2
 8008cba:	18c3      	adds	r3, r0, r3
 8008cbc:	0098      	lsls	r0, r3, #2
 8008cbe:	18c0      	adds	r0, r0, r3
 8008cc0:	0080      	lsls	r0, r0, #2
 8008cc2:	6078      	str	r0, [r7, #4]

		motor[type].speed = (motor[type].totalCount - motor[type].lastCount) / PID_CALC_TIME;  // speed ms
 8008cc4:	192b      	adds	r3, r5, r4
 8008cc6:	009b      	lsls	r3, r3, #2
 8008cc8:	599b      	ldr	r3, [r3, r6]
 8008cca:	1ac0      	subs	r0, r0, r3
 8008ccc:	2114      	movs	r1, #20
 8008cce:	f7f7 fac1 	bl	8000254 <__divsi3>
 8008cd2:	f7f8 fb29 	bl	8001328 <__aeabi_i2f>
 8008cd6:	60f8      	str	r0, [r7, #12]

		motor[type].speed = Speed_Low_Filter(motor[type].speed, M0_speed_Record);
 8008cd8:	4969      	ldr	r1, [pc, #420]	; (8008e80 <Motor_Contorl+0x1e8>)
 8008cda:	f7ff fe69 	bl	80089b0 <Speed_Low_Filter>
 8008cde:	60f8      	str	r0, [r7, #12]
		motor[type].totalCount = ((int)__HAL_TIM_GetCounter(&htim3) + ((int)__HAL_TIM_GetAutoreload(&htim3) * motor[type].overflowNum)) * GRATING_PERIOD;
		motor[type].speed = (motor[type].totalCount - motor[type].lastCount) / PID_CALC_TIME;

		motor[type].speed = Speed_Low_Filter(motor[type].speed, M1_speed_Record);
	}
	S_M[type].S_speed = motor[type].speed;
 8008ce0:	4b66      	ldr	r3, [pc, #408]	; (8008e7c <Motor_Contorl+0x1e4>)
 8008ce2:	4698      	mov	r8, r3
 8008ce4:	00a5      	lsls	r5, r4, #2
 8008ce6:	192e      	adds	r6, r5, r4
 8008ce8:	00b6      	lsls	r6, r6, #2
 8008cea:	4446      	add	r6, r8
 8008cec:	0067      	lsls	r7, r4, #1
 8008cee:	193f      	adds	r7, r7, r4
 8008cf0:	00fb      	lsls	r3, r7, #3
 8008cf2:	4f64      	ldr	r7, [pc, #400]	; (8008e84 <Motor_Contorl+0x1ec>)
 8008cf4:	18ff      	adds	r7, r7, r3
 8008cf6:	68f0      	ldr	r0, [r6, #12]
 8008cf8:	f7f7 fc10 	bl	800051c <__aeabi_f2uiz>
 8008cfc:	8078      	strh	r0, [r7, #2]
	S_M[type].S_position = motor[type].totalCount;
 8008cfe:	6873      	ldr	r3, [r6, #4]
 8008d00:	17da      	asrs	r2, r3, #31
 8008d02:	60bb      	str	r3, [r7, #8]
 8008d04:	60fa      	str	r2, [r7, #12]
	motor[type].lastCount = motor[type].totalCount;
 8008d06:	192d      	adds	r5, r5, r4
 8008d08:	00ad      	lsls	r5, r5, #2
 8008d0a:	4642      	mov	r2, r8
 8008d0c:	50ab      	str	r3, [r5, r2]

	Target_Position = GetTargetPosition(type);
 8008d0e:	0020      	movs	r0, r4
 8008d10:	f7ff fc3c 	bl	800858c <GetTargetPosition>
 8008d14:	0006      	movs	r6, r0
 8008d16:	000d      	movs	r5, r1
	//Target_Speed = GetTargetSpeed(type);

	if(g_djEnableFlag[type] == 0)
 8008d18:	4b5b      	ldr	r3, [pc, #364]	; (8008e88 <Motor_Contorl+0x1f0>)
 8008d1a:	5d1b      	ldrb	r3, [r3, r4]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d037      	beq.n	8008d90 <Motor_Contorl+0xf8>
		return;

	if(timeCount++ % 2 == 0){
 8008d20:	4a5a      	ldr	r2, [pc, #360]	; (8008e8c <Motor_Contorl+0x1f4>)
 8008d22:	6813      	ldr	r3, [r2, #0]
 8008d24:	1c59      	adds	r1, r3, #1
 8008d26:	6011      	str	r1, [r2, #0]
 8008d28:	07db      	lsls	r3, r3, #31
 8008d2a:	d553      	bpl.n	8008dd4 <Motor_Contorl+0x13c>
		Target_Speed = PidControlLocation(&pid_position[type],Target_Position, motor[type].totalCount);// Target_Position
	}


	Target_duty = PidControlSpeed(&pid_speed[type], Target_Speed, motor[type].speed);//
 8008d2c:	00a3      	lsls	r3, r4, #2
 8008d2e:	191b      	adds	r3, r3, r4
 8008d30:	009b      	lsls	r3, r3, #2
 8008d32:	4a52      	ldr	r2, [pc, #328]	; (8008e7c <Motor_Contorl+0x1e4>)
 8008d34:	18d3      	adds	r3, r2, r3
 8008d36:	68dd      	ldr	r5, [r3, #12]
 8008d38:	4b55      	ldr	r3, [pc, #340]	; (8008e90 <Motor_Contorl+0x1f8>)
 8008d3a:	8818      	ldrh	r0, [r3, #0]
 8008d3c:	f7f8 fb42 	bl	80013c4 <__aeabi_ui2f>
 8008d40:	1c01      	adds	r1, r0, #0
 8008d42:	00e3      	lsls	r3, r4, #3
 8008d44:	191b      	adds	r3, r3, r4
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	4852      	ldr	r0, [pc, #328]	; (8008e94 <Motor_Contorl+0x1fc>)
 8008d4a:	18c0      	adds	r0, r0, r3
 8008d4c:	1c2a      	adds	r2, r5, #0
 8008d4e:	f7ff fe73 	bl	8008a38 <PidControlSpeed>
 8008d52:	1c05      	adds	r5, r0, #0

    if(Target_duty > 0)
 8008d54:	2100      	movs	r1, #0
 8008d56:	f7f7 fbcd 	bl	80004f4 <__aeabi_fcmpgt>
 8008d5a:	2800      	cmp	r0, #0
 8008d5c:	d067      	beq.n	8008e2e <Motor_Contorl+0x196>
    {
    	if(type == 0) {
 8008d5e:	2c00      	cmp	r4, #0
 8008d60:	d153      	bne.n	8008e0a <Motor_Contorl+0x172>
            __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, RELOAD_VALUE);
 8008d62:	4b45      	ldr	r3, [pc, #276]	; (8008e78 <Motor_Contorl+0x1e0>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a4c      	ldr	r2, [pc, #304]	; (8008e98 <Motor_Contorl+0x200>)
 8008d68:	6814      	ldr	r4, [r2, #0]
 8008d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d6c:	6362      	str	r2, [r4, #52]	; 0x34
            __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, RELOAD_VALUE - Target_duty);
 8008d6e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008d70:	f7f8 fb28 	bl	80013c4 <__aeabi_ui2f>
 8008d74:	1c29      	adds	r1, r5, #0
 8008d76:	f7f8 f909 	bl	8000f8c <__aeabi_fsub>
 8008d7a:	f7f7 fbcf 	bl	800051c <__aeabi_f2uiz>
 8008d7e:	63a0      	str	r0, [r4, #56]	; 0x38
		} else if(type == 1) {
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_2, RELOAD_VALUE);
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_1, RELOAD_VALUE + Target_duty);
    	}
    }
    if (timeCount >= 9999){
 8008d80:	4b42      	ldr	r3, [pc, #264]	; (8008e8c <Motor_Contorl+0x1f4>)
 8008d82:	681a      	ldr	r2, [r3, #0]
 8008d84:	4b45      	ldr	r3, [pc, #276]	; (8008e9c <Motor_Contorl+0x204>)
 8008d86:	429a      	cmp	r2, r3
 8008d88:	dd02      	ble.n	8008d90 <Motor_Contorl+0xf8>
    	timeCount = 0;
 8008d8a:	4b40      	ldr	r3, [pc, #256]	; (8008e8c <Motor_Contorl+0x1f4>)
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	601a      	str	r2, [r3, #0]
    }
    return;
}
 8008d90:	bc80      	pop	{r7}
 8008d92:	46b8      	mov	r8, r7
 8008d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
		motor[type].totalCount = ((int)__HAL_TIM_GetCounter(&htim3) + ((int)__HAL_TIM_GetAutoreload(&htim3) * motor[type].overflowNum)) * GRATING_PERIOD;
 8008d96:	4b42      	ldr	r3, [pc, #264]	; (8008ea0 <Motor_Contorl+0x208>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8008d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d9e:	4e37      	ldr	r6, [pc, #220]	; (8008e7c <Motor_Contorl+0x1e4>)
 8008da0:	00a5      	lsls	r5, r4, #2
 8008da2:	192f      	adds	r7, r5, r4
 8008da4:	00bf      	lsls	r7, r7, #2
 8008da6:	19f7      	adds	r7, r6, r7
 8008da8:	68ba      	ldr	r2, [r7, #8]
 8008daa:	4353      	muls	r3, r2
 8008dac:	18c3      	adds	r3, r0, r3
 8008dae:	0098      	lsls	r0, r3, #2
 8008db0:	18c0      	adds	r0, r0, r3
 8008db2:	0080      	lsls	r0, r0, #2
 8008db4:	6078      	str	r0, [r7, #4]
		motor[type].speed = (motor[type].totalCount - motor[type].lastCount) / PID_CALC_TIME;
 8008db6:	192b      	adds	r3, r5, r4
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	599b      	ldr	r3, [r3, r6]
 8008dbc:	1ac0      	subs	r0, r0, r3
 8008dbe:	2114      	movs	r1, #20
 8008dc0:	f7f7 fa48 	bl	8000254 <__divsi3>
 8008dc4:	f7f8 fab0 	bl	8001328 <__aeabi_i2f>
 8008dc8:	60f8      	str	r0, [r7, #12]
		motor[type].speed = Speed_Low_Filter(motor[type].speed, M1_speed_Record);
 8008dca:	4936      	ldr	r1, [pc, #216]	; (8008ea4 <Motor_Contorl+0x20c>)
 8008dcc:	f7ff fdf0 	bl	80089b0 <Speed_Low_Filter>
 8008dd0:	60f8      	str	r0, [r7, #12]
 8008dd2:	e785      	b.n	8008ce0 <Motor_Contorl+0x48>
		Target_Speed = PidControlLocation(&pid_position[type],Target_Position, motor[type].totalCount);// Target_Position
 8008dd4:	00a3      	lsls	r3, r4, #2
 8008dd6:	191b      	adds	r3, r3, r4
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	4a28      	ldr	r2, [pc, #160]	; (8008e7c <Motor_Contorl+0x1e4>)
 8008ddc:	18d3      	adds	r3, r2, r3
 8008dde:	6858      	ldr	r0, [r3, #4]
 8008de0:	f7f8 faa2 	bl	8001328 <__aeabi_i2f>
 8008de4:	1c07      	adds	r7, r0, #0
 8008de6:	0030      	movs	r0, r6
 8008de8:	0029      	movs	r1, r5
 8008dea:	f7f7 fc1f 	bl	800062c <__aeabi_ul2f>
 8008dee:	1c01      	adds	r1, r0, #0
 8008df0:	00e3      	lsls	r3, r4, #3
 8008df2:	191b      	adds	r3, r3, r4
 8008df4:	009b      	lsls	r3, r3, #2
 8008df6:	482c      	ldr	r0, [pc, #176]	; (8008ea8 <Motor_Contorl+0x210>)
 8008df8:	18c0      	adds	r0, r0, r3
 8008dfa:	1c3a      	adds	r2, r7, #0
 8008dfc:	f7ff fed6 	bl	8008bac <PidControlLocation>
 8008e00:	f7f7 fb8c 	bl	800051c <__aeabi_f2uiz>
 8008e04:	4b22      	ldr	r3, [pc, #136]	; (8008e90 <Motor_Contorl+0x1f8>)
 8008e06:	8018      	strh	r0, [r3, #0]
 8008e08:	e790      	b.n	8008d2c <Motor_Contorl+0x94>
    	} else if(type == 1) {
 8008e0a:	2c01      	cmp	r4, #1
 8008e0c:	d1b8      	bne.n	8008d80 <Motor_Contorl+0xe8>
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_1, RELOAD_VALUE);
 8008e0e:	4b1a      	ldr	r3, [pc, #104]	; (8008e78 <Motor_Contorl+0x1e0>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a26      	ldr	r2, [pc, #152]	; (8008eac <Motor_Contorl+0x214>)
 8008e14:	6814      	ldr	r4, [r2, #0]
 8008e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e18:	6362      	str	r2, [r4, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_2, RELOAD_VALUE - Target_duty);
 8008e1a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008e1c:	f7f8 fad2 	bl	80013c4 <__aeabi_ui2f>
 8008e20:	1c29      	adds	r1, r5, #0
 8008e22:	f7f8 f8b3 	bl	8000f8c <__aeabi_fsub>
 8008e26:	f7f7 fb79 	bl	800051c <__aeabi_f2uiz>
 8008e2a:	63a0      	str	r0, [r4, #56]	; 0x38
 8008e2c:	e7a8      	b.n	8008d80 <Motor_Contorl+0xe8>
    	if(type == 0) {
 8008e2e:	2c00      	cmp	r4, #0
 8008e30:	d10f      	bne.n	8008e52 <Motor_Contorl+0x1ba>
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, RELOAD_VALUE);
 8008e32:	4b11      	ldr	r3, [pc, #68]	; (8008e78 <Motor_Contorl+0x1e0>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a18      	ldr	r2, [pc, #96]	; (8008e98 <Motor_Contorl+0x200>)
 8008e38:	6814      	ldr	r4, [r2, #0]
 8008e3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e3c:	63a2      	str	r2, [r4, #56]	; 0x38
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, RELOAD_VALUE + Target_duty);
 8008e3e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008e40:	f7f8 fac0 	bl	80013c4 <__aeabi_ui2f>
 8008e44:	1c29      	adds	r1, r5, #0
 8008e46:	f7f7 fc15 	bl	8000674 <__aeabi_fadd>
 8008e4a:	f7f7 fb67 	bl	800051c <__aeabi_f2uiz>
 8008e4e:	6360      	str	r0, [r4, #52]	; 0x34
 8008e50:	e796      	b.n	8008d80 <Motor_Contorl+0xe8>
		} else if(type == 1) {
 8008e52:	2c01      	cmp	r4, #1
 8008e54:	d194      	bne.n	8008d80 <Motor_Contorl+0xe8>
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_2, RELOAD_VALUE);
 8008e56:	4b08      	ldr	r3, [pc, #32]	; (8008e78 <Motor_Contorl+0x1e0>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a14      	ldr	r2, [pc, #80]	; (8008eac <Motor_Contorl+0x214>)
 8008e5c:	6814      	ldr	r4, [r2, #0]
 8008e5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e60:	63a2      	str	r2, [r4, #56]	; 0x38
			__HAL_TIM_SetCompare(&htim15, TIM_CHANNEL_1, RELOAD_VALUE + Target_duty);
 8008e62:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008e64:	f7f8 faae 	bl	80013c4 <__aeabi_ui2f>
 8008e68:	1c29      	adds	r1, r5, #0
 8008e6a:	f7f7 fc03 	bl	8000674 <__aeabi_fadd>
 8008e6e:	f7f7 fb55 	bl	800051c <__aeabi_f2uiz>
 8008e72:	6360      	str	r0, [r4, #52]	; 0x34
 8008e74:	e784      	b.n	8008d80 <Motor_Contorl+0xe8>
 8008e76:	46c0      	nop			; (mov r8, r8)
 8008e78:	200004c0 	.word	0x200004c0
 8008e7c:	200017dc 	.word	0x200017dc
 8008e80:	20001804 	.word	0x20001804
 8008e84:	20001778 	.word	0x20001778
 8008e88:	200017d8 	.word	0x200017d8
 8008e8c:	20001938 	.word	0x20001938
 8008e90:	200018a4 	.word	0x200018a4
 8008e94:	200018f0 	.word	0x200018f0
 8008e98:	200003e8 	.word	0x200003e8
 8008e9c:	0000270e 	.word	0x0000270e
 8008ea0:	20000508 	.word	0x20000508
 8008ea4:	20001854 	.word	0x20001854
 8008ea8:	200018a8 	.word	0x200018a8
 8008eac:	20000478 	.word	0x20000478

08008eb0 <StopPidCalc>:

void StopPidCalc(int8_t type){
 8008eb0:	b570      	push	{r4, r5, r6, lr}
 8008eb2:	0005      	movs	r5, r0
	memset(M0_speed_Record, 0,sizeof(float)*SPEED_RECORD_NUM);
 8008eb4:	2250      	movs	r2, #80	; 0x50
 8008eb6:	2100      	movs	r1, #0
 8008eb8:	4814      	ldr	r0, [pc, #80]	; (8008f0c <StopPidCalc+0x5c>)
 8008eba:	f000 f85f 	bl	8008f7c <memset>
	memset(M1_speed_Record, 0,sizeof(float)*SPEED_RECORD_NUM);
 8008ebe:	2250      	movs	r2, #80	; 0x50
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	4813      	ldr	r0, [pc, #76]	; (8008f10 <StopPidCalc+0x60>)
 8008ec4:	f000 f85a 	bl	8008f7c <memset>
	__HAL_TIM_SetCounter(&htim2, 0);
 8008ec8:	4b12      	ldr	r3, [pc, #72]	; (8008f14 <StopPidCalc+0x64>)
 8008eca:	681a      	ldr	r2, [r3, #0]
 8008ecc:	2300      	movs	r3, #0
 8008ece:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_TIM_SetCounter(&htim3, 0);
 8008ed0:	4a11      	ldr	r2, [pc, #68]	; (8008f18 <StopPidCalc+0x68>)
 8008ed2:	6812      	ldr	r2, [r2, #0]
 8008ed4:	6253      	str	r3, [r2, #36]	; 0x24
	for(int i = 0; i < M_NUM; i++){
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	e012      	b.n	8008f00 <StopPidCalc+0x50>
		pid_speed[i].err = 0;
 8008eda:	00d1      	lsls	r1, r2, #3
 8008edc:	188b      	adds	r3, r1, r2
 8008ede:	009b      	lsls	r3, r3, #2
 8008ee0:	480e      	ldr	r0, [pc, #56]	; (8008f1c <StopPidCalc+0x6c>)
 8008ee2:	18c0      	adds	r0, r0, r3
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	60c3      	str	r3, [r0, #12]
		pid_speed[i].integral = 0;
 8008ee8:	6143      	str	r3, [r0, #20]
		pid_speed[i].lastErr = 0;
 8008eea:	6103      	str	r3, [r0, #16]
		pid_speed[i].output = 0;
 8008eec:	61c3      	str	r3, [r0, #28]

		pid_position[i].err = 0;
 8008eee:	1889      	adds	r1, r1, r2
 8008ef0:	008c      	lsls	r4, r1, #2
 8008ef2:	490b      	ldr	r1, [pc, #44]	; (8008f20 <StopPidCalc+0x70>)
 8008ef4:	1909      	adds	r1, r1, r4
 8008ef6:	60cb      	str	r3, [r1, #12]
		pid_position[i].integral = 0;
 8008ef8:	614b      	str	r3, [r1, #20]
		pid_position[i].lastErr = 0;
 8008efa:	610b      	str	r3, [r1, #16]
		pid_position[i].output = 0;
 8008efc:	61cb      	str	r3, [r1, #28]
	for(int i = 0; i < M_NUM; i++){
 8008efe:	3201      	adds	r2, #1
 8008f00:	2a01      	cmp	r2, #1
 8008f02:	ddea      	ble.n	8008eda <StopPidCalc+0x2a>

	}
	g_djEnableFlag[type] = 0;
 8008f04:	4b07      	ldr	r3, [pc, #28]	; (8008f24 <StopPidCalc+0x74>)
 8008f06:	2200      	movs	r2, #0
 8008f08:	555a      	strb	r2, [r3, r5]
	// memset(motor, 0,sizeof(motor));
	// memset(pid_speed, 0,sizeof(pid_speed));
	// memset(pid_position, 0,sizeof(pid_speed));
}
 8008f0a:	bd70      	pop	{r4, r5, r6, pc}
 8008f0c:	20001804 	.word	0x20001804
 8008f10:	20001854 	.word	0x20001854
 8008f14:	200004c0 	.word	0x200004c0
 8008f18:	20000508 	.word	0x20000508
 8008f1c:	200018f0 	.word	0x200018f0
 8008f20:	200018a8 	.word	0x200018a8
 8008f24:	200017d8 	.word	0x200017d8

08008f28 <__errno>:
 8008f28:	4b01      	ldr	r3, [pc, #4]	; (8008f30 <__errno+0x8>)
 8008f2a:	6818      	ldr	r0, [r3, #0]
 8008f2c:	4770      	bx	lr
 8008f2e:	46c0      	nop			; (mov r8, r8)
 8008f30:	200001ac 	.word	0x200001ac

08008f34 <__libc_init_array>:
 8008f34:	b570      	push	{r4, r5, r6, lr}
 8008f36:	2600      	movs	r6, #0
 8008f38:	4d0c      	ldr	r5, [pc, #48]	; (8008f6c <__libc_init_array+0x38>)
 8008f3a:	4c0d      	ldr	r4, [pc, #52]	; (8008f70 <__libc_init_array+0x3c>)
 8008f3c:	1b64      	subs	r4, r4, r5
 8008f3e:	10a4      	asrs	r4, r4, #2
 8008f40:	42a6      	cmp	r6, r4
 8008f42:	d109      	bne.n	8008f58 <__libc_init_array+0x24>
 8008f44:	2600      	movs	r6, #0
 8008f46:	f004 fd47 	bl	800d9d8 <_init>
 8008f4a:	4d0a      	ldr	r5, [pc, #40]	; (8008f74 <__libc_init_array+0x40>)
 8008f4c:	4c0a      	ldr	r4, [pc, #40]	; (8008f78 <__libc_init_array+0x44>)
 8008f4e:	1b64      	subs	r4, r4, r5
 8008f50:	10a4      	asrs	r4, r4, #2
 8008f52:	42a6      	cmp	r6, r4
 8008f54:	d105      	bne.n	8008f62 <__libc_init_array+0x2e>
 8008f56:	bd70      	pop	{r4, r5, r6, pc}
 8008f58:	00b3      	lsls	r3, r6, #2
 8008f5a:	58eb      	ldr	r3, [r5, r3]
 8008f5c:	4798      	blx	r3
 8008f5e:	3601      	adds	r6, #1
 8008f60:	e7ee      	b.n	8008f40 <__libc_init_array+0xc>
 8008f62:	00b3      	lsls	r3, r6, #2
 8008f64:	58eb      	ldr	r3, [r5, r3]
 8008f66:	4798      	blx	r3
 8008f68:	3601      	adds	r6, #1
 8008f6a:	e7f2      	b.n	8008f52 <__libc_init_array+0x1e>
 8008f6c:	0800e0fc 	.word	0x0800e0fc
 8008f70:	0800e0fc 	.word	0x0800e0fc
 8008f74:	0800e0fc 	.word	0x0800e0fc
 8008f78:	0800e100 	.word	0x0800e100

08008f7c <memset>:
 8008f7c:	0003      	movs	r3, r0
 8008f7e:	1882      	adds	r2, r0, r2
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d100      	bne.n	8008f86 <memset+0xa>
 8008f84:	4770      	bx	lr
 8008f86:	7019      	strb	r1, [r3, #0]
 8008f88:	3301      	adds	r3, #1
 8008f8a:	e7f9      	b.n	8008f80 <memset+0x4>

08008f8c <__cvt>:
 8008f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f8e:	001e      	movs	r6, r3
 8008f90:	2300      	movs	r3, #0
 8008f92:	0014      	movs	r4, r2
 8008f94:	b08b      	sub	sp, #44	; 0x2c
 8008f96:	429e      	cmp	r6, r3
 8008f98:	da04      	bge.n	8008fa4 <__cvt+0x18>
 8008f9a:	2180      	movs	r1, #128	; 0x80
 8008f9c:	0609      	lsls	r1, r1, #24
 8008f9e:	1873      	adds	r3, r6, r1
 8008fa0:	001e      	movs	r6, r3
 8008fa2:	232d      	movs	r3, #45	; 0x2d
 8008fa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008fa6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008fa8:	7013      	strb	r3, [r2, #0]
 8008faa:	2320      	movs	r3, #32
 8008fac:	2203      	movs	r2, #3
 8008fae:	439f      	bics	r7, r3
 8008fb0:	2f46      	cmp	r7, #70	; 0x46
 8008fb2:	d007      	beq.n	8008fc4 <__cvt+0x38>
 8008fb4:	003b      	movs	r3, r7
 8008fb6:	3b45      	subs	r3, #69	; 0x45
 8008fb8:	4259      	negs	r1, r3
 8008fba:	414b      	adcs	r3, r1
 8008fbc:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008fbe:	3a01      	subs	r2, #1
 8008fc0:	18cb      	adds	r3, r1, r3
 8008fc2:	9310      	str	r3, [sp, #64]	; 0x40
 8008fc4:	ab09      	add	r3, sp, #36	; 0x24
 8008fc6:	9304      	str	r3, [sp, #16]
 8008fc8:	ab08      	add	r3, sp, #32
 8008fca:	9303      	str	r3, [sp, #12]
 8008fcc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008fce:	9200      	str	r2, [sp, #0]
 8008fd0:	9302      	str	r3, [sp, #8]
 8008fd2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008fd4:	0022      	movs	r2, r4
 8008fd6:	9301      	str	r3, [sp, #4]
 8008fd8:	0033      	movs	r3, r6
 8008fda:	f001 fdc3 	bl	800ab64 <_dtoa_r>
 8008fde:	0005      	movs	r5, r0
 8008fe0:	2f47      	cmp	r7, #71	; 0x47
 8008fe2:	d102      	bne.n	8008fea <__cvt+0x5e>
 8008fe4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008fe6:	07db      	lsls	r3, r3, #31
 8008fe8:	d528      	bpl.n	800903c <__cvt+0xb0>
 8008fea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008fec:	18eb      	adds	r3, r5, r3
 8008fee:	9307      	str	r3, [sp, #28]
 8008ff0:	2f46      	cmp	r7, #70	; 0x46
 8008ff2:	d114      	bne.n	800901e <__cvt+0x92>
 8008ff4:	782b      	ldrb	r3, [r5, #0]
 8008ff6:	2b30      	cmp	r3, #48	; 0x30
 8008ff8:	d10c      	bne.n	8009014 <__cvt+0x88>
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	0020      	movs	r0, r4
 8009000:	0031      	movs	r1, r6
 8009002:	f7f7 fa23 	bl	800044c <__aeabi_dcmpeq>
 8009006:	2800      	cmp	r0, #0
 8009008:	d104      	bne.n	8009014 <__cvt+0x88>
 800900a:	2301      	movs	r3, #1
 800900c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800900e:	1a9b      	subs	r3, r3, r2
 8009010:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009012:	6013      	str	r3, [r2, #0]
 8009014:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009016:	9a07      	ldr	r2, [sp, #28]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	18d3      	adds	r3, r2, r3
 800901c:	9307      	str	r3, [sp, #28]
 800901e:	2200      	movs	r2, #0
 8009020:	2300      	movs	r3, #0
 8009022:	0020      	movs	r0, r4
 8009024:	0031      	movs	r1, r6
 8009026:	f7f7 fa11 	bl	800044c <__aeabi_dcmpeq>
 800902a:	2800      	cmp	r0, #0
 800902c:	d001      	beq.n	8009032 <__cvt+0xa6>
 800902e:	9b07      	ldr	r3, [sp, #28]
 8009030:	9309      	str	r3, [sp, #36]	; 0x24
 8009032:	2230      	movs	r2, #48	; 0x30
 8009034:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009036:	9907      	ldr	r1, [sp, #28]
 8009038:	428b      	cmp	r3, r1
 800903a:	d306      	bcc.n	800904a <__cvt+0xbe>
 800903c:	0028      	movs	r0, r5
 800903e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009040:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009042:	1b5b      	subs	r3, r3, r5
 8009044:	6013      	str	r3, [r2, #0]
 8009046:	b00b      	add	sp, #44	; 0x2c
 8009048:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800904a:	1c59      	adds	r1, r3, #1
 800904c:	9109      	str	r1, [sp, #36]	; 0x24
 800904e:	701a      	strb	r2, [r3, #0]
 8009050:	e7f0      	b.n	8009034 <__cvt+0xa8>

08009052 <__exponent>:
 8009052:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009054:	1c83      	adds	r3, r0, #2
 8009056:	b087      	sub	sp, #28
 8009058:	9303      	str	r3, [sp, #12]
 800905a:	0005      	movs	r5, r0
 800905c:	000c      	movs	r4, r1
 800905e:	232b      	movs	r3, #43	; 0x2b
 8009060:	7002      	strb	r2, [r0, #0]
 8009062:	2900      	cmp	r1, #0
 8009064:	da01      	bge.n	800906a <__exponent+0x18>
 8009066:	424c      	negs	r4, r1
 8009068:	3302      	adds	r3, #2
 800906a:	706b      	strb	r3, [r5, #1]
 800906c:	2c09      	cmp	r4, #9
 800906e:	dd31      	ble.n	80090d4 <__exponent+0x82>
 8009070:	270a      	movs	r7, #10
 8009072:	ab04      	add	r3, sp, #16
 8009074:	1dde      	adds	r6, r3, #7
 8009076:	0020      	movs	r0, r4
 8009078:	0039      	movs	r1, r7
 800907a:	9601      	str	r6, [sp, #4]
 800907c:	f7f7 f9d0 	bl	8000420 <__aeabi_idivmod>
 8009080:	3e01      	subs	r6, #1
 8009082:	3130      	adds	r1, #48	; 0x30
 8009084:	0020      	movs	r0, r4
 8009086:	7031      	strb	r1, [r6, #0]
 8009088:	0039      	movs	r1, r7
 800908a:	9402      	str	r4, [sp, #8]
 800908c:	f7f7 f8e2 	bl	8000254 <__divsi3>
 8009090:	9b02      	ldr	r3, [sp, #8]
 8009092:	0004      	movs	r4, r0
 8009094:	2b63      	cmp	r3, #99	; 0x63
 8009096:	dcee      	bgt.n	8009076 <__exponent+0x24>
 8009098:	9b01      	ldr	r3, [sp, #4]
 800909a:	3430      	adds	r4, #48	; 0x30
 800909c:	1e9a      	subs	r2, r3, #2
 800909e:	0013      	movs	r3, r2
 80090a0:	9903      	ldr	r1, [sp, #12]
 80090a2:	7014      	strb	r4, [r2, #0]
 80090a4:	a804      	add	r0, sp, #16
 80090a6:	3007      	adds	r0, #7
 80090a8:	4298      	cmp	r0, r3
 80090aa:	d80e      	bhi.n	80090ca <__exponent+0x78>
 80090ac:	ab04      	add	r3, sp, #16
 80090ae:	3307      	adds	r3, #7
 80090b0:	2000      	movs	r0, #0
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d804      	bhi.n	80090c0 <__exponent+0x6e>
 80090b6:	ab04      	add	r3, sp, #16
 80090b8:	3009      	adds	r0, #9
 80090ba:	18c0      	adds	r0, r0, r3
 80090bc:	9b01      	ldr	r3, [sp, #4]
 80090be:	1ac0      	subs	r0, r0, r3
 80090c0:	9b03      	ldr	r3, [sp, #12]
 80090c2:	1818      	adds	r0, r3, r0
 80090c4:	1b40      	subs	r0, r0, r5
 80090c6:	b007      	add	sp, #28
 80090c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090ca:	7818      	ldrb	r0, [r3, #0]
 80090cc:	3301      	adds	r3, #1
 80090ce:	7008      	strb	r0, [r1, #0]
 80090d0:	3101      	adds	r1, #1
 80090d2:	e7e7      	b.n	80090a4 <__exponent+0x52>
 80090d4:	2330      	movs	r3, #48	; 0x30
 80090d6:	18e4      	adds	r4, r4, r3
 80090d8:	70ab      	strb	r3, [r5, #2]
 80090da:	1d28      	adds	r0, r5, #4
 80090dc:	70ec      	strb	r4, [r5, #3]
 80090de:	e7f1      	b.n	80090c4 <__exponent+0x72>

080090e0 <_printf_float>:
 80090e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090e2:	b095      	sub	sp, #84	; 0x54
 80090e4:	000c      	movs	r4, r1
 80090e6:	9209      	str	r2, [sp, #36]	; 0x24
 80090e8:	001e      	movs	r6, r3
 80090ea:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80090ec:	0007      	movs	r7, r0
 80090ee:	f002 fec7 	bl	800be80 <_localeconv_r>
 80090f2:	6803      	ldr	r3, [r0, #0]
 80090f4:	0018      	movs	r0, r3
 80090f6:	930c      	str	r3, [sp, #48]	; 0x30
 80090f8:	f7f7 f806 	bl	8000108 <strlen>
 80090fc:	2300      	movs	r3, #0
 80090fe:	9312      	str	r3, [sp, #72]	; 0x48
 8009100:	7e23      	ldrb	r3, [r4, #24]
 8009102:	2207      	movs	r2, #7
 8009104:	930a      	str	r3, [sp, #40]	; 0x28
 8009106:	6823      	ldr	r3, [r4, #0]
 8009108:	900e      	str	r0, [sp, #56]	; 0x38
 800910a:	930d      	str	r3, [sp, #52]	; 0x34
 800910c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800910e:	682b      	ldr	r3, [r5, #0]
 8009110:	05c9      	lsls	r1, r1, #23
 8009112:	d547      	bpl.n	80091a4 <_printf_float+0xc4>
 8009114:	189b      	adds	r3, r3, r2
 8009116:	4393      	bics	r3, r2
 8009118:	001a      	movs	r2, r3
 800911a:	3208      	adds	r2, #8
 800911c:	602a      	str	r2, [r5, #0]
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	685b      	ldr	r3, [r3, #4]
 8009122:	64a2      	str	r2, [r4, #72]	; 0x48
 8009124:	64e3      	str	r3, [r4, #76]	; 0x4c
 8009126:	2201      	movs	r2, #1
 8009128:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800912a:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800912c:	930b      	str	r3, [sp, #44]	; 0x2c
 800912e:	006b      	lsls	r3, r5, #1
 8009130:	085b      	lsrs	r3, r3, #1
 8009132:	930f      	str	r3, [sp, #60]	; 0x3c
 8009134:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009136:	4ba7      	ldr	r3, [pc, #668]	; (80093d4 <_printf_float+0x2f4>)
 8009138:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800913a:	4252      	negs	r2, r2
 800913c:	f7f9 fec0 	bl	8002ec0 <__aeabi_dcmpun>
 8009140:	2800      	cmp	r0, #0
 8009142:	d131      	bne.n	80091a8 <_printf_float+0xc8>
 8009144:	2201      	movs	r2, #1
 8009146:	4ba3      	ldr	r3, [pc, #652]	; (80093d4 <_printf_float+0x2f4>)
 8009148:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800914a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800914c:	4252      	negs	r2, r2
 800914e:	f7f7 f98d 	bl	800046c <__aeabi_dcmple>
 8009152:	2800      	cmp	r0, #0
 8009154:	d128      	bne.n	80091a8 <_printf_float+0xc8>
 8009156:	2200      	movs	r2, #0
 8009158:	2300      	movs	r3, #0
 800915a:	0029      	movs	r1, r5
 800915c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800915e:	f7f7 f97b 	bl	8000458 <__aeabi_dcmplt>
 8009162:	2800      	cmp	r0, #0
 8009164:	d003      	beq.n	800916e <_printf_float+0x8e>
 8009166:	0023      	movs	r3, r4
 8009168:	222d      	movs	r2, #45	; 0x2d
 800916a:	3343      	adds	r3, #67	; 0x43
 800916c:	701a      	strb	r2, [r3, #0]
 800916e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009170:	4d99      	ldr	r5, [pc, #612]	; (80093d8 <_printf_float+0x2f8>)
 8009172:	2b47      	cmp	r3, #71	; 0x47
 8009174:	d900      	bls.n	8009178 <_printf_float+0x98>
 8009176:	4d99      	ldr	r5, [pc, #612]	; (80093dc <_printf_float+0x2fc>)
 8009178:	2303      	movs	r3, #3
 800917a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800917c:	6123      	str	r3, [r4, #16]
 800917e:	3301      	adds	r3, #1
 8009180:	439a      	bics	r2, r3
 8009182:	2300      	movs	r3, #0
 8009184:	6022      	str	r2, [r4, #0]
 8009186:	930b      	str	r3, [sp, #44]	; 0x2c
 8009188:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800918a:	0021      	movs	r1, r4
 800918c:	0038      	movs	r0, r7
 800918e:	9600      	str	r6, [sp, #0]
 8009190:	aa13      	add	r2, sp, #76	; 0x4c
 8009192:	f000 f9e7 	bl	8009564 <_printf_common>
 8009196:	1c43      	adds	r3, r0, #1
 8009198:	d000      	beq.n	800919c <_printf_float+0xbc>
 800919a:	e0a2      	b.n	80092e2 <_printf_float+0x202>
 800919c:	2001      	movs	r0, #1
 800919e:	4240      	negs	r0, r0
 80091a0:	b015      	add	sp, #84	; 0x54
 80091a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091a4:	3307      	adds	r3, #7
 80091a6:	e7b6      	b.n	8009116 <_printf_float+0x36>
 80091a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091aa:	002b      	movs	r3, r5
 80091ac:	0010      	movs	r0, r2
 80091ae:	0029      	movs	r1, r5
 80091b0:	f7f9 fe86 	bl	8002ec0 <__aeabi_dcmpun>
 80091b4:	2800      	cmp	r0, #0
 80091b6:	d00b      	beq.n	80091d0 <_printf_float+0xf0>
 80091b8:	2d00      	cmp	r5, #0
 80091ba:	da03      	bge.n	80091c4 <_printf_float+0xe4>
 80091bc:	0023      	movs	r3, r4
 80091be:	222d      	movs	r2, #45	; 0x2d
 80091c0:	3343      	adds	r3, #67	; 0x43
 80091c2:	701a      	strb	r2, [r3, #0]
 80091c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091c6:	4d86      	ldr	r5, [pc, #536]	; (80093e0 <_printf_float+0x300>)
 80091c8:	2b47      	cmp	r3, #71	; 0x47
 80091ca:	d9d5      	bls.n	8009178 <_printf_float+0x98>
 80091cc:	4d85      	ldr	r5, [pc, #532]	; (80093e4 <_printf_float+0x304>)
 80091ce:	e7d3      	b.n	8009178 <_printf_float+0x98>
 80091d0:	2220      	movs	r2, #32
 80091d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80091d4:	6863      	ldr	r3, [r4, #4]
 80091d6:	4391      	bics	r1, r2
 80091d8:	910f      	str	r1, [sp, #60]	; 0x3c
 80091da:	1c5a      	adds	r2, r3, #1
 80091dc:	d149      	bne.n	8009272 <_printf_float+0x192>
 80091de:	3307      	adds	r3, #7
 80091e0:	6063      	str	r3, [r4, #4]
 80091e2:	2380      	movs	r3, #128	; 0x80
 80091e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091e6:	00db      	lsls	r3, r3, #3
 80091e8:	4313      	orrs	r3, r2
 80091ea:	2200      	movs	r2, #0
 80091ec:	9206      	str	r2, [sp, #24]
 80091ee:	aa12      	add	r2, sp, #72	; 0x48
 80091f0:	9205      	str	r2, [sp, #20]
 80091f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091f4:	a908      	add	r1, sp, #32
 80091f6:	9204      	str	r2, [sp, #16]
 80091f8:	aa11      	add	r2, sp, #68	; 0x44
 80091fa:	9203      	str	r2, [sp, #12]
 80091fc:	2223      	movs	r2, #35	; 0x23
 80091fe:	6023      	str	r3, [r4, #0]
 8009200:	9301      	str	r3, [sp, #4]
 8009202:	6863      	ldr	r3, [r4, #4]
 8009204:	1852      	adds	r2, r2, r1
 8009206:	9202      	str	r2, [sp, #8]
 8009208:	9300      	str	r3, [sp, #0]
 800920a:	0038      	movs	r0, r7
 800920c:	002b      	movs	r3, r5
 800920e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009210:	f7ff febc 	bl	8008f8c <__cvt>
 8009214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009216:	0005      	movs	r5, r0
 8009218:	9911      	ldr	r1, [sp, #68]	; 0x44
 800921a:	2b47      	cmp	r3, #71	; 0x47
 800921c:	d108      	bne.n	8009230 <_printf_float+0x150>
 800921e:	1ccb      	adds	r3, r1, #3
 8009220:	db02      	blt.n	8009228 <_printf_float+0x148>
 8009222:	6863      	ldr	r3, [r4, #4]
 8009224:	4299      	cmp	r1, r3
 8009226:	dd48      	ble.n	80092ba <_printf_float+0x1da>
 8009228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800922a:	3b02      	subs	r3, #2
 800922c:	b2db      	uxtb	r3, r3
 800922e:	930a      	str	r3, [sp, #40]	; 0x28
 8009230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009232:	2b65      	cmp	r3, #101	; 0x65
 8009234:	d824      	bhi.n	8009280 <_printf_float+0x1a0>
 8009236:	0020      	movs	r0, r4
 8009238:	001a      	movs	r2, r3
 800923a:	3901      	subs	r1, #1
 800923c:	3050      	adds	r0, #80	; 0x50
 800923e:	9111      	str	r1, [sp, #68]	; 0x44
 8009240:	f7ff ff07 	bl	8009052 <__exponent>
 8009244:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009246:	900b      	str	r0, [sp, #44]	; 0x2c
 8009248:	1813      	adds	r3, r2, r0
 800924a:	6123      	str	r3, [r4, #16]
 800924c:	2a01      	cmp	r2, #1
 800924e:	dc02      	bgt.n	8009256 <_printf_float+0x176>
 8009250:	6822      	ldr	r2, [r4, #0]
 8009252:	07d2      	lsls	r2, r2, #31
 8009254:	d501      	bpl.n	800925a <_printf_float+0x17a>
 8009256:	3301      	adds	r3, #1
 8009258:	6123      	str	r3, [r4, #16]
 800925a:	2323      	movs	r3, #35	; 0x23
 800925c:	aa08      	add	r2, sp, #32
 800925e:	189b      	adds	r3, r3, r2
 8009260:	781b      	ldrb	r3, [r3, #0]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d100      	bne.n	8009268 <_printf_float+0x188>
 8009266:	e78f      	b.n	8009188 <_printf_float+0xa8>
 8009268:	0023      	movs	r3, r4
 800926a:	222d      	movs	r2, #45	; 0x2d
 800926c:	3343      	adds	r3, #67	; 0x43
 800926e:	701a      	strb	r2, [r3, #0]
 8009270:	e78a      	b.n	8009188 <_printf_float+0xa8>
 8009272:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009274:	2a47      	cmp	r2, #71	; 0x47
 8009276:	d1b4      	bne.n	80091e2 <_printf_float+0x102>
 8009278:	2b00      	cmp	r3, #0
 800927a:	d1b2      	bne.n	80091e2 <_printf_float+0x102>
 800927c:	3301      	adds	r3, #1
 800927e:	e7af      	b.n	80091e0 <_printf_float+0x100>
 8009280:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009282:	2b66      	cmp	r3, #102	; 0x66
 8009284:	d11b      	bne.n	80092be <_printf_float+0x1de>
 8009286:	6863      	ldr	r3, [r4, #4]
 8009288:	2900      	cmp	r1, #0
 800928a:	dd0d      	ble.n	80092a8 <_printf_float+0x1c8>
 800928c:	6121      	str	r1, [r4, #16]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d102      	bne.n	8009298 <_printf_float+0x1b8>
 8009292:	6822      	ldr	r2, [r4, #0]
 8009294:	07d2      	lsls	r2, r2, #31
 8009296:	d502      	bpl.n	800929e <_printf_float+0x1be>
 8009298:	3301      	adds	r3, #1
 800929a:	1859      	adds	r1, r3, r1
 800929c:	6121      	str	r1, [r4, #16]
 800929e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092a0:	65a3      	str	r3, [r4, #88]	; 0x58
 80092a2:	2300      	movs	r3, #0
 80092a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80092a6:	e7d8      	b.n	800925a <_printf_float+0x17a>
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d103      	bne.n	80092b4 <_printf_float+0x1d4>
 80092ac:	2201      	movs	r2, #1
 80092ae:	6821      	ldr	r1, [r4, #0]
 80092b0:	4211      	tst	r1, r2
 80092b2:	d000      	beq.n	80092b6 <_printf_float+0x1d6>
 80092b4:	1c9a      	adds	r2, r3, #2
 80092b6:	6122      	str	r2, [r4, #16]
 80092b8:	e7f1      	b.n	800929e <_printf_float+0x1be>
 80092ba:	2367      	movs	r3, #103	; 0x67
 80092bc:	930a      	str	r3, [sp, #40]	; 0x28
 80092be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80092c2:	4293      	cmp	r3, r2
 80092c4:	db06      	blt.n	80092d4 <_printf_float+0x1f4>
 80092c6:	6822      	ldr	r2, [r4, #0]
 80092c8:	6123      	str	r3, [r4, #16]
 80092ca:	07d2      	lsls	r2, r2, #31
 80092cc:	d5e7      	bpl.n	800929e <_printf_float+0x1be>
 80092ce:	3301      	adds	r3, #1
 80092d0:	6123      	str	r3, [r4, #16]
 80092d2:	e7e4      	b.n	800929e <_printf_float+0x1be>
 80092d4:	2101      	movs	r1, #1
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	dc01      	bgt.n	80092de <_printf_float+0x1fe>
 80092da:	1849      	adds	r1, r1, r1
 80092dc:	1ac9      	subs	r1, r1, r3
 80092de:	1852      	adds	r2, r2, r1
 80092e0:	e7e9      	b.n	80092b6 <_printf_float+0x1d6>
 80092e2:	6822      	ldr	r2, [r4, #0]
 80092e4:	0553      	lsls	r3, r2, #21
 80092e6:	d407      	bmi.n	80092f8 <_printf_float+0x218>
 80092e8:	6923      	ldr	r3, [r4, #16]
 80092ea:	002a      	movs	r2, r5
 80092ec:	0038      	movs	r0, r7
 80092ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092f0:	47b0      	blx	r6
 80092f2:	1c43      	adds	r3, r0, #1
 80092f4:	d128      	bne.n	8009348 <_printf_float+0x268>
 80092f6:	e751      	b.n	800919c <_printf_float+0xbc>
 80092f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092fa:	2b65      	cmp	r3, #101	; 0x65
 80092fc:	d800      	bhi.n	8009300 <_printf_float+0x220>
 80092fe:	e0e1      	b.n	80094c4 <_printf_float+0x3e4>
 8009300:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009302:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8009304:	2200      	movs	r2, #0
 8009306:	2300      	movs	r3, #0
 8009308:	f7f7 f8a0 	bl	800044c <__aeabi_dcmpeq>
 800930c:	2800      	cmp	r0, #0
 800930e:	d031      	beq.n	8009374 <_printf_float+0x294>
 8009310:	2301      	movs	r3, #1
 8009312:	0038      	movs	r0, r7
 8009314:	4a34      	ldr	r2, [pc, #208]	; (80093e8 <_printf_float+0x308>)
 8009316:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009318:	47b0      	blx	r6
 800931a:	1c43      	adds	r3, r0, #1
 800931c:	d100      	bne.n	8009320 <_printf_float+0x240>
 800931e:	e73d      	b.n	800919c <_printf_float+0xbc>
 8009320:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009322:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009324:	4293      	cmp	r3, r2
 8009326:	db02      	blt.n	800932e <_printf_float+0x24e>
 8009328:	6823      	ldr	r3, [r4, #0]
 800932a:	07db      	lsls	r3, r3, #31
 800932c:	d50c      	bpl.n	8009348 <_printf_float+0x268>
 800932e:	0038      	movs	r0, r7
 8009330:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009332:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009334:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009336:	47b0      	blx	r6
 8009338:	2500      	movs	r5, #0
 800933a:	1c43      	adds	r3, r0, #1
 800933c:	d100      	bne.n	8009340 <_printf_float+0x260>
 800933e:	e72d      	b.n	800919c <_printf_float+0xbc>
 8009340:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009342:	3b01      	subs	r3, #1
 8009344:	42ab      	cmp	r3, r5
 8009346:	dc0a      	bgt.n	800935e <_printf_float+0x27e>
 8009348:	6823      	ldr	r3, [r4, #0]
 800934a:	079b      	lsls	r3, r3, #30
 800934c:	d500      	bpl.n	8009350 <_printf_float+0x270>
 800934e:	e106      	b.n	800955e <_printf_float+0x47e>
 8009350:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009352:	68e0      	ldr	r0, [r4, #12]
 8009354:	4298      	cmp	r0, r3
 8009356:	db00      	blt.n	800935a <_printf_float+0x27a>
 8009358:	e722      	b.n	80091a0 <_printf_float+0xc0>
 800935a:	0018      	movs	r0, r3
 800935c:	e720      	b.n	80091a0 <_printf_float+0xc0>
 800935e:	0022      	movs	r2, r4
 8009360:	2301      	movs	r3, #1
 8009362:	0038      	movs	r0, r7
 8009364:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009366:	321a      	adds	r2, #26
 8009368:	47b0      	blx	r6
 800936a:	1c43      	adds	r3, r0, #1
 800936c:	d100      	bne.n	8009370 <_printf_float+0x290>
 800936e:	e715      	b.n	800919c <_printf_float+0xbc>
 8009370:	3501      	adds	r5, #1
 8009372:	e7e5      	b.n	8009340 <_printf_float+0x260>
 8009374:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009376:	2b00      	cmp	r3, #0
 8009378:	dc38      	bgt.n	80093ec <_printf_float+0x30c>
 800937a:	2301      	movs	r3, #1
 800937c:	0038      	movs	r0, r7
 800937e:	4a1a      	ldr	r2, [pc, #104]	; (80093e8 <_printf_float+0x308>)
 8009380:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009382:	47b0      	blx	r6
 8009384:	1c43      	adds	r3, r0, #1
 8009386:	d100      	bne.n	800938a <_printf_float+0x2aa>
 8009388:	e708      	b.n	800919c <_printf_float+0xbc>
 800938a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800938c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800938e:	4313      	orrs	r3, r2
 8009390:	d102      	bne.n	8009398 <_printf_float+0x2b8>
 8009392:	6823      	ldr	r3, [r4, #0]
 8009394:	07db      	lsls	r3, r3, #31
 8009396:	d5d7      	bpl.n	8009348 <_printf_float+0x268>
 8009398:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800939a:	0038      	movs	r0, r7
 800939c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800939e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093a0:	47b0      	blx	r6
 80093a2:	1c43      	adds	r3, r0, #1
 80093a4:	d100      	bne.n	80093a8 <_printf_float+0x2c8>
 80093a6:	e6f9      	b.n	800919c <_printf_float+0xbc>
 80093a8:	2300      	movs	r3, #0
 80093aa:	930a      	str	r3, [sp, #40]	; 0x28
 80093ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80093ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093b0:	425b      	negs	r3, r3
 80093b2:	4293      	cmp	r3, r2
 80093b4:	dc01      	bgt.n	80093ba <_printf_float+0x2da>
 80093b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80093b8:	e797      	b.n	80092ea <_printf_float+0x20a>
 80093ba:	0022      	movs	r2, r4
 80093bc:	2301      	movs	r3, #1
 80093be:	0038      	movs	r0, r7
 80093c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093c2:	321a      	adds	r2, #26
 80093c4:	47b0      	blx	r6
 80093c6:	1c43      	adds	r3, r0, #1
 80093c8:	d100      	bne.n	80093cc <_printf_float+0x2ec>
 80093ca:	e6e7      	b.n	800919c <_printf_float+0xbc>
 80093cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093ce:	3301      	adds	r3, #1
 80093d0:	e7eb      	b.n	80093aa <_printf_float+0x2ca>
 80093d2:	46c0      	nop			; (mov r8, r8)
 80093d4:	7fefffff 	.word	0x7fefffff
 80093d8:	0800dc5c 	.word	0x0800dc5c
 80093dc:	0800dc60 	.word	0x0800dc60
 80093e0:	0800dc64 	.word	0x0800dc64
 80093e4:	0800dc68 	.word	0x0800dc68
 80093e8:	0800dc6c 	.word	0x0800dc6c
 80093ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80093ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80093f0:	920a      	str	r2, [sp, #40]	; 0x28
 80093f2:	429a      	cmp	r2, r3
 80093f4:	dd00      	ble.n	80093f8 <_printf_float+0x318>
 80093f6:	930a      	str	r3, [sp, #40]	; 0x28
 80093f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	dc3c      	bgt.n	8009478 <_printf_float+0x398>
 80093fe:	2300      	movs	r3, #0
 8009400:	930d      	str	r3, [sp, #52]	; 0x34
 8009402:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009404:	43db      	mvns	r3, r3
 8009406:	17db      	asrs	r3, r3, #31
 8009408:	930f      	str	r3, [sp, #60]	; 0x3c
 800940a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800940c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800940e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009412:	4013      	ands	r3, r2
 8009414:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009416:	1ad3      	subs	r3, r2, r3
 8009418:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800941a:	4293      	cmp	r3, r2
 800941c:	dc34      	bgt.n	8009488 <_printf_float+0x3a8>
 800941e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009420:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009422:	4293      	cmp	r3, r2
 8009424:	db3d      	blt.n	80094a2 <_printf_float+0x3c2>
 8009426:	6823      	ldr	r3, [r4, #0]
 8009428:	07db      	lsls	r3, r3, #31
 800942a:	d43a      	bmi.n	80094a2 <_printf_float+0x3c2>
 800942c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800942e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009430:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009432:	1ad3      	subs	r3, r2, r3
 8009434:	1a52      	subs	r2, r2, r1
 8009436:	920a      	str	r2, [sp, #40]	; 0x28
 8009438:	429a      	cmp	r2, r3
 800943a:	dd00      	ble.n	800943e <_printf_float+0x35e>
 800943c:	930a      	str	r3, [sp, #40]	; 0x28
 800943e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009440:	2b00      	cmp	r3, #0
 8009442:	dc36      	bgt.n	80094b2 <_printf_float+0x3d2>
 8009444:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009446:	2500      	movs	r5, #0
 8009448:	43db      	mvns	r3, r3
 800944a:	17db      	asrs	r3, r3, #31
 800944c:	930b      	str	r3, [sp, #44]	; 0x2c
 800944e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009450:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009452:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009454:	1a9b      	subs	r3, r3, r2
 8009456:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009458:	400a      	ands	r2, r1
 800945a:	1a9b      	subs	r3, r3, r2
 800945c:	42ab      	cmp	r3, r5
 800945e:	dc00      	bgt.n	8009462 <_printf_float+0x382>
 8009460:	e772      	b.n	8009348 <_printf_float+0x268>
 8009462:	0022      	movs	r2, r4
 8009464:	2301      	movs	r3, #1
 8009466:	0038      	movs	r0, r7
 8009468:	9909      	ldr	r1, [sp, #36]	; 0x24
 800946a:	321a      	adds	r2, #26
 800946c:	47b0      	blx	r6
 800946e:	1c43      	adds	r3, r0, #1
 8009470:	d100      	bne.n	8009474 <_printf_float+0x394>
 8009472:	e693      	b.n	800919c <_printf_float+0xbc>
 8009474:	3501      	adds	r5, #1
 8009476:	e7ea      	b.n	800944e <_printf_float+0x36e>
 8009478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800947a:	002a      	movs	r2, r5
 800947c:	0038      	movs	r0, r7
 800947e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009480:	47b0      	blx	r6
 8009482:	1c43      	adds	r3, r0, #1
 8009484:	d1bb      	bne.n	80093fe <_printf_float+0x31e>
 8009486:	e689      	b.n	800919c <_printf_float+0xbc>
 8009488:	0022      	movs	r2, r4
 800948a:	2301      	movs	r3, #1
 800948c:	0038      	movs	r0, r7
 800948e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009490:	321a      	adds	r2, #26
 8009492:	47b0      	blx	r6
 8009494:	1c43      	adds	r3, r0, #1
 8009496:	d100      	bne.n	800949a <_printf_float+0x3ba>
 8009498:	e680      	b.n	800919c <_printf_float+0xbc>
 800949a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800949c:	3301      	adds	r3, #1
 800949e:	930d      	str	r3, [sp, #52]	; 0x34
 80094a0:	e7b3      	b.n	800940a <_printf_float+0x32a>
 80094a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094a4:	0038      	movs	r0, r7
 80094a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80094a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094aa:	47b0      	blx	r6
 80094ac:	1c43      	adds	r3, r0, #1
 80094ae:	d1bd      	bne.n	800942c <_printf_float+0x34c>
 80094b0:	e674      	b.n	800919c <_printf_float+0xbc>
 80094b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094b4:	0038      	movs	r0, r7
 80094b6:	18ea      	adds	r2, r5, r3
 80094b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094bc:	47b0      	blx	r6
 80094be:	1c43      	adds	r3, r0, #1
 80094c0:	d1c0      	bne.n	8009444 <_printf_float+0x364>
 80094c2:	e66b      	b.n	800919c <_printf_float+0xbc>
 80094c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	dc02      	bgt.n	80094d0 <_printf_float+0x3f0>
 80094ca:	2301      	movs	r3, #1
 80094cc:	421a      	tst	r2, r3
 80094ce:	d034      	beq.n	800953a <_printf_float+0x45a>
 80094d0:	2301      	movs	r3, #1
 80094d2:	002a      	movs	r2, r5
 80094d4:	0038      	movs	r0, r7
 80094d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094d8:	47b0      	blx	r6
 80094da:	1c43      	adds	r3, r0, #1
 80094dc:	d100      	bne.n	80094e0 <_printf_float+0x400>
 80094de:	e65d      	b.n	800919c <_printf_float+0xbc>
 80094e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094e2:	0038      	movs	r0, r7
 80094e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80094e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094e8:	47b0      	blx	r6
 80094ea:	1c43      	adds	r3, r0, #1
 80094ec:	d100      	bne.n	80094f0 <_printf_float+0x410>
 80094ee:	e655      	b.n	800919c <_printf_float+0xbc>
 80094f0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80094f2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80094f4:	2200      	movs	r2, #0
 80094f6:	2300      	movs	r3, #0
 80094f8:	f7f6 ffa8 	bl	800044c <__aeabi_dcmpeq>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	d11a      	bne.n	8009536 <_printf_float+0x456>
 8009500:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009502:	1c6a      	adds	r2, r5, #1
 8009504:	3b01      	subs	r3, #1
 8009506:	0038      	movs	r0, r7
 8009508:	9909      	ldr	r1, [sp, #36]	; 0x24
 800950a:	47b0      	blx	r6
 800950c:	1c43      	adds	r3, r0, #1
 800950e:	d10e      	bne.n	800952e <_printf_float+0x44e>
 8009510:	e644      	b.n	800919c <_printf_float+0xbc>
 8009512:	0022      	movs	r2, r4
 8009514:	2301      	movs	r3, #1
 8009516:	0038      	movs	r0, r7
 8009518:	9909      	ldr	r1, [sp, #36]	; 0x24
 800951a:	321a      	adds	r2, #26
 800951c:	47b0      	blx	r6
 800951e:	1c43      	adds	r3, r0, #1
 8009520:	d100      	bne.n	8009524 <_printf_float+0x444>
 8009522:	e63b      	b.n	800919c <_printf_float+0xbc>
 8009524:	3501      	adds	r5, #1
 8009526:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009528:	3b01      	subs	r3, #1
 800952a:	42ab      	cmp	r3, r5
 800952c:	dcf1      	bgt.n	8009512 <_printf_float+0x432>
 800952e:	0022      	movs	r2, r4
 8009530:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009532:	3250      	adds	r2, #80	; 0x50
 8009534:	e6da      	b.n	80092ec <_printf_float+0x20c>
 8009536:	2500      	movs	r5, #0
 8009538:	e7f5      	b.n	8009526 <_printf_float+0x446>
 800953a:	002a      	movs	r2, r5
 800953c:	e7e3      	b.n	8009506 <_printf_float+0x426>
 800953e:	0022      	movs	r2, r4
 8009540:	2301      	movs	r3, #1
 8009542:	0038      	movs	r0, r7
 8009544:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009546:	3219      	adds	r2, #25
 8009548:	47b0      	blx	r6
 800954a:	1c43      	adds	r3, r0, #1
 800954c:	d100      	bne.n	8009550 <_printf_float+0x470>
 800954e:	e625      	b.n	800919c <_printf_float+0xbc>
 8009550:	3501      	adds	r5, #1
 8009552:	68e3      	ldr	r3, [r4, #12]
 8009554:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009556:	1a9b      	subs	r3, r3, r2
 8009558:	42ab      	cmp	r3, r5
 800955a:	dcf0      	bgt.n	800953e <_printf_float+0x45e>
 800955c:	e6f8      	b.n	8009350 <_printf_float+0x270>
 800955e:	2500      	movs	r5, #0
 8009560:	e7f7      	b.n	8009552 <_printf_float+0x472>
 8009562:	46c0      	nop			; (mov r8, r8)

08009564 <_printf_common>:
 8009564:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009566:	0015      	movs	r5, r2
 8009568:	9301      	str	r3, [sp, #4]
 800956a:	688a      	ldr	r2, [r1, #8]
 800956c:	690b      	ldr	r3, [r1, #16]
 800956e:	000c      	movs	r4, r1
 8009570:	9000      	str	r0, [sp, #0]
 8009572:	4293      	cmp	r3, r2
 8009574:	da00      	bge.n	8009578 <_printf_common+0x14>
 8009576:	0013      	movs	r3, r2
 8009578:	0022      	movs	r2, r4
 800957a:	602b      	str	r3, [r5, #0]
 800957c:	3243      	adds	r2, #67	; 0x43
 800957e:	7812      	ldrb	r2, [r2, #0]
 8009580:	2a00      	cmp	r2, #0
 8009582:	d001      	beq.n	8009588 <_printf_common+0x24>
 8009584:	3301      	adds	r3, #1
 8009586:	602b      	str	r3, [r5, #0]
 8009588:	6823      	ldr	r3, [r4, #0]
 800958a:	069b      	lsls	r3, r3, #26
 800958c:	d502      	bpl.n	8009594 <_printf_common+0x30>
 800958e:	682b      	ldr	r3, [r5, #0]
 8009590:	3302      	adds	r3, #2
 8009592:	602b      	str	r3, [r5, #0]
 8009594:	6822      	ldr	r2, [r4, #0]
 8009596:	2306      	movs	r3, #6
 8009598:	0017      	movs	r7, r2
 800959a:	401f      	ands	r7, r3
 800959c:	421a      	tst	r2, r3
 800959e:	d027      	beq.n	80095f0 <_printf_common+0x8c>
 80095a0:	0023      	movs	r3, r4
 80095a2:	3343      	adds	r3, #67	; 0x43
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	1e5a      	subs	r2, r3, #1
 80095a8:	4193      	sbcs	r3, r2
 80095aa:	6822      	ldr	r2, [r4, #0]
 80095ac:	0692      	lsls	r2, r2, #26
 80095ae:	d430      	bmi.n	8009612 <_printf_common+0xae>
 80095b0:	0022      	movs	r2, r4
 80095b2:	9901      	ldr	r1, [sp, #4]
 80095b4:	9800      	ldr	r0, [sp, #0]
 80095b6:	9e08      	ldr	r6, [sp, #32]
 80095b8:	3243      	adds	r2, #67	; 0x43
 80095ba:	47b0      	blx	r6
 80095bc:	1c43      	adds	r3, r0, #1
 80095be:	d025      	beq.n	800960c <_printf_common+0xa8>
 80095c0:	2306      	movs	r3, #6
 80095c2:	6820      	ldr	r0, [r4, #0]
 80095c4:	682a      	ldr	r2, [r5, #0]
 80095c6:	68e1      	ldr	r1, [r4, #12]
 80095c8:	2500      	movs	r5, #0
 80095ca:	4003      	ands	r3, r0
 80095cc:	2b04      	cmp	r3, #4
 80095ce:	d103      	bne.n	80095d8 <_printf_common+0x74>
 80095d0:	1a8d      	subs	r5, r1, r2
 80095d2:	43eb      	mvns	r3, r5
 80095d4:	17db      	asrs	r3, r3, #31
 80095d6:	401d      	ands	r5, r3
 80095d8:	68a3      	ldr	r3, [r4, #8]
 80095da:	6922      	ldr	r2, [r4, #16]
 80095dc:	4293      	cmp	r3, r2
 80095de:	dd01      	ble.n	80095e4 <_printf_common+0x80>
 80095e0:	1a9b      	subs	r3, r3, r2
 80095e2:	18ed      	adds	r5, r5, r3
 80095e4:	2700      	movs	r7, #0
 80095e6:	42bd      	cmp	r5, r7
 80095e8:	d120      	bne.n	800962c <_printf_common+0xc8>
 80095ea:	2000      	movs	r0, #0
 80095ec:	e010      	b.n	8009610 <_printf_common+0xac>
 80095ee:	3701      	adds	r7, #1
 80095f0:	68e3      	ldr	r3, [r4, #12]
 80095f2:	682a      	ldr	r2, [r5, #0]
 80095f4:	1a9b      	subs	r3, r3, r2
 80095f6:	42bb      	cmp	r3, r7
 80095f8:	ddd2      	ble.n	80095a0 <_printf_common+0x3c>
 80095fa:	0022      	movs	r2, r4
 80095fc:	2301      	movs	r3, #1
 80095fe:	9901      	ldr	r1, [sp, #4]
 8009600:	9800      	ldr	r0, [sp, #0]
 8009602:	9e08      	ldr	r6, [sp, #32]
 8009604:	3219      	adds	r2, #25
 8009606:	47b0      	blx	r6
 8009608:	1c43      	adds	r3, r0, #1
 800960a:	d1f0      	bne.n	80095ee <_printf_common+0x8a>
 800960c:	2001      	movs	r0, #1
 800960e:	4240      	negs	r0, r0
 8009610:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009612:	2030      	movs	r0, #48	; 0x30
 8009614:	18e1      	adds	r1, r4, r3
 8009616:	3143      	adds	r1, #67	; 0x43
 8009618:	7008      	strb	r0, [r1, #0]
 800961a:	0021      	movs	r1, r4
 800961c:	1c5a      	adds	r2, r3, #1
 800961e:	3145      	adds	r1, #69	; 0x45
 8009620:	7809      	ldrb	r1, [r1, #0]
 8009622:	18a2      	adds	r2, r4, r2
 8009624:	3243      	adds	r2, #67	; 0x43
 8009626:	3302      	adds	r3, #2
 8009628:	7011      	strb	r1, [r2, #0]
 800962a:	e7c1      	b.n	80095b0 <_printf_common+0x4c>
 800962c:	0022      	movs	r2, r4
 800962e:	2301      	movs	r3, #1
 8009630:	9901      	ldr	r1, [sp, #4]
 8009632:	9800      	ldr	r0, [sp, #0]
 8009634:	9e08      	ldr	r6, [sp, #32]
 8009636:	321a      	adds	r2, #26
 8009638:	47b0      	blx	r6
 800963a:	1c43      	adds	r3, r0, #1
 800963c:	d0e6      	beq.n	800960c <_printf_common+0xa8>
 800963e:	3701      	adds	r7, #1
 8009640:	e7d1      	b.n	80095e6 <_printf_common+0x82>
	...

08009644 <_printf_i>:
 8009644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009646:	b08b      	sub	sp, #44	; 0x2c
 8009648:	9206      	str	r2, [sp, #24]
 800964a:	000a      	movs	r2, r1
 800964c:	3243      	adds	r2, #67	; 0x43
 800964e:	9307      	str	r3, [sp, #28]
 8009650:	9005      	str	r0, [sp, #20]
 8009652:	9204      	str	r2, [sp, #16]
 8009654:	7e0a      	ldrb	r2, [r1, #24]
 8009656:	000c      	movs	r4, r1
 8009658:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800965a:	2a78      	cmp	r2, #120	; 0x78
 800965c:	d807      	bhi.n	800966e <_printf_i+0x2a>
 800965e:	2a62      	cmp	r2, #98	; 0x62
 8009660:	d809      	bhi.n	8009676 <_printf_i+0x32>
 8009662:	2a00      	cmp	r2, #0
 8009664:	d100      	bne.n	8009668 <_printf_i+0x24>
 8009666:	e0c1      	b.n	80097ec <_printf_i+0x1a8>
 8009668:	2a58      	cmp	r2, #88	; 0x58
 800966a:	d100      	bne.n	800966e <_printf_i+0x2a>
 800966c:	e08c      	b.n	8009788 <_printf_i+0x144>
 800966e:	0026      	movs	r6, r4
 8009670:	3642      	adds	r6, #66	; 0x42
 8009672:	7032      	strb	r2, [r6, #0]
 8009674:	e022      	b.n	80096bc <_printf_i+0x78>
 8009676:	0010      	movs	r0, r2
 8009678:	3863      	subs	r0, #99	; 0x63
 800967a:	2815      	cmp	r0, #21
 800967c:	d8f7      	bhi.n	800966e <_printf_i+0x2a>
 800967e:	f7f6 fd55 	bl	800012c <__gnu_thumb1_case_shi>
 8009682:	0016      	.short	0x0016
 8009684:	fff6001f 	.word	0xfff6001f
 8009688:	fff6fff6 	.word	0xfff6fff6
 800968c:	001ffff6 	.word	0x001ffff6
 8009690:	fff6fff6 	.word	0xfff6fff6
 8009694:	fff6fff6 	.word	0xfff6fff6
 8009698:	003600a8 	.word	0x003600a8
 800969c:	fff6009a 	.word	0xfff6009a
 80096a0:	00b9fff6 	.word	0x00b9fff6
 80096a4:	0036fff6 	.word	0x0036fff6
 80096a8:	fff6fff6 	.word	0xfff6fff6
 80096ac:	009e      	.short	0x009e
 80096ae:	0026      	movs	r6, r4
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	3642      	adds	r6, #66	; 0x42
 80096b4:	1d11      	adds	r1, r2, #4
 80096b6:	6019      	str	r1, [r3, #0]
 80096b8:	6813      	ldr	r3, [r2, #0]
 80096ba:	7033      	strb	r3, [r6, #0]
 80096bc:	2301      	movs	r3, #1
 80096be:	e0a7      	b.n	8009810 <_printf_i+0x1cc>
 80096c0:	6808      	ldr	r0, [r1, #0]
 80096c2:	6819      	ldr	r1, [r3, #0]
 80096c4:	1d0a      	adds	r2, r1, #4
 80096c6:	0605      	lsls	r5, r0, #24
 80096c8:	d50b      	bpl.n	80096e2 <_printf_i+0x9e>
 80096ca:	680d      	ldr	r5, [r1, #0]
 80096cc:	601a      	str	r2, [r3, #0]
 80096ce:	2d00      	cmp	r5, #0
 80096d0:	da03      	bge.n	80096da <_printf_i+0x96>
 80096d2:	232d      	movs	r3, #45	; 0x2d
 80096d4:	9a04      	ldr	r2, [sp, #16]
 80096d6:	426d      	negs	r5, r5
 80096d8:	7013      	strb	r3, [r2, #0]
 80096da:	4b61      	ldr	r3, [pc, #388]	; (8009860 <_printf_i+0x21c>)
 80096dc:	270a      	movs	r7, #10
 80096de:	9303      	str	r3, [sp, #12]
 80096e0:	e01b      	b.n	800971a <_printf_i+0xd6>
 80096e2:	680d      	ldr	r5, [r1, #0]
 80096e4:	601a      	str	r2, [r3, #0]
 80096e6:	0641      	lsls	r1, r0, #25
 80096e8:	d5f1      	bpl.n	80096ce <_printf_i+0x8a>
 80096ea:	b22d      	sxth	r5, r5
 80096ec:	e7ef      	b.n	80096ce <_printf_i+0x8a>
 80096ee:	680d      	ldr	r5, [r1, #0]
 80096f0:	6819      	ldr	r1, [r3, #0]
 80096f2:	1d08      	adds	r0, r1, #4
 80096f4:	6018      	str	r0, [r3, #0]
 80096f6:	062e      	lsls	r6, r5, #24
 80096f8:	d501      	bpl.n	80096fe <_printf_i+0xba>
 80096fa:	680d      	ldr	r5, [r1, #0]
 80096fc:	e003      	b.n	8009706 <_printf_i+0xc2>
 80096fe:	066d      	lsls	r5, r5, #25
 8009700:	d5fb      	bpl.n	80096fa <_printf_i+0xb6>
 8009702:	680d      	ldr	r5, [r1, #0]
 8009704:	b2ad      	uxth	r5, r5
 8009706:	4b56      	ldr	r3, [pc, #344]	; (8009860 <_printf_i+0x21c>)
 8009708:	2708      	movs	r7, #8
 800970a:	9303      	str	r3, [sp, #12]
 800970c:	2a6f      	cmp	r2, #111	; 0x6f
 800970e:	d000      	beq.n	8009712 <_printf_i+0xce>
 8009710:	3702      	adds	r7, #2
 8009712:	0023      	movs	r3, r4
 8009714:	2200      	movs	r2, #0
 8009716:	3343      	adds	r3, #67	; 0x43
 8009718:	701a      	strb	r2, [r3, #0]
 800971a:	6863      	ldr	r3, [r4, #4]
 800971c:	60a3      	str	r3, [r4, #8]
 800971e:	2b00      	cmp	r3, #0
 8009720:	db03      	blt.n	800972a <_printf_i+0xe6>
 8009722:	2204      	movs	r2, #4
 8009724:	6821      	ldr	r1, [r4, #0]
 8009726:	4391      	bics	r1, r2
 8009728:	6021      	str	r1, [r4, #0]
 800972a:	2d00      	cmp	r5, #0
 800972c:	d102      	bne.n	8009734 <_printf_i+0xf0>
 800972e:	9e04      	ldr	r6, [sp, #16]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d00c      	beq.n	800974e <_printf_i+0x10a>
 8009734:	9e04      	ldr	r6, [sp, #16]
 8009736:	0028      	movs	r0, r5
 8009738:	0039      	movs	r1, r7
 800973a:	f7f6 fd87 	bl	800024c <__aeabi_uidivmod>
 800973e:	9b03      	ldr	r3, [sp, #12]
 8009740:	3e01      	subs	r6, #1
 8009742:	5c5b      	ldrb	r3, [r3, r1]
 8009744:	7033      	strb	r3, [r6, #0]
 8009746:	002b      	movs	r3, r5
 8009748:	0005      	movs	r5, r0
 800974a:	429f      	cmp	r7, r3
 800974c:	d9f3      	bls.n	8009736 <_printf_i+0xf2>
 800974e:	2f08      	cmp	r7, #8
 8009750:	d109      	bne.n	8009766 <_printf_i+0x122>
 8009752:	6823      	ldr	r3, [r4, #0]
 8009754:	07db      	lsls	r3, r3, #31
 8009756:	d506      	bpl.n	8009766 <_printf_i+0x122>
 8009758:	6863      	ldr	r3, [r4, #4]
 800975a:	6922      	ldr	r2, [r4, #16]
 800975c:	4293      	cmp	r3, r2
 800975e:	dc02      	bgt.n	8009766 <_printf_i+0x122>
 8009760:	2330      	movs	r3, #48	; 0x30
 8009762:	3e01      	subs	r6, #1
 8009764:	7033      	strb	r3, [r6, #0]
 8009766:	9b04      	ldr	r3, [sp, #16]
 8009768:	1b9b      	subs	r3, r3, r6
 800976a:	6123      	str	r3, [r4, #16]
 800976c:	9b07      	ldr	r3, [sp, #28]
 800976e:	0021      	movs	r1, r4
 8009770:	9300      	str	r3, [sp, #0]
 8009772:	9805      	ldr	r0, [sp, #20]
 8009774:	9b06      	ldr	r3, [sp, #24]
 8009776:	aa09      	add	r2, sp, #36	; 0x24
 8009778:	f7ff fef4 	bl	8009564 <_printf_common>
 800977c:	1c43      	adds	r3, r0, #1
 800977e:	d14c      	bne.n	800981a <_printf_i+0x1d6>
 8009780:	2001      	movs	r0, #1
 8009782:	4240      	negs	r0, r0
 8009784:	b00b      	add	sp, #44	; 0x2c
 8009786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009788:	3145      	adds	r1, #69	; 0x45
 800978a:	700a      	strb	r2, [r1, #0]
 800978c:	4a34      	ldr	r2, [pc, #208]	; (8009860 <_printf_i+0x21c>)
 800978e:	9203      	str	r2, [sp, #12]
 8009790:	681a      	ldr	r2, [r3, #0]
 8009792:	6821      	ldr	r1, [r4, #0]
 8009794:	ca20      	ldmia	r2!, {r5}
 8009796:	601a      	str	r2, [r3, #0]
 8009798:	0608      	lsls	r0, r1, #24
 800979a:	d516      	bpl.n	80097ca <_printf_i+0x186>
 800979c:	07cb      	lsls	r3, r1, #31
 800979e:	d502      	bpl.n	80097a6 <_printf_i+0x162>
 80097a0:	2320      	movs	r3, #32
 80097a2:	4319      	orrs	r1, r3
 80097a4:	6021      	str	r1, [r4, #0]
 80097a6:	2710      	movs	r7, #16
 80097a8:	2d00      	cmp	r5, #0
 80097aa:	d1b2      	bne.n	8009712 <_printf_i+0xce>
 80097ac:	2320      	movs	r3, #32
 80097ae:	6822      	ldr	r2, [r4, #0]
 80097b0:	439a      	bics	r2, r3
 80097b2:	6022      	str	r2, [r4, #0]
 80097b4:	e7ad      	b.n	8009712 <_printf_i+0xce>
 80097b6:	2220      	movs	r2, #32
 80097b8:	6809      	ldr	r1, [r1, #0]
 80097ba:	430a      	orrs	r2, r1
 80097bc:	6022      	str	r2, [r4, #0]
 80097be:	0022      	movs	r2, r4
 80097c0:	2178      	movs	r1, #120	; 0x78
 80097c2:	3245      	adds	r2, #69	; 0x45
 80097c4:	7011      	strb	r1, [r2, #0]
 80097c6:	4a27      	ldr	r2, [pc, #156]	; (8009864 <_printf_i+0x220>)
 80097c8:	e7e1      	b.n	800978e <_printf_i+0x14a>
 80097ca:	0648      	lsls	r0, r1, #25
 80097cc:	d5e6      	bpl.n	800979c <_printf_i+0x158>
 80097ce:	b2ad      	uxth	r5, r5
 80097d0:	e7e4      	b.n	800979c <_printf_i+0x158>
 80097d2:	681a      	ldr	r2, [r3, #0]
 80097d4:	680d      	ldr	r5, [r1, #0]
 80097d6:	1d10      	adds	r0, r2, #4
 80097d8:	6949      	ldr	r1, [r1, #20]
 80097da:	6018      	str	r0, [r3, #0]
 80097dc:	6813      	ldr	r3, [r2, #0]
 80097de:	062e      	lsls	r6, r5, #24
 80097e0:	d501      	bpl.n	80097e6 <_printf_i+0x1a2>
 80097e2:	6019      	str	r1, [r3, #0]
 80097e4:	e002      	b.n	80097ec <_printf_i+0x1a8>
 80097e6:	066d      	lsls	r5, r5, #25
 80097e8:	d5fb      	bpl.n	80097e2 <_printf_i+0x19e>
 80097ea:	8019      	strh	r1, [r3, #0]
 80097ec:	2300      	movs	r3, #0
 80097ee:	9e04      	ldr	r6, [sp, #16]
 80097f0:	6123      	str	r3, [r4, #16]
 80097f2:	e7bb      	b.n	800976c <_printf_i+0x128>
 80097f4:	681a      	ldr	r2, [r3, #0]
 80097f6:	1d11      	adds	r1, r2, #4
 80097f8:	6019      	str	r1, [r3, #0]
 80097fa:	6816      	ldr	r6, [r2, #0]
 80097fc:	2100      	movs	r1, #0
 80097fe:	0030      	movs	r0, r6
 8009800:	6862      	ldr	r2, [r4, #4]
 8009802:	f002 fb5d 	bl	800bec0 <memchr>
 8009806:	2800      	cmp	r0, #0
 8009808:	d001      	beq.n	800980e <_printf_i+0x1ca>
 800980a:	1b80      	subs	r0, r0, r6
 800980c:	6060      	str	r0, [r4, #4]
 800980e:	6863      	ldr	r3, [r4, #4]
 8009810:	6123      	str	r3, [r4, #16]
 8009812:	2300      	movs	r3, #0
 8009814:	9a04      	ldr	r2, [sp, #16]
 8009816:	7013      	strb	r3, [r2, #0]
 8009818:	e7a8      	b.n	800976c <_printf_i+0x128>
 800981a:	6923      	ldr	r3, [r4, #16]
 800981c:	0032      	movs	r2, r6
 800981e:	9906      	ldr	r1, [sp, #24]
 8009820:	9805      	ldr	r0, [sp, #20]
 8009822:	9d07      	ldr	r5, [sp, #28]
 8009824:	47a8      	blx	r5
 8009826:	1c43      	adds	r3, r0, #1
 8009828:	d0aa      	beq.n	8009780 <_printf_i+0x13c>
 800982a:	6823      	ldr	r3, [r4, #0]
 800982c:	079b      	lsls	r3, r3, #30
 800982e:	d415      	bmi.n	800985c <_printf_i+0x218>
 8009830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009832:	68e0      	ldr	r0, [r4, #12]
 8009834:	4298      	cmp	r0, r3
 8009836:	daa5      	bge.n	8009784 <_printf_i+0x140>
 8009838:	0018      	movs	r0, r3
 800983a:	e7a3      	b.n	8009784 <_printf_i+0x140>
 800983c:	0022      	movs	r2, r4
 800983e:	2301      	movs	r3, #1
 8009840:	9906      	ldr	r1, [sp, #24]
 8009842:	9805      	ldr	r0, [sp, #20]
 8009844:	9e07      	ldr	r6, [sp, #28]
 8009846:	3219      	adds	r2, #25
 8009848:	47b0      	blx	r6
 800984a:	1c43      	adds	r3, r0, #1
 800984c:	d098      	beq.n	8009780 <_printf_i+0x13c>
 800984e:	3501      	adds	r5, #1
 8009850:	68e3      	ldr	r3, [r4, #12]
 8009852:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009854:	1a9b      	subs	r3, r3, r2
 8009856:	42ab      	cmp	r3, r5
 8009858:	dcf0      	bgt.n	800983c <_printf_i+0x1f8>
 800985a:	e7e9      	b.n	8009830 <_printf_i+0x1ec>
 800985c:	2500      	movs	r5, #0
 800985e:	e7f7      	b.n	8009850 <_printf_i+0x20c>
 8009860:	0800dc6e 	.word	0x0800dc6e
 8009864:	0800dc7f 	.word	0x0800dc7f

08009868 <_scanf_float>:
 8009868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800986a:	b08b      	sub	sp, #44	; 0x2c
 800986c:	0015      	movs	r5, r2
 800986e:	9001      	str	r0, [sp, #4]
 8009870:	22ae      	movs	r2, #174	; 0xae
 8009872:	2000      	movs	r0, #0
 8009874:	9306      	str	r3, [sp, #24]
 8009876:	688b      	ldr	r3, [r1, #8]
 8009878:	000e      	movs	r6, r1
 800987a:	1e59      	subs	r1, r3, #1
 800987c:	0052      	lsls	r2, r2, #1
 800987e:	9005      	str	r0, [sp, #20]
 8009880:	4291      	cmp	r1, r2
 8009882:	d905      	bls.n	8009890 <_scanf_float+0x28>
 8009884:	3b5e      	subs	r3, #94	; 0x5e
 8009886:	3bff      	subs	r3, #255	; 0xff
 8009888:	9305      	str	r3, [sp, #20]
 800988a:	235e      	movs	r3, #94	; 0x5e
 800988c:	33ff      	adds	r3, #255	; 0xff
 800988e:	60b3      	str	r3, [r6, #8]
 8009890:	23f0      	movs	r3, #240	; 0xf0
 8009892:	6832      	ldr	r2, [r6, #0]
 8009894:	00db      	lsls	r3, r3, #3
 8009896:	4313      	orrs	r3, r2
 8009898:	6033      	str	r3, [r6, #0]
 800989a:	0033      	movs	r3, r6
 800989c:	2400      	movs	r4, #0
 800989e:	331c      	adds	r3, #28
 80098a0:	001f      	movs	r7, r3
 80098a2:	9303      	str	r3, [sp, #12]
 80098a4:	9402      	str	r4, [sp, #8]
 80098a6:	9408      	str	r4, [sp, #32]
 80098a8:	9407      	str	r4, [sp, #28]
 80098aa:	9400      	str	r4, [sp, #0]
 80098ac:	9404      	str	r4, [sp, #16]
 80098ae:	68b2      	ldr	r2, [r6, #8]
 80098b0:	2a00      	cmp	r2, #0
 80098b2:	d00a      	beq.n	80098ca <_scanf_float+0x62>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	781b      	ldrb	r3, [r3, #0]
 80098b8:	2b4e      	cmp	r3, #78	; 0x4e
 80098ba:	d844      	bhi.n	8009946 <_scanf_float+0xde>
 80098bc:	0018      	movs	r0, r3
 80098be:	2b40      	cmp	r3, #64	; 0x40
 80098c0:	d82c      	bhi.n	800991c <_scanf_float+0xb4>
 80098c2:	382b      	subs	r0, #43	; 0x2b
 80098c4:	b2c1      	uxtb	r1, r0
 80098c6:	290e      	cmp	r1, #14
 80098c8:	d92a      	bls.n	8009920 <_scanf_float+0xb8>
 80098ca:	9b00      	ldr	r3, [sp, #0]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d003      	beq.n	80098d8 <_scanf_float+0x70>
 80098d0:	6832      	ldr	r2, [r6, #0]
 80098d2:	4ba4      	ldr	r3, [pc, #656]	; (8009b64 <_scanf_float+0x2fc>)
 80098d4:	4013      	ands	r3, r2
 80098d6:	6033      	str	r3, [r6, #0]
 80098d8:	9b02      	ldr	r3, [sp, #8]
 80098da:	3b01      	subs	r3, #1
 80098dc:	2b01      	cmp	r3, #1
 80098de:	d900      	bls.n	80098e2 <_scanf_float+0x7a>
 80098e0:	e0f9      	b.n	8009ad6 <_scanf_float+0x26e>
 80098e2:	24be      	movs	r4, #190	; 0xbe
 80098e4:	0064      	lsls	r4, r4, #1
 80098e6:	9b03      	ldr	r3, [sp, #12]
 80098e8:	429f      	cmp	r7, r3
 80098ea:	d900      	bls.n	80098ee <_scanf_float+0x86>
 80098ec:	e0e9      	b.n	8009ac2 <_scanf_float+0x25a>
 80098ee:	2301      	movs	r3, #1
 80098f0:	9302      	str	r3, [sp, #8]
 80098f2:	e185      	b.n	8009c00 <_scanf_float+0x398>
 80098f4:	0018      	movs	r0, r3
 80098f6:	3861      	subs	r0, #97	; 0x61
 80098f8:	280d      	cmp	r0, #13
 80098fa:	d8e6      	bhi.n	80098ca <_scanf_float+0x62>
 80098fc:	f7f6 fc16 	bl	800012c <__gnu_thumb1_case_shi>
 8009900:	ffe50083 	.word	0xffe50083
 8009904:	ffe5ffe5 	.word	0xffe5ffe5
 8009908:	00a200b6 	.word	0x00a200b6
 800990c:	ffe5ffe5 	.word	0xffe5ffe5
 8009910:	ffe50089 	.word	0xffe50089
 8009914:	ffe5ffe5 	.word	0xffe5ffe5
 8009918:	0065ffe5 	.word	0x0065ffe5
 800991c:	3841      	subs	r0, #65	; 0x41
 800991e:	e7eb      	b.n	80098f8 <_scanf_float+0x90>
 8009920:	280e      	cmp	r0, #14
 8009922:	d8d2      	bhi.n	80098ca <_scanf_float+0x62>
 8009924:	f7f6 fc02 	bl	800012c <__gnu_thumb1_case_shi>
 8009928:	ffd1004b 	.word	0xffd1004b
 800992c:	0098004b 	.word	0x0098004b
 8009930:	0020ffd1 	.word	0x0020ffd1
 8009934:	00400040 	.word	0x00400040
 8009938:	00400040 	.word	0x00400040
 800993c:	00400040 	.word	0x00400040
 8009940:	00400040 	.word	0x00400040
 8009944:	0040      	.short	0x0040
 8009946:	2b6e      	cmp	r3, #110	; 0x6e
 8009948:	d809      	bhi.n	800995e <_scanf_float+0xf6>
 800994a:	2b60      	cmp	r3, #96	; 0x60
 800994c:	d8d2      	bhi.n	80098f4 <_scanf_float+0x8c>
 800994e:	2b54      	cmp	r3, #84	; 0x54
 8009950:	d07d      	beq.n	8009a4e <_scanf_float+0x1e6>
 8009952:	2b59      	cmp	r3, #89	; 0x59
 8009954:	d1b9      	bne.n	80098ca <_scanf_float+0x62>
 8009956:	2c07      	cmp	r4, #7
 8009958:	d1b7      	bne.n	80098ca <_scanf_float+0x62>
 800995a:	2408      	movs	r4, #8
 800995c:	e02c      	b.n	80099b8 <_scanf_float+0x150>
 800995e:	2b74      	cmp	r3, #116	; 0x74
 8009960:	d075      	beq.n	8009a4e <_scanf_float+0x1e6>
 8009962:	2b79      	cmp	r3, #121	; 0x79
 8009964:	d0f7      	beq.n	8009956 <_scanf_float+0xee>
 8009966:	e7b0      	b.n	80098ca <_scanf_float+0x62>
 8009968:	6831      	ldr	r1, [r6, #0]
 800996a:	05c8      	lsls	r0, r1, #23
 800996c:	d51c      	bpl.n	80099a8 <_scanf_float+0x140>
 800996e:	2380      	movs	r3, #128	; 0x80
 8009970:	4399      	bics	r1, r3
 8009972:	9b00      	ldr	r3, [sp, #0]
 8009974:	6031      	str	r1, [r6, #0]
 8009976:	3301      	adds	r3, #1
 8009978:	9300      	str	r3, [sp, #0]
 800997a:	9b05      	ldr	r3, [sp, #20]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d003      	beq.n	8009988 <_scanf_float+0x120>
 8009980:	3b01      	subs	r3, #1
 8009982:	3201      	adds	r2, #1
 8009984:	9305      	str	r3, [sp, #20]
 8009986:	60b2      	str	r2, [r6, #8]
 8009988:	68b3      	ldr	r3, [r6, #8]
 800998a:	3b01      	subs	r3, #1
 800998c:	60b3      	str	r3, [r6, #8]
 800998e:	6933      	ldr	r3, [r6, #16]
 8009990:	3301      	adds	r3, #1
 8009992:	6133      	str	r3, [r6, #16]
 8009994:	686b      	ldr	r3, [r5, #4]
 8009996:	3b01      	subs	r3, #1
 8009998:	606b      	str	r3, [r5, #4]
 800999a:	2b00      	cmp	r3, #0
 800999c:	dc00      	bgt.n	80099a0 <_scanf_float+0x138>
 800999e:	e086      	b.n	8009aae <_scanf_float+0x246>
 80099a0:	682b      	ldr	r3, [r5, #0]
 80099a2:	3301      	adds	r3, #1
 80099a4:	602b      	str	r3, [r5, #0]
 80099a6:	e782      	b.n	80098ae <_scanf_float+0x46>
 80099a8:	9a02      	ldr	r2, [sp, #8]
 80099aa:	1912      	adds	r2, r2, r4
 80099ac:	2a00      	cmp	r2, #0
 80099ae:	d18c      	bne.n	80098ca <_scanf_float+0x62>
 80099b0:	4a6d      	ldr	r2, [pc, #436]	; (8009b68 <_scanf_float+0x300>)
 80099b2:	6831      	ldr	r1, [r6, #0]
 80099b4:	400a      	ands	r2, r1
 80099b6:	6032      	str	r2, [r6, #0]
 80099b8:	703b      	strb	r3, [r7, #0]
 80099ba:	3701      	adds	r7, #1
 80099bc:	e7e4      	b.n	8009988 <_scanf_float+0x120>
 80099be:	2180      	movs	r1, #128	; 0x80
 80099c0:	6832      	ldr	r2, [r6, #0]
 80099c2:	420a      	tst	r2, r1
 80099c4:	d081      	beq.n	80098ca <_scanf_float+0x62>
 80099c6:	438a      	bics	r2, r1
 80099c8:	e7f5      	b.n	80099b6 <_scanf_float+0x14e>
 80099ca:	9a02      	ldr	r2, [sp, #8]
 80099cc:	2a00      	cmp	r2, #0
 80099ce:	d10f      	bne.n	80099f0 <_scanf_float+0x188>
 80099d0:	9a00      	ldr	r2, [sp, #0]
 80099d2:	2a00      	cmp	r2, #0
 80099d4:	d10f      	bne.n	80099f6 <_scanf_float+0x18e>
 80099d6:	6832      	ldr	r2, [r6, #0]
 80099d8:	21e0      	movs	r1, #224	; 0xe0
 80099da:	0010      	movs	r0, r2
 80099dc:	00c9      	lsls	r1, r1, #3
 80099de:	4008      	ands	r0, r1
 80099e0:	4288      	cmp	r0, r1
 80099e2:	d108      	bne.n	80099f6 <_scanf_float+0x18e>
 80099e4:	4961      	ldr	r1, [pc, #388]	; (8009b6c <_scanf_float+0x304>)
 80099e6:	400a      	ands	r2, r1
 80099e8:	6032      	str	r2, [r6, #0]
 80099ea:	2201      	movs	r2, #1
 80099ec:	9202      	str	r2, [sp, #8]
 80099ee:	e7e3      	b.n	80099b8 <_scanf_float+0x150>
 80099f0:	9a02      	ldr	r2, [sp, #8]
 80099f2:	2a02      	cmp	r2, #2
 80099f4:	d059      	beq.n	8009aaa <_scanf_float+0x242>
 80099f6:	2c01      	cmp	r4, #1
 80099f8:	d002      	beq.n	8009a00 <_scanf_float+0x198>
 80099fa:	2c04      	cmp	r4, #4
 80099fc:	d000      	beq.n	8009a00 <_scanf_float+0x198>
 80099fe:	e764      	b.n	80098ca <_scanf_float+0x62>
 8009a00:	3401      	adds	r4, #1
 8009a02:	b2e4      	uxtb	r4, r4
 8009a04:	e7d8      	b.n	80099b8 <_scanf_float+0x150>
 8009a06:	9a02      	ldr	r2, [sp, #8]
 8009a08:	2a01      	cmp	r2, #1
 8009a0a:	d000      	beq.n	8009a0e <_scanf_float+0x1a6>
 8009a0c:	e75d      	b.n	80098ca <_scanf_float+0x62>
 8009a0e:	2202      	movs	r2, #2
 8009a10:	e7ec      	b.n	80099ec <_scanf_float+0x184>
 8009a12:	2c00      	cmp	r4, #0
 8009a14:	d110      	bne.n	8009a38 <_scanf_float+0x1d0>
 8009a16:	9a00      	ldr	r2, [sp, #0]
 8009a18:	2a00      	cmp	r2, #0
 8009a1a:	d000      	beq.n	8009a1e <_scanf_float+0x1b6>
 8009a1c:	e758      	b.n	80098d0 <_scanf_float+0x68>
 8009a1e:	6832      	ldr	r2, [r6, #0]
 8009a20:	21e0      	movs	r1, #224	; 0xe0
 8009a22:	0010      	movs	r0, r2
 8009a24:	00c9      	lsls	r1, r1, #3
 8009a26:	4008      	ands	r0, r1
 8009a28:	4288      	cmp	r0, r1
 8009a2a:	d000      	beq.n	8009a2e <_scanf_float+0x1c6>
 8009a2c:	e754      	b.n	80098d8 <_scanf_float+0x70>
 8009a2e:	494f      	ldr	r1, [pc, #316]	; (8009b6c <_scanf_float+0x304>)
 8009a30:	3401      	adds	r4, #1
 8009a32:	400a      	ands	r2, r1
 8009a34:	6032      	str	r2, [r6, #0]
 8009a36:	e7bf      	b.n	80099b8 <_scanf_float+0x150>
 8009a38:	21fd      	movs	r1, #253	; 0xfd
 8009a3a:	1ee2      	subs	r2, r4, #3
 8009a3c:	420a      	tst	r2, r1
 8009a3e:	d000      	beq.n	8009a42 <_scanf_float+0x1da>
 8009a40:	e743      	b.n	80098ca <_scanf_float+0x62>
 8009a42:	e7dd      	b.n	8009a00 <_scanf_float+0x198>
 8009a44:	2c02      	cmp	r4, #2
 8009a46:	d000      	beq.n	8009a4a <_scanf_float+0x1e2>
 8009a48:	e73f      	b.n	80098ca <_scanf_float+0x62>
 8009a4a:	2403      	movs	r4, #3
 8009a4c:	e7b4      	b.n	80099b8 <_scanf_float+0x150>
 8009a4e:	2c06      	cmp	r4, #6
 8009a50:	d000      	beq.n	8009a54 <_scanf_float+0x1ec>
 8009a52:	e73a      	b.n	80098ca <_scanf_float+0x62>
 8009a54:	2407      	movs	r4, #7
 8009a56:	e7af      	b.n	80099b8 <_scanf_float+0x150>
 8009a58:	6832      	ldr	r2, [r6, #0]
 8009a5a:	0591      	lsls	r1, r2, #22
 8009a5c:	d400      	bmi.n	8009a60 <_scanf_float+0x1f8>
 8009a5e:	e734      	b.n	80098ca <_scanf_float+0x62>
 8009a60:	4943      	ldr	r1, [pc, #268]	; (8009b70 <_scanf_float+0x308>)
 8009a62:	400a      	ands	r2, r1
 8009a64:	6032      	str	r2, [r6, #0]
 8009a66:	9a00      	ldr	r2, [sp, #0]
 8009a68:	9204      	str	r2, [sp, #16]
 8009a6a:	e7a5      	b.n	80099b8 <_scanf_float+0x150>
 8009a6c:	21a0      	movs	r1, #160	; 0xa0
 8009a6e:	2080      	movs	r0, #128	; 0x80
 8009a70:	6832      	ldr	r2, [r6, #0]
 8009a72:	00c9      	lsls	r1, r1, #3
 8009a74:	4011      	ands	r1, r2
 8009a76:	00c0      	lsls	r0, r0, #3
 8009a78:	4281      	cmp	r1, r0
 8009a7a:	d006      	beq.n	8009a8a <_scanf_float+0x222>
 8009a7c:	4202      	tst	r2, r0
 8009a7e:	d100      	bne.n	8009a82 <_scanf_float+0x21a>
 8009a80:	e723      	b.n	80098ca <_scanf_float+0x62>
 8009a82:	9900      	ldr	r1, [sp, #0]
 8009a84:	2900      	cmp	r1, #0
 8009a86:	d100      	bne.n	8009a8a <_scanf_float+0x222>
 8009a88:	e726      	b.n	80098d8 <_scanf_float+0x70>
 8009a8a:	0591      	lsls	r1, r2, #22
 8009a8c:	d404      	bmi.n	8009a98 <_scanf_float+0x230>
 8009a8e:	9900      	ldr	r1, [sp, #0]
 8009a90:	9804      	ldr	r0, [sp, #16]
 8009a92:	9708      	str	r7, [sp, #32]
 8009a94:	1a09      	subs	r1, r1, r0
 8009a96:	9107      	str	r1, [sp, #28]
 8009a98:	4934      	ldr	r1, [pc, #208]	; (8009b6c <_scanf_float+0x304>)
 8009a9a:	400a      	ands	r2, r1
 8009a9c:	21c0      	movs	r1, #192	; 0xc0
 8009a9e:	0049      	lsls	r1, r1, #1
 8009aa0:	430a      	orrs	r2, r1
 8009aa2:	6032      	str	r2, [r6, #0]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	9200      	str	r2, [sp, #0]
 8009aa8:	e786      	b.n	80099b8 <_scanf_float+0x150>
 8009aaa:	2203      	movs	r2, #3
 8009aac:	e79e      	b.n	80099ec <_scanf_float+0x184>
 8009aae:	23c0      	movs	r3, #192	; 0xc0
 8009ab0:	005b      	lsls	r3, r3, #1
 8009ab2:	0029      	movs	r1, r5
 8009ab4:	58f3      	ldr	r3, [r6, r3]
 8009ab6:	9801      	ldr	r0, [sp, #4]
 8009ab8:	4798      	blx	r3
 8009aba:	2800      	cmp	r0, #0
 8009abc:	d100      	bne.n	8009ac0 <_scanf_float+0x258>
 8009abe:	e6f6      	b.n	80098ae <_scanf_float+0x46>
 8009ac0:	e703      	b.n	80098ca <_scanf_float+0x62>
 8009ac2:	3f01      	subs	r7, #1
 8009ac4:	5933      	ldr	r3, [r6, r4]
 8009ac6:	002a      	movs	r2, r5
 8009ac8:	7839      	ldrb	r1, [r7, #0]
 8009aca:	9801      	ldr	r0, [sp, #4]
 8009acc:	4798      	blx	r3
 8009ace:	6933      	ldr	r3, [r6, #16]
 8009ad0:	3b01      	subs	r3, #1
 8009ad2:	6133      	str	r3, [r6, #16]
 8009ad4:	e707      	b.n	80098e6 <_scanf_float+0x7e>
 8009ad6:	1e63      	subs	r3, r4, #1
 8009ad8:	2b06      	cmp	r3, #6
 8009ada:	d80e      	bhi.n	8009afa <_scanf_float+0x292>
 8009adc:	9702      	str	r7, [sp, #8]
 8009ade:	2c02      	cmp	r4, #2
 8009ae0:	d920      	bls.n	8009b24 <_scanf_float+0x2bc>
 8009ae2:	1be3      	subs	r3, r4, r7
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	9305      	str	r3, [sp, #20]
 8009ae8:	9b02      	ldr	r3, [sp, #8]
 8009aea:	9a05      	ldr	r2, [sp, #20]
 8009aec:	189b      	adds	r3, r3, r2
 8009aee:	b2db      	uxtb	r3, r3
 8009af0:	2b03      	cmp	r3, #3
 8009af2:	d827      	bhi.n	8009b44 <_scanf_float+0x2dc>
 8009af4:	3c03      	subs	r4, #3
 8009af6:	b2e4      	uxtb	r4, r4
 8009af8:	1b3f      	subs	r7, r7, r4
 8009afa:	6833      	ldr	r3, [r6, #0]
 8009afc:	05da      	lsls	r2, r3, #23
 8009afe:	d554      	bpl.n	8009baa <_scanf_float+0x342>
 8009b00:	055b      	lsls	r3, r3, #21
 8009b02:	d537      	bpl.n	8009b74 <_scanf_float+0x30c>
 8009b04:	24be      	movs	r4, #190	; 0xbe
 8009b06:	0064      	lsls	r4, r4, #1
 8009b08:	9b03      	ldr	r3, [sp, #12]
 8009b0a:	429f      	cmp	r7, r3
 8009b0c:	d800      	bhi.n	8009b10 <_scanf_float+0x2a8>
 8009b0e:	e6ee      	b.n	80098ee <_scanf_float+0x86>
 8009b10:	3f01      	subs	r7, #1
 8009b12:	5933      	ldr	r3, [r6, r4]
 8009b14:	002a      	movs	r2, r5
 8009b16:	7839      	ldrb	r1, [r7, #0]
 8009b18:	9801      	ldr	r0, [sp, #4]
 8009b1a:	4798      	blx	r3
 8009b1c:	6933      	ldr	r3, [r6, #16]
 8009b1e:	3b01      	subs	r3, #1
 8009b20:	6133      	str	r3, [r6, #16]
 8009b22:	e7f1      	b.n	8009b08 <_scanf_float+0x2a0>
 8009b24:	24be      	movs	r4, #190	; 0xbe
 8009b26:	0064      	lsls	r4, r4, #1
 8009b28:	9b03      	ldr	r3, [sp, #12]
 8009b2a:	429f      	cmp	r7, r3
 8009b2c:	d800      	bhi.n	8009b30 <_scanf_float+0x2c8>
 8009b2e:	e6de      	b.n	80098ee <_scanf_float+0x86>
 8009b30:	3f01      	subs	r7, #1
 8009b32:	5933      	ldr	r3, [r6, r4]
 8009b34:	002a      	movs	r2, r5
 8009b36:	7839      	ldrb	r1, [r7, #0]
 8009b38:	9801      	ldr	r0, [sp, #4]
 8009b3a:	4798      	blx	r3
 8009b3c:	6933      	ldr	r3, [r6, #16]
 8009b3e:	3b01      	subs	r3, #1
 8009b40:	6133      	str	r3, [r6, #16]
 8009b42:	e7f1      	b.n	8009b28 <_scanf_float+0x2c0>
 8009b44:	9b02      	ldr	r3, [sp, #8]
 8009b46:	002a      	movs	r2, r5
 8009b48:	3b01      	subs	r3, #1
 8009b4a:	7819      	ldrb	r1, [r3, #0]
 8009b4c:	9302      	str	r3, [sp, #8]
 8009b4e:	23be      	movs	r3, #190	; 0xbe
 8009b50:	005b      	lsls	r3, r3, #1
 8009b52:	58f3      	ldr	r3, [r6, r3]
 8009b54:	9801      	ldr	r0, [sp, #4]
 8009b56:	9309      	str	r3, [sp, #36]	; 0x24
 8009b58:	4798      	blx	r3
 8009b5a:	6933      	ldr	r3, [r6, #16]
 8009b5c:	3b01      	subs	r3, #1
 8009b5e:	6133      	str	r3, [r6, #16]
 8009b60:	e7c2      	b.n	8009ae8 <_scanf_float+0x280>
 8009b62:	46c0      	nop			; (mov r8, r8)
 8009b64:	fffffeff 	.word	0xfffffeff
 8009b68:	fffffe7f 	.word	0xfffffe7f
 8009b6c:	fffff87f 	.word	0xfffff87f
 8009b70:	fffffd7f 	.word	0xfffffd7f
 8009b74:	6933      	ldr	r3, [r6, #16]
 8009b76:	1e7c      	subs	r4, r7, #1
 8009b78:	7821      	ldrb	r1, [r4, #0]
 8009b7a:	3b01      	subs	r3, #1
 8009b7c:	6133      	str	r3, [r6, #16]
 8009b7e:	2965      	cmp	r1, #101	; 0x65
 8009b80:	d00c      	beq.n	8009b9c <_scanf_float+0x334>
 8009b82:	2945      	cmp	r1, #69	; 0x45
 8009b84:	d00a      	beq.n	8009b9c <_scanf_float+0x334>
 8009b86:	23be      	movs	r3, #190	; 0xbe
 8009b88:	005b      	lsls	r3, r3, #1
 8009b8a:	58f3      	ldr	r3, [r6, r3]
 8009b8c:	002a      	movs	r2, r5
 8009b8e:	9801      	ldr	r0, [sp, #4]
 8009b90:	4798      	blx	r3
 8009b92:	6933      	ldr	r3, [r6, #16]
 8009b94:	1ebc      	subs	r4, r7, #2
 8009b96:	3b01      	subs	r3, #1
 8009b98:	7821      	ldrb	r1, [r4, #0]
 8009b9a:	6133      	str	r3, [r6, #16]
 8009b9c:	23be      	movs	r3, #190	; 0xbe
 8009b9e:	005b      	lsls	r3, r3, #1
 8009ba0:	002a      	movs	r2, r5
 8009ba2:	58f3      	ldr	r3, [r6, r3]
 8009ba4:	9801      	ldr	r0, [sp, #4]
 8009ba6:	4798      	blx	r3
 8009ba8:	0027      	movs	r7, r4
 8009baa:	6832      	ldr	r2, [r6, #0]
 8009bac:	2310      	movs	r3, #16
 8009bae:	0011      	movs	r1, r2
 8009bb0:	4019      	ands	r1, r3
 8009bb2:	9102      	str	r1, [sp, #8]
 8009bb4:	421a      	tst	r2, r3
 8009bb6:	d158      	bne.n	8009c6a <_scanf_float+0x402>
 8009bb8:	23c0      	movs	r3, #192	; 0xc0
 8009bba:	7039      	strb	r1, [r7, #0]
 8009bbc:	6832      	ldr	r2, [r6, #0]
 8009bbe:	00db      	lsls	r3, r3, #3
 8009bc0:	4013      	ands	r3, r2
 8009bc2:	2280      	movs	r2, #128	; 0x80
 8009bc4:	00d2      	lsls	r2, r2, #3
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d11d      	bne.n	8009c06 <_scanf_float+0x39e>
 8009bca:	9b04      	ldr	r3, [sp, #16]
 8009bcc:	9a00      	ldr	r2, [sp, #0]
 8009bce:	9900      	ldr	r1, [sp, #0]
 8009bd0:	1a9a      	subs	r2, r3, r2
 8009bd2:	428b      	cmp	r3, r1
 8009bd4:	d124      	bne.n	8009c20 <_scanf_float+0x3b8>
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	9903      	ldr	r1, [sp, #12]
 8009bda:	9801      	ldr	r0, [sp, #4]
 8009bdc:	f000 fe9c 	bl	800a918 <_strtod_r>
 8009be0:	9b06      	ldr	r3, [sp, #24]
 8009be2:	000d      	movs	r5, r1
 8009be4:	6831      	ldr	r1, [r6, #0]
 8009be6:	0004      	movs	r4, r0
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	078a      	lsls	r2, r1, #30
 8009bec:	d525      	bpl.n	8009c3a <_scanf_float+0x3d2>
 8009bee:	1d1a      	adds	r2, r3, #4
 8009bf0:	9906      	ldr	r1, [sp, #24]
 8009bf2:	600a      	str	r2, [r1, #0]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	601c      	str	r4, [r3, #0]
 8009bf8:	605d      	str	r5, [r3, #4]
 8009bfa:	68f3      	ldr	r3, [r6, #12]
 8009bfc:	3301      	adds	r3, #1
 8009bfe:	60f3      	str	r3, [r6, #12]
 8009c00:	9802      	ldr	r0, [sp, #8]
 8009c02:	b00b      	add	sp, #44	; 0x2c
 8009c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c06:	9b07      	ldr	r3, [sp, #28]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d0e4      	beq.n	8009bd6 <_scanf_float+0x36e>
 8009c0c:	9b08      	ldr	r3, [sp, #32]
 8009c0e:	9a02      	ldr	r2, [sp, #8]
 8009c10:	1c59      	adds	r1, r3, #1
 8009c12:	9801      	ldr	r0, [sp, #4]
 8009c14:	230a      	movs	r3, #10
 8009c16:	f000 ff15 	bl	800aa44 <_strtol_r>
 8009c1a:	9b07      	ldr	r3, [sp, #28]
 8009c1c:	9f08      	ldr	r7, [sp, #32]
 8009c1e:	1ac2      	subs	r2, r0, r3
 8009c20:	0033      	movs	r3, r6
 8009c22:	3370      	adds	r3, #112	; 0x70
 8009c24:	33ff      	adds	r3, #255	; 0xff
 8009c26:	429f      	cmp	r7, r3
 8009c28:	d302      	bcc.n	8009c30 <_scanf_float+0x3c8>
 8009c2a:	0037      	movs	r7, r6
 8009c2c:	376f      	adds	r7, #111	; 0x6f
 8009c2e:	37ff      	adds	r7, #255	; 0xff
 8009c30:	0038      	movs	r0, r7
 8009c32:	490f      	ldr	r1, [pc, #60]	; (8009c70 <_scanf_float+0x408>)
 8009c34:	f000 f824 	bl	8009c80 <siprintf>
 8009c38:	e7cd      	b.n	8009bd6 <_scanf_float+0x36e>
 8009c3a:	1d1a      	adds	r2, r3, #4
 8009c3c:	0749      	lsls	r1, r1, #29
 8009c3e:	d4d7      	bmi.n	8009bf0 <_scanf_float+0x388>
 8009c40:	9906      	ldr	r1, [sp, #24]
 8009c42:	0020      	movs	r0, r4
 8009c44:	600a      	str	r2, [r1, #0]
 8009c46:	681f      	ldr	r7, [r3, #0]
 8009c48:	0022      	movs	r2, r4
 8009c4a:	002b      	movs	r3, r5
 8009c4c:	0029      	movs	r1, r5
 8009c4e:	f7f9 f937 	bl	8002ec0 <__aeabi_dcmpun>
 8009c52:	2800      	cmp	r0, #0
 8009c54:	d004      	beq.n	8009c60 <_scanf_float+0x3f8>
 8009c56:	4807      	ldr	r0, [pc, #28]	; (8009c74 <_scanf_float+0x40c>)
 8009c58:	f000 f80e 	bl	8009c78 <nanf>
 8009c5c:	6038      	str	r0, [r7, #0]
 8009c5e:	e7cc      	b.n	8009bfa <_scanf_float+0x392>
 8009c60:	0020      	movs	r0, r4
 8009c62:	0029      	movs	r1, r5
 8009c64:	f7f9 fa1e 	bl	80030a4 <__aeabi_d2f>
 8009c68:	e7f8      	b.n	8009c5c <_scanf_float+0x3f4>
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	e640      	b.n	80098f0 <_scanf_float+0x88>
 8009c6e:	46c0      	nop			; (mov r8, r8)
 8009c70:	0800dc90 	.word	0x0800dc90
 8009c74:	0800e098 	.word	0x0800e098

08009c78 <nanf>:
 8009c78:	4800      	ldr	r0, [pc, #0]	; (8009c7c <nanf+0x4>)
 8009c7a:	4770      	bx	lr
 8009c7c:	7fc00000 	.word	0x7fc00000

08009c80 <siprintf>:
 8009c80:	b40e      	push	{r1, r2, r3}
 8009c82:	b500      	push	{lr}
 8009c84:	490b      	ldr	r1, [pc, #44]	; (8009cb4 <siprintf+0x34>)
 8009c86:	b09c      	sub	sp, #112	; 0x70
 8009c88:	ab1d      	add	r3, sp, #116	; 0x74
 8009c8a:	9002      	str	r0, [sp, #8]
 8009c8c:	9006      	str	r0, [sp, #24]
 8009c8e:	9107      	str	r1, [sp, #28]
 8009c90:	9104      	str	r1, [sp, #16]
 8009c92:	4809      	ldr	r0, [pc, #36]	; (8009cb8 <siprintf+0x38>)
 8009c94:	4909      	ldr	r1, [pc, #36]	; (8009cbc <siprintf+0x3c>)
 8009c96:	cb04      	ldmia	r3!, {r2}
 8009c98:	9105      	str	r1, [sp, #20]
 8009c9a:	6800      	ldr	r0, [r0, #0]
 8009c9c:	a902      	add	r1, sp, #8
 8009c9e:	9301      	str	r3, [sp, #4]
 8009ca0:	f002 ff5c 	bl	800cb5c <_svfiprintf_r>
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	9a02      	ldr	r2, [sp, #8]
 8009ca8:	7013      	strb	r3, [r2, #0]
 8009caa:	b01c      	add	sp, #112	; 0x70
 8009cac:	bc08      	pop	{r3}
 8009cae:	b003      	add	sp, #12
 8009cb0:	4718      	bx	r3
 8009cb2:	46c0      	nop			; (mov r8, r8)
 8009cb4:	7fffffff 	.word	0x7fffffff
 8009cb8:	200001ac 	.word	0x200001ac
 8009cbc:	ffff0208 	.word	0xffff0208

08009cc0 <sulp>:
 8009cc0:	b570      	push	{r4, r5, r6, lr}
 8009cc2:	0016      	movs	r6, r2
 8009cc4:	000d      	movs	r5, r1
 8009cc6:	f002 fc93 	bl	800c5f0 <__ulp>
 8009cca:	2e00      	cmp	r6, #0
 8009ccc:	d00d      	beq.n	8009cea <sulp+0x2a>
 8009cce:	236b      	movs	r3, #107	; 0x6b
 8009cd0:	006a      	lsls	r2, r5, #1
 8009cd2:	0d52      	lsrs	r2, r2, #21
 8009cd4:	1a9b      	subs	r3, r3, r2
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	dd07      	ble.n	8009cea <sulp+0x2a>
 8009cda:	2400      	movs	r4, #0
 8009cdc:	4a03      	ldr	r2, [pc, #12]	; (8009cec <sulp+0x2c>)
 8009cde:	051b      	lsls	r3, r3, #20
 8009ce0:	189d      	adds	r5, r3, r2
 8009ce2:	002b      	movs	r3, r5
 8009ce4:	0022      	movs	r2, r4
 8009ce6:	f7f8 faed 	bl	80022c4 <__aeabi_dmul>
 8009cea:	bd70      	pop	{r4, r5, r6, pc}
 8009cec:	3ff00000 	.word	0x3ff00000

08009cf0 <_strtod_l>:
 8009cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009cf2:	001d      	movs	r5, r3
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	b0a5      	sub	sp, #148	; 0x94
 8009cf8:	9320      	str	r3, [sp, #128]	; 0x80
 8009cfa:	4bac      	ldr	r3, [pc, #688]	; (8009fac <_strtod_l+0x2bc>)
 8009cfc:	9005      	str	r0, [sp, #20]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	9108      	str	r1, [sp, #32]
 8009d02:	0018      	movs	r0, r3
 8009d04:	9307      	str	r3, [sp, #28]
 8009d06:	921b      	str	r2, [sp, #108]	; 0x6c
 8009d08:	f7f6 f9fe 	bl	8000108 <strlen>
 8009d0c:	2600      	movs	r6, #0
 8009d0e:	0004      	movs	r4, r0
 8009d10:	2700      	movs	r7, #0
 8009d12:	9b08      	ldr	r3, [sp, #32]
 8009d14:	931f      	str	r3, [sp, #124]	; 0x7c
 8009d16:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009d18:	7813      	ldrb	r3, [r2, #0]
 8009d1a:	2b2b      	cmp	r3, #43	; 0x2b
 8009d1c:	d058      	beq.n	8009dd0 <_strtod_l+0xe0>
 8009d1e:	d844      	bhi.n	8009daa <_strtod_l+0xba>
 8009d20:	2b0d      	cmp	r3, #13
 8009d22:	d83d      	bhi.n	8009da0 <_strtod_l+0xb0>
 8009d24:	2b08      	cmp	r3, #8
 8009d26:	d83d      	bhi.n	8009da4 <_strtod_l+0xb4>
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d047      	beq.n	8009dbc <_strtod_l+0xcc>
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	930e      	str	r3, [sp, #56]	; 0x38
 8009d30:	2200      	movs	r2, #0
 8009d32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009d34:	920a      	str	r2, [sp, #40]	; 0x28
 8009d36:	9306      	str	r3, [sp, #24]
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	2b30      	cmp	r3, #48	; 0x30
 8009d3c:	d000      	beq.n	8009d40 <_strtod_l+0x50>
 8009d3e:	e07f      	b.n	8009e40 <_strtod_l+0x150>
 8009d40:	9b06      	ldr	r3, [sp, #24]
 8009d42:	3220      	adds	r2, #32
 8009d44:	785b      	ldrb	r3, [r3, #1]
 8009d46:	4393      	bics	r3, r2
 8009d48:	2b58      	cmp	r3, #88	; 0x58
 8009d4a:	d000      	beq.n	8009d4e <_strtod_l+0x5e>
 8009d4c:	e06e      	b.n	8009e2c <_strtod_l+0x13c>
 8009d4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d50:	9502      	str	r5, [sp, #8]
 8009d52:	9301      	str	r3, [sp, #4]
 8009d54:	ab20      	add	r3, sp, #128	; 0x80
 8009d56:	9300      	str	r3, [sp, #0]
 8009d58:	4a95      	ldr	r2, [pc, #596]	; (8009fb0 <_strtod_l+0x2c0>)
 8009d5a:	ab21      	add	r3, sp, #132	; 0x84
 8009d5c:	9805      	ldr	r0, [sp, #20]
 8009d5e:	a91f      	add	r1, sp, #124	; 0x7c
 8009d60:	f001 fd84 	bl	800b86c <__gethex>
 8009d64:	2307      	movs	r3, #7
 8009d66:	0005      	movs	r5, r0
 8009d68:	0004      	movs	r4, r0
 8009d6a:	401d      	ands	r5, r3
 8009d6c:	4218      	tst	r0, r3
 8009d6e:	d006      	beq.n	8009d7e <_strtod_l+0x8e>
 8009d70:	2d06      	cmp	r5, #6
 8009d72:	d12f      	bne.n	8009dd4 <_strtod_l+0xe4>
 8009d74:	9b06      	ldr	r3, [sp, #24]
 8009d76:	3301      	adds	r3, #1
 8009d78:	931f      	str	r3, [sp, #124]	; 0x7c
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	930e      	str	r3, [sp, #56]	; 0x38
 8009d7e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d002      	beq.n	8009d8a <_strtod_l+0x9a>
 8009d84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009d86:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009d88:	601a      	str	r2, [r3, #0]
 8009d8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d01c      	beq.n	8009dca <_strtod_l+0xda>
 8009d90:	2380      	movs	r3, #128	; 0x80
 8009d92:	0032      	movs	r2, r6
 8009d94:	061b      	lsls	r3, r3, #24
 8009d96:	18fb      	adds	r3, r7, r3
 8009d98:	0010      	movs	r0, r2
 8009d9a:	0019      	movs	r1, r3
 8009d9c:	b025      	add	sp, #148	; 0x94
 8009d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009da0:	2b20      	cmp	r3, #32
 8009da2:	d1c3      	bne.n	8009d2c <_strtod_l+0x3c>
 8009da4:	3201      	adds	r2, #1
 8009da6:	921f      	str	r2, [sp, #124]	; 0x7c
 8009da8:	e7b5      	b.n	8009d16 <_strtod_l+0x26>
 8009daa:	2b2d      	cmp	r3, #45	; 0x2d
 8009dac:	d1be      	bne.n	8009d2c <_strtod_l+0x3c>
 8009dae:	3b2c      	subs	r3, #44	; 0x2c
 8009db0:	930e      	str	r3, [sp, #56]	; 0x38
 8009db2:	1c53      	adds	r3, r2, #1
 8009db4:	931f      	str	r3, [sp, #124]	; 0x7c
 8009db6:	7853      	ldrb	r3, [r2, #1]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d1b9      	bne.n	8009d30 <_strtod_l+0x40>
 8009dbc:	9b08      	ldr	r3, [sp, #32]
 8009dbe:	931f      	str	r3, [sp, #124]	; 0x7c
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	930e      	str	r3, [sp, #56]	; 0x38
 8009dc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d1dc      	bne.n	8009d84 <_strtod_l+0x94>
 8009dca:	0032      	movs	r2, r6
 8009dcc:	003b      	movs	r3, r7
 8009dce:	e7e3      	b.n	8009d98 <_strtod_l+0xa8>
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	e7ed      	b.n	8009db0 <_strtod_l+0xc0>
 8009dd4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009dd6:	2a00      	cmp	r2, #0
 8009dd8:	d007      	beq.n	8009dea <_strtod_l+0xfa>
 8009dda:	2135      	movs	r1, #53	; 0x35
 8009ddc:	a822      	add	r0, sp, #136	; 0x88
 8009dde:	f002 fd08 	bl	800c7f2 <__copybits>
 8009de2:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009de4:	9805      	ldr	r0, [sp, #20]
 8009de6:	f002 f8c3 	bl	800bf70 <_Bfree>
 8009dea:	1e68      	subs	r0, r5, #1
 8009dec:	2804      	cmp	r0, #4
 8009dee:	d806      	bhi.n	8009dfe <_strtod_l+0x10e>
 8009df0:	f7f6 f992 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009df4:	1816030b 	.word	0x1816030b
 8009df8:	0b          	.byte	0x0b
 8009df9:	00          	.byte	0x00
 8009dfa:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8009dfc:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8009dfe:	0723      	lsls	r3, r4, #28
 8009e00:	d5bd      	bpl.n	8009d7e <_strtod_l+0x8e>
 8009e02:	2380      	movs	r3, #128	; 0x80
 8009e04:	061b      	lsls	r3, r3, #24
 8009e06:	431f      	orrs	r7, r3
 8009e08:	e7b9      	b.n	8009d7e <_strtod_l+0x8e>
 8009e0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009e0c:	4a69      	ldr	r2, [pc, #420]	; (8009fb4 <_strtod_l+0x2c4>)
 8009e0e:	496a      	ldr	r1, [pc, #424]	; (8009fb8 <_strtod_l+0x2c8>)
 8009e10:	401a      	ands	r2, r3
 8009e12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e14:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8009e16:	185b      	adds	r3, r3, r1
 8009e18:	051b      	lsls	r3, r3, #20
 8009e1a:	431a      	orrs	r2, r3
 8009e1c:	0017      	movs	r7, r2
 8009e1e:	e7ee      	b.n	8009dfe <_strtod_l+0x10e>
 8009e20:	4f66      	ldr	r7, [pc, #408]	; (8009fbc <_strtod_l+0x2cc>)
 8009e22:	e7ec      	b.n	8009dfe <_strtod_l+0x10e>
 8009e24:	2601      	movs	r6, #1
 8009e26:	4f66      	ldr	r7, [pc, #408]	; (8009fc0 <_strtod_l+0x2d0>)
 8009e28:	4276      	negs	r6, r6
 8009e2a:	e7e8      	b.n	8009dfe <_strtod_l+0x10e>
 8009e2c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009e2e:	1c5a      	adds	r2, r3, #1
 8009e30:	921f      	str	r2, [sp, #124]	; 0x7c
 8009e32:	785b      	ldrb	r3, [r3, #1]
 8009e34:	2b30      	cmp	r3, #48	; 0x30
 8009e36:	d0f9      	beq.n	8009e2c <_strtod_l+0x13c>
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d0a0      	beq.n	8009d7e <_strtod_l+0x8e>
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	930a      	str	r3, [sp, #40]	; 0x28
 8009e40:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009e42:	220a      	movs	r2, #10
 8009e44:	9310      	str	r3, [sp, #64]	; 0x40
 8009e46:	2300      	movs	r3, #0
 8009e48:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e4c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e4e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8009e50:	7805      	ldrb	r5, [r0, #0]
 8009e52:	002b      	movs	r3, r5
 8009e54:	3b30      	subs	r3, #48	; 0x30
 8009e56:	b2d9      	uxtb	r1, r3
 8009e58:	2909      	cmp	r1, #9
 8009e5a:	d927      	bls.n	8009eac <_strtod_l+0x1bc>
 8009e5c:	0022      	movs	r2, r4
 8009e5e:	9907      	ldr	r1, [sp, #28]
 8009e60:	f002 ff94 	bl	800cd8c <strncmp>
 8009e64:	2800      	cmp	r0, #0
 8009e66:	d033      	beq.n	8009ed0 <_strtod_l+0x1e0>
 8009e68:	2000      	movs	r0, #0
 8009e6a:	002b      	movs	r3, r5
 8009e6c:	4684      	mov	ip, r0
 8009e6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e70:	900c      	str	r0, [sp, #48]	; 0x30
 8009e72:	9206      	str	r2, [sp, #24]
 8009e74:	2220      	movs	r2, #32
 8009e76:	0019      	movs	r1, r3
 8009e78:	4391      	bics	r1, r2
 8009e7a:	000a      	movs	r2, r1
 8009e7c:	2100      	movs	r1, #0
 8009e7e:	9107      	str	r1, [sp, #28]
 8009e80:	2a45      	cmp	r2, #69	; 0x45
 8009e82:	d000      	beq.n	8009e86 <_strtod_l+0x196>
 8009e84:	e0c5      	b.n	800a012 <_strtod_l+0x322>
 8009e86:	9b06      	ldr	r3, [sp, #24]
 8009e88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e8a:	4303      	orrs	r3, r0
 8009e8c:	4313      	orrs	r3, r2
 8009e8e:	428b      	cmp	r3, r1
 8009e90:	d094      	beq.n	8009dbc <_strtod_l+0xcc>
 8009e92:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009e94:	9308      	str	r3, [sp, #32]
 8009e96:	3301      	adds	r3, #1
 8009e98:	931f      	str	r3, [sp, #124]	; 0x7c
 8009e9a:	9b08      	ldr	r3, [sp, #32]
 8009e9c:	785b      	ldrb	r3, [r3, #1]
 8009e9e:	2b2b      	cmp	r3, #43	; 0x2b
 8009ea0:	d076      	beq.n	8009f90 <_strtod_l+0x2a0>
 8009ea2:	000c      	movs	r4, r1
 8009ea4:	2b2d      	cmp	r3, #45	; 0x2d
 8009ea6:	d179      	bne.n	8009f9c <_strtod_l+0x2ac>
 8009ea8:	2401      	movs	r4, #1
 8009eaa:	e072      	b.n	8009f92 <_strtod_l+0x2a2>
 8009eac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009eae:	2908      	cmp	r1, #8
 8009eb0:	dc09      	bgt.n	8009ec6 <_strtod_l+0x1d6>
 8009eb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009eb4:	4351      	muls	r1, r2
 8009eb6:	185b      	adds	r3, r3, r1
 8009eb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009eba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ebc:	3001      	adds	r0, #1
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	9309      	str	r3, [sp, #36]	; 0x24
 8009ec2:	901f      	str	r0, [sp, #124]	; 0x7c
 8009ec4:	e7c3      	b.n	8009e4e <_strtod_l+0x15e>
 8009ec6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009ec8:	4351      	muls	r1, r2
 8009eca:	185b      	adds	r3, r3, r1
 8009ecc:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ece:	e7f4      	b.n	8009eba <_strtod_l+0x1ca>
 8009ed0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009ed2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ed4:	191c      	adds	r4, r3, r4
 8009ed6:	941f      	str	r4, [sp, #124]	; 0x7c
 8009ed8:	7823      	ldrb	r3, [r4, #0]
 8009eda:	2a00      	cmp	r2, #0
 8009edc:	d039      	beq.n	8009f52 <_strtod_l+0x262>
 8009ede:	900c      	str	r0, [sp, #48]	; 0x30
 8009ee0:	9206      	str	r2, [sp, #24]
 8009ee2:	001a      	movs	r2, r3
 8009ee4:	3a30      	subs	r2, #48	; 0x30
 8009ee6:	2a09      	cmp	r2, #9
 8009ee8:	d912      	bls.n	8009f10 <_strtod_l+0x220>
 8009eea:	2201      	movs	r2, #1
 8009eec:	4694      	mov	ip, r2
 8009eee:	e7c1      	b.n	8009e74 <_strtod_l+0x184>
 8009ef0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009ef2:	3001      	adds	r0, #1
 8009ef4:	1c5a      	adds	r2, r3, #1
 8009ef6:	921f      	str	r2, [sp, #124]	; 0x7c
 8009ef8:	785b      	ldrb	r3, [r3, #1]
 8009efa:	2b30      	cmp	r3, #48	; 0x30
 8009efc:	d0f8      	beq.n	8009ef0 <_strtod_l+0x200>
 8009efe:	001a      	movs	r2, r3
 8009f00:	3a31      	subs	r2, #49	; 0x31
 8009f02:	2a08      	cmp	r2, #8
 8009f04:	d83f      	bhi.n	8009f86 <_strtod_l+0x296>
 8009f06:	900c      	str	r0, [sp, #48]	; 0x30
 8009f08:	2000      	movs	r0, #0
 8009f0a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009f0c:	9006      	str	r0, [sp, #24]
 8009f0e:	9210      	str	r2, [sp, #64]	; 0x40
 8009f10:	001a      	movs	r2, r3
 8009f12:	1c41      	adds	r1, r0, #1
 8009f14:	3a30      	subs	r2, #48	; 0x30
 8009f16:	2b30      	cmp	r3, #48	; 0x30
 8009f18:	d015      	beq.n	8009f46 <_strtod_l+0x256>
 8009f1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f1c:	185b      	adds	r3, r3, r1
 8009f1e:	210a      	movs	r1, #10
 8009f20:	930c      	str	r3, [sp, #48]	; 0x30
 8009f22:	9b06      	ldr	r3, [sp, #24]
 8009f24:	18c4      	adds	r4, r0, r3
 8009f26:	42a3      	cmp	r3, r4
 8009f28:	d115      	bne.n	8009f56 <_strtod_l+0x266>
 8009f2a:	9906      	ldr	r1, [sp, #24]
 8009f2c:	9b06      	ldr	r3, [sp, #24]
 8009f2e:	3101      	adds	r1, #1
 8009f30:	1809      	adds	r1, r1, r0
 8009f32:	181b      	adds	r3, r3, r0
 8009f34:	9106      	str	r1, [sp, #24]
 8009f36:	2b08      	cmp	r3, #8
 8009f38:	dc1b      	bgt.n	8009f72 <_strtod_l+0x282>
 8009f3a:	230a      	movs	r3, #10
 8009f3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009f3e:	434b      	muls	r3, r1
 8009f40:	2100      	movs	r1, #0
 8009f42:	18d3      	adds	r3, r2, r3
 8009f44:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009f48:	0008      	movs	r0, r1
 8009f4a:	1c5a      	adds	r2, r3, #1
 8009f4c:	921f      	str	r2, [sp, #124]	; 0x7c
 8009f4e:	785b      	ldrb	r3, [r3, #1]
 8009f50:	e7c7      	b.n	8009ee2 <_strtod_l+0x1f2>
 8009f52:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f54:	e7d1      	b.n	8009efa <_strtod_l+0x20a>
 8009f56:	2b08      	cmp	r3, #8
 8009f58:	dc04      	bgt.n	8009f64 <_strtod_l+0x274>
 8009f5a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009f5c:	434d      	muls	r5, r1
 8009f5e:	950b      	str	r5, [sp, #44]	; 0x2c
 8009f60:	3301      	adds	r3, #1
 8009f62:	e7e0      	b.n	8009f26 <_strtod_l+0x236>
 8009f64:	1c5d      	adds	r5, r3, #1
 8009f66:	2d10      	cmp	r5, #16
 8009f68:	dcfa      	bgt.n	8009f60 <_strtod_l+0x270>
 8009f6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009f6c:	434d      	muls	r5, r1
 8009f6e:	950f      	str	r5, [sp, #60]	; 0x3c
 8009f70:	e7f6      	b.n	8009f60 <_strtod_l+0x270>
 8009f72:	9b06      	ldr	r3, [sp, #24]
 8009f74:	2100      	movs	r1, #0
 8009f76:	2b10      	cmp	r3, #16
 8009f78:	dce5      	bgt.n	8009f46 <_strtod_l+0x256>
 8009f7a:	230a      	movs	r3, #10
 8009f7c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009f7e:	4343      	muls	r3, r0
 8009f80:	18d3      	adds	r3, r2, r3
 8009f82:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f84:	e7df      	b.n	8009f46 <_strtod_l+0x256>
 8009f86:	2200      	movs	r2, #0
 8009f88:	920c      	str	r2, [sp, #48]	; 0x30
 8009f8a:	9206      	str	r2, [sp, #24]
 8009f8c:	3201      	adds	r2, #1
 8009f8e:	e7ad      	b.n	8009eec <_strtod_l+0x1fc>
 8009f90:	2400      	movs	r4, #0
 8009f92:	9b08      	ldr	r3, [sp, #32]
 8009f94:	3302      	adds	r3, #2
 8009f96:	931f      	str	r3, [sp, #124]	; 0x7c
 8009f98:	9b08      	ldr	r3, [sp, #32]
 8009f9a:	789b      	ldrb	r3, [r3, #2]
 8009f9c:	001a      	movs	r2, r3
 8009f9e:	3a30      	subs	r2, #48	; 0x30
 8009fa0:	2a09      	cmp	r2, #9
 8009fa2:	d913      	bls.n	8009fcc <_strtod_l+0x2dc>
 8009fa4:	9a08      	ldr	r2, [sp, #32]
 8009fa6:	921f      	str	r2, [sp, #124]	; 0x7c
 8009fa8:	2200      	movs	r2, #0
 8009faa:	e031      	b.n	800a010 <_strtod_l+0x320>
 8009fac:	0800dee0 	.word	0x0800dee0
 8009fb0:	0800dc98 	.word	0x0800dc98
 8009fb4:	ffefffff 	.word	0xffefffff
 8009fb8:	00000433 	.word	0x00000433
 8009fbc:	7ff00000 	.word	0x7ff00000
 8009fc0:	7fffffff 	.word	0x7fffffff
 8009fc4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009fc6:	1c5a      	adds	r2, r3, #1
 8009fc8:	921f      	str	r2, [sp, #124]	; 0x7c
 8009fca:	785b      	ldrb	r3, [r3, #1]
 8009fcc:	2b30      	cmp	r3, #48	; 0x30
 8009fce:	d0f9      	beq.n	8009fc4 <_strtod_l+0x2d4>
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	9207      	str	r2, [sp, #28]
 8009fd4:	001a      	movs	r2, r3
 8009fd6:	3a31      	subs	r2, #49	; 0x31
 8009fd8:	2a08      	cmp	r2, #8
 8009fda:	d81a      	bhi.n	800a012 <_strtod_l+0x322>
 8009fdc:	3b30      	subs	r3, #48	; 0x30
 8009fde:	001a      	movs	r2, r3
 8009fe0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009fe2:	9307      	str	r3, [sp, #28]
 8009fe4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009fe6:	1c59      	adds	r1, r3, #1
 8009fe8:	911f      	str	r1, [sp, #124]	; 0x7c
 8009fea:	785b      	ldrb	r3, [r3, #1]
 8009fec:	001d      	movs	r5, r3
 8009fee:	3d30      	subs	r5, #48	; 0x30
 8009ff0:	2d09      	cmp	r5, #9
 8009ff2:	d939      	bls.n	800a068 <_strtod_l+0x378>
 8009ff4:	9d07      	ldr	r5, [sp, #28]
 8009ff6:	1b49      	subs	r1, r1, r5
 8009ff8:	4db0      	ldr	r5, [pc, #704]	; (800a2bc <_strtod_l+0x5cc>)
 8009ffa:	9507      	str	r5, [sp, #28]
 8009ffc:	2908      	cmp	r1, #8
 8009ffe:	dc03      	bgt.n	800a008 <_strtod_l+0x318>
 800a000:	9207      	str	r2, [sp, #28]
 800a002:	42aa      	cmp	r2, r5
 800a004:	dd00      	ble.n	800a008 <_strtod_l+0x318>
 800a006:	9507      	str	r5, [sp, #28]
 800a008:	2c00      	cmp	r4, #0
 800a00a:	d002      	beq.n	800a012 <_strtod_l+0x322>
 800a00c:	9a07      	ldr	r2, [sp, #28]
 800a00e:	4252      	negs	r2, r2
 800a010:	9207      	str	r2, [sp, #28]
 800a012:	9a06      	ldr	r2, [sp, #24]
 800a014:	2a00      	cmp	r2, #0
 800a016:	d14b      	bne.n	800a0b0 <_strtod_l+0x3c0>
 800a018:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a01a:	4310      	orrs	r0, r2
 800a01c:	d000      	beq.n	800a020 <_strtod_l+0x330>
 800a01e:	e6ae      	b.n	8009d7e <_strtod_l+0x8e>
 800a020:	4662      	mov	r2, ip
 800a022:	2a00      	cmp	r2, #0
 800a024:	d000      	beq.n	800a028 <_strtod_l+0x338>
 800a026:	e6c9      	b.n	8009dbc <_strtod_l+0xcc>
 800a028:	2b69      	cmp	r3, #105	; 0x69
 800a02a:	d025      	beq.n	800a078 <_strtod_l+0x388>
 800a02c:	dc21      	bgt.n	800a072 <_strtod_l+0x382>
 800a02e:	2b49      	cmp	r3, #73	; 0x49
 800a030:	d022      	beq.n	800a078 <_strtod_l+0x388>
 800a032:	2b4e      	cmp	r3, #78	; 0x4e
 800a034:	d000      	beq.n	800a038 <_strtod_l+0x348>
 800a036:	e6c1      	b.n	8009dbc <_strtod_l+0xcc>
 800a038:	49a1      	ldr	r1, [pc, #644]	; (800a2c0 <_strtod_l+0x5d0>)
 800a03a:	a81f      	add	r0, sp, #124	; 0x7c
 800a03c:	f001 fe64 	bl	800bd08 <__match>
 800a040:	2800      	cmp	r0, #0
 800a042:	d100      	bne.n	800a046 <_strtod_l+0x356>
 800a044:	e6ba      	b.n	8009dbc <_strtod_l+0xcc>
 800a046:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a048:	781b      	ldrb	r3, [r3, #0]
 800a04a:	2b28      	cmp	r3, #40	; 0x28
 800a04c:	d12a      	bne.n	800a0a4 <_strtod_l+0x3b4>
 800a04e:	499d      	ldr	r1, [pc, #628]	; (800a2c4 <_strtod_l+0x5d4>)
 800a050:	aa22      	add	r2, sp, #136	; 0x88
 800a052:	a81f      	add	r0, sp, #124	; 0x7c
 800a054:	f001 fe6c 	bl	800bd30 <__hexnan>
 800a058:	2805      	cmp	r0, #5
 800a05a:	d123      	bne.n	800a0a4 <_strtod_l+0x3b4>
 800a05c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a05e:	4a9a      	ldr	r2, [pc, #616]	; (800a2c8 <_strtod_l+0x5d8>)
 800a060:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800a062:	431a      	orrs	r2, r3
 800a064:	0017      	movs	r7, r2
 800a066:	e68a      	b.n	8009d7e <_strtod_l+0x8e>
 800a068:	210a      	movs	r1, #10
 800a06a:	434a      	muls	r2, r1
 800a06c:	18d2      	adds	r2, r2, r3
 800a06e:	3a30      	subs	r2, #48	; 0x30
 800a070:	e7b8      	b.n	8009fe4 <_strtod_l+0x2f4>
 800a072:	2b6e      	cmp	r3, #110	; 0x6e
 800a074:	d0e0      	beq.n	800a038 <_strtod_l+0x348>
 800a076:	e6a1      	b.n	8009dbc <_strtod_l+0xcc>
 800a078:	4994      	ldr	r1, [pc, #592]	; (800a2cc <_strtod_l+0x5dc>)
 800a07a:	a81f      	add	r0, sp, #124	; 0x7c
 800a07c:	f001 fe44 	bl	800bd08 <__match>
 800a080:	2800      	cmp	r0, #0
 800a082:	d100      	bne.n	800a086 <_strtod_l+0x396>
 800a084:	e69a      	b.n	8009dbc <_strtod_l+0xcc>
 800a086:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a088:	4991      	ldr	r1, [pc, #580]	; (800a2d0 <_strtod_l+0x5e0>)
 800a08a:	3b01      	subs	r3, #1
 800a08c:	a81f      	add	r0, sp, #124	; 0x7c
 800a08e:	931f      	str	r3, [sp, #124]	; 0x7c
 800a090:	f001 fe3a 	bl	800bd08 <__match>
 800a094:	2800      	cmp	r0, #0
 800a096:	d102      	bne.n	800a09e <_strtod_l+0x3ae>
 800a098:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a09a:	3301      	adds	r3, #1
 800a09c:	931f      	str	r3, [sp, #124]	; 0x7c
 800a09e:	2600      	movs	r6, #0
 800a0a0:	4f89      	ldr	r7, [pc, #548]	; (800a2c8 <_strtod_l+0x5d8>)
 800a0a2:	e66c      	b.n	8009d7e <_strtod_l+0x8e>
 800a0a4:	488b      	ldr	r0, [pc, #556]	; (800a2d4 <_strtod_l+0x5e4>)
 800a0a6:	f002 fe59 	bl	800cd5c <nan>
 800a0aa:	0006      	movs	r6, r0
 800a0ac:	000f      	movs	r7, r1
 800a0ae:	e666      	b.n	8009d7e <_strtod_l+0x8e>
 800a0b0:	9b07      	ldr	r3, [sp, #28]
 800a0b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a0b4:	1a9b      	subs	r3, r3, r2
 800a0b6:	930a      	str	r3, [sp, #40]	; 0x28
 800a0b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d101      	bne.n	800a0c2 <_strtod_l+0x3d2>
 800a0be:	9b06      	ldr	r3, [sp, #24]
 800a0c0:	9309      	str	r3, [sp, #36]	; 0x24
 800a0c2:	9c06      	ldr	r4, [sp, #24]
 800a0c4:	2c10      	cmp	r4, #16
 800a0c6:	dd00      	ble.n	800a0ca <_strtod_l+0x3da>
 800a0c8:	2410      	movs	r4, #16
 800a0ca:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800a0cc:	f7f8 ff7c 	bl	8002fc8 <__aeabi_ui2d>
 800a0d0:	9b06      	ldr	r3, [sp, #24]
 800a0d2:	0006      	movs	r6, r0
 800a0d4:	000f      	movs	r7, r1
 800a0d6:	2b09      	cmp	r3, #9
 800a0d8:	dd15      	ble.n	800a106 <_strtod_l+0x416>
 800a0da:	0022      	movs	r2, r4
 800a0dc:	4b7e      	ldr	r3, [pc, #504]	; (800a2d8 <_strtod_l+0x5e8>)
 800a0de:	3a09      	subs	r2, #9
 800a0e0:	00d2      	lsls	r2, r2, #3
 800a0e2:	189b      	adds	r3, r3, r2
 800a0e4:	681a      	ldr	r2, [r3, #0]
 800a0e6:	685b      	ldr	r3, [r3, #4]
 800a0e8:	f7f8 f8ec 	bl	80022c4 <__aeabi_dmul>
 800a0ec:	0006      	movs	r6, r0
 800a0ee:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a0f0:	000f      	movs	r7, r1
 800a0f2:	f7f8 ff69 	bl	8002fc8 <__aeabi_ui2d>
 800a0f6:	0002      	movs	r2, r0
 800a0f8:	000b      	movs	r3, r1
 800a0fa:	0030      	movs	r0, r6
 800a0fc:	0039      	movs	r1, r7
 800a0fe:	f7f7 f9a3 	bl	8001448 <__aeabi_dadd>
 800a102:	0006      	movs	r6, r0
 800a104:	000f      	movs	r7, r1
 800a106:	9b06      	ldr	r3, [sp, #24]
 800a108:	2b0f      	cmp	r3, #15
 800a10a:	dc39      	bgt.n	800a180 <_strtod_l+0x490>
 800a10c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d100      	bne.n	800a114 <_strtod_l+0x424>
 800a112:	e634      	b.n	8009d7e <_strtod_l+0x8e>
 800a114:	dd24      	ble.n	800a160 <_strtod_l+0x470>
 800a116:	2b16      	cmp	r3, #22
 800a118:	dc09      	bgt.n	800a12e <_strtod_l+0x43e>
 800a11a:	496f      	ldr	r1, [pc, #444]	; (800a2d8 <_strtod_l+0x5e8>)
 800a11c:	00db      	lsls	r3, r3, #3
 800a11e:	18c9      	adds	r1, r1, r3
 800a120:	0032      	movs	r2, r6
 800a122:	6808      	ldr	r0, [r1, #0]
 800a124:	6849      	ldr	r1, [r1, #4]
 800a126:	003b      	movs	r3, r7
 800a128:	f7f8 f8cc 	bl	80022c4 <__aeabi_dmul>
 800a12c:	e7bd      	b.n	800a0aa <_strtod_l+0x3ba>
 800a12e:	2325      	movs	r3, #37	; 0x25
 800a130:	9a06      	ldr	r2, [sp, #24]
 800a132:	1a9b      	subs	r3, r3, r2
 800a134:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a136:	4293      	cmp	r3, r2
 800a138:	db22      	blt.n	800a180 <_strtod_l+0x490>
 800a13a:	240f      	movs	r4, #15
 800a13c:	9b06      	ldr	r3, [sp, #24]
 800a13e:	4d66      	ldr	r5, [pc, #408]	; (800a2d8 <_strtod_l+0x5e8>)
 800a140:	1ae4      	subs	r4, r4, r3
 800a142:	00e1      	lsls	r1, r4, #3
 800a144:	1869      	adds	r1, r5, r1
 800a146:	0032      	movs	r2, r6
 800a148:	6808      	ldr	r0, [r1, #0]
 800a14a:	6849      	ldr	r1, [r1, #4]
 800a14c:	003b      	movs	r3, r7
 800a14e:	f7f8 f8b9 	bl	80022c4 <__aeabi_dmul>
 800a152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a154:	1b1c      	subs	r4, r3, r4
 800a156:	00e4      	lsls	r4, r4, #3
 800a158:	192c      	adds	r4, r5, r4
 800a15a:	6822      	ldr	r2, [r4, #0]
 800a15c:	6863      	ldr	r3, [r4, #4]
 800a15e:	e7e3      	b.n	800a128 <_strtod_l+0x438>
 800a160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a162:	3316      	adds	r3, #22
 800a164:	db0c      	blt.n	800a180 <_strtod_l+0x490>
 800a166:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a168:	9a07      	ldr	r2, [sp, #28]
 800a16a:	0030      	movs	r0, r6
 800a16c:	1a9a      	subs	r2, r3, r2
 800a16e:	4b5a      	ldr	r3, [pc, #360]	; (800a2d8 <_strtod_l+0x5e8>)
 800a170:	00d2      	lsls	r2, r2, #3
 800a172:	189b      	adds	r3, r3, r2
 800a174:	0039      	movs	r1, r7
 800a176:	681a      	ldr	r2, [r3, #0]
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	f7f7 fca1 	bl	8001ac0 <__aeabi_ddiv>
 800a17e:	e794      	b.n	800a0aa <_strtod_l+0x3ba>
 800a180:	9b06      	ldr	r3, [sp, #24]
 800a182:	1b1c      	subs	r4, r3, r4
 800a184:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a186:	18e4      	adds	r4, r4, r3
 800a188:	2c00      	cmp	r4, #0
 800a18a:	dd72      	ble.n	800a272 <_strtod_l+0x582>
 800a18c:	230f      	movs	r3, #15
 800a18e:	0021      	movs	r1, r4
 800a190:	4019      	ands	r1, r3
 800a192:	421c      	tst	r4, r3
 800a194:	d00a      	beq.n	800a1ac <_strtod_l+0x4bc>
 800a196:	00cb      	lsls	r3, r1, #3
 800a198:	494f      	ldr	r1, [pc, #316]	; (800a2d8 <_strtod_l+0x5e8>)
 800a19a:	0032      	movs	r2, r6
 800a19c:	18c9      	adds	r1, r1, r3
 800a19e:	6808      	ldr	r0, [r1, #0]
 800a1a0:	6849      	ldr	r1, [r1, #4]
 800a1a2:	003b      	movs	r3, r7
 800a1a4:	f7f8 f88e 	bl	80022c4 <__aeabi_dmul>
 800a1a8:	0006      	movs	r6, r0
 800a1aa:	000f      	movs	r7, r1
 800a1ac:	230f      	movs	r3, #15
 800a1ae:	439c      	bics	r4, r3
 800a1b0:	d04a      	beq.n	800a248 <_strtod_l+0x558>
 800a1b2:	3326      	adds	r3, #38	; 0x26
 800a1b4:	33ff      	adds	r3, #255	; 0xff
 800a1b6:	429c      	cmp	r4, r3
 800a1b8:	dd22      	ble.n	800a200 <_strtod_l+0x510>
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	9306      	str	r3, [sp, #24]
 800a1be:	9307      	str	r3, [sp, #28]
 800a1c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a1c2:	9309      	str	r3, [sp, #36]	; 0x24
 800a1c4:	2322      	movs	r3, #34	; 0x22
 800a1c6:	2600      	movs	r6, #0
 800a1c8:	9a05      	ldr	r2, [sp, #20]
 800a1ca:	4f3f      	ldr	r7, [pc, #252]	; (800a2c8 <_strtod_l+0x5d8>)
 800a1cc:	6013      	str	r3, [r2, #0]
 800a1ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1d0:	42b3      	cmp	r3, r6
 800a1d2:	d100      	bne.n	800a1d6 <_strtod_l+0x4e6>
 800a1d4:	e5d3      	b.n	8009d7e <_strtod_l+0x8e>
 800a1d6:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a1d8:	9805      	ldr	r0, [sp, #20]
 800a1da:	f001 fec9 	bl	800bf70 <_Bfree>
 800a1de:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a1e0:	9805      	ldr	r0, [sp, #20]
 800a1e2:	f001 fec5 	bl	800bf70 <_Bfree>
 800a1e6:	9907      	ldr	r1, [sp, #28]
 800a1e8:	9805      	ldr	r0, [sp, #20]
 800a1ea:	f001 fec1 	bl	800bf70 <_Bfree>
 800a1ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a1f0:	9805      	ldr	r0, [sp, #20]
 800a1f2:	f001 febd 	bl	800bf70 <_Bfree>
 800a1f6:	9906      	ldr	r1, [sp, #24]
 800a1f8:	9805      	ldr	r0, [sp, #20]
 800a1fa:	f001 feb9 	bl	800bf70 <_Bfree>
 800a1fe:	e5be      	b.n	8009d7e <_strtod_l+0x8e>
 800a200:	2300      	movs	r3, #0
 800a202:	0030      	movs	r0, r6
 800a204:	0039      	movs	r1, r7
 800a206:	4d35      	ldr	r5, [pc, #212]	; (800a2dc <_strtod_l+0x5ec>)
 800a208:	1124      	asrs	r4, r4, #4
 800a20a:	9308      	str	r3, [sp, #32]
 800a20c:	2c01      	cmp	r4, #1
 800a20e:	dc1e      	bgt.n	800a24e <_strtod_l+0x55e>
 800a210:	2b00      	cmp	r3, #0
 800a212:	d001      	beq.n	800a218 <_strtod_l+0x528>
 800a214:	0006      	movs	r6, r0
 800a216:	000f      	movs	r7, r1
 800a218:	4b31      	ldr	r3, [pc, #196]	; (800a2e0 <_strtod_l+0x5f0>)
 800a21a:	0032      	movs	r2, r6
 800a21c:	18ff      	adds	r7, r7, r3
 800a21e:	9b08      	ldr	r3, [sp, #32]
 800a220:	00dd      	lsls	r5, r3, #3
 800a222:	4b2e      	ldr	r3, [pc, #184]	; (800a2dc <_strtod_l+0x5ec>)
 800a224:	195d      	adds	r5, r3, r5
 800a226:	6828      	ldr	r0, [r5, #0]
 800a228:	6869      	ldr	r1, [r5, #4]
 800a22a:	003b      	movs	r3, r7
 800a22c:	f7f8 f84a 	bl	80022c4 <__aeabi_dmul>
 800a230:	4b25      	ldr	r3, [pc, #148]	; (800a2c8 <_strtod_l+0x5d8>)
 800a232:	4a2c      	ldr	r2, [pc, #176]	; (800a2e4 <_strtod_l+0x5f4>)
 800a234:	0006      	movs	r6, r0
 800a236:	400b      	ands	r3, r1
 800a238:	4293      	cmp	r3, r2
 800a23a:	d8be      	bhi.n	800a1ba <_strtod_l+0x4ca>
 800a23c:	4a2a      	ldr	r2, [pc, #168]	; (800a2e8 <_strtod_l+0x5f8>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	d913      	bls.n	800a26a <_strtod_l+0x57a>
 800a242:	2601      	movs	r6, #1
 800a244:	4f29      	ldr	r7, [pc, #164]	; (800a2ec <_strtod_l+0x5fc>)
 800a246:	4276      	negs	r6, r6
 800a248:	2300      	movs	r3, #0
 800a24a:	9308      	str	r3, [sp, #32]
 800a24c:	e087      	b.n	800a35e <_strtod_l+0x66e>
 800a24e:	2201      	movs	r2, #1
 800a250:	4214      	tst	r4, r2
 800a252:	d004      	beq.n	800a25e <_strtod_l+0x56e>
 800a254:	682a      	ldr	r2, [r5, #0]
 800a256:	686b      	ldr	r3, [r5, #4]
 800a258:	f7f8 f834 	bl	80022c4 <__aeabi_dmul>
 800a25c:	2301      	movs	r3, #1
 800a25e:	9a08      	ldr	r2, [sp, #32]
 800a260:	1064      	asrs	r4, r4, #1
 800a262:	3201      	adds	r2, #1
 800a264:	9208      	str	r2, [sp, #32]
 800a266:	3508      	adds	r5, #8
 800a268:	e7d0      	b.n	800a20c <_strtod_l+0x51c>
 800a26a:	23d4      	movs	r3, #212	; 0xd4
 800a26c:	049b      	lsls	r3, r3, #18
 800a26e:	18cf      	adds	r7, r1, r3
 800a270:	e7ea      	b.n	800a248 <_strtod_l+0x558>
 800a272:	2c00      	cmp	r4, #0
 800a274:	d0e8      	beq.n	800a248 <_strtod_l+0x558>
 800a276:	4264      	negs	r4, r4
 800a278:	220f      	movs	r2, #15
 800a27a:	0023      	movs	r3, r4
 800a27c:	4013      	ands	r3, r2
 800a27e:	4214      	tst	r4, r2
 800a280:	d00a      	beq.n	800a298 <_strtod_l+0x5a8>
 800a282:	00da      	lsls	r2, r3, #3
 800a284:	4b14      	ldr	r3, [pc, #80]	; (800a2d8 <_strtod_l+0x5e8>)
 800a286:	0030      	movs	r0, r6
 800a288:	189b      	adds	r3, r3, r2
 800a28a:	0039      	movs	r1, r7
 800a28c:	681a      	ldr	r2, [r3, #0]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	f7f7 fc16 	bl	8001ac0 <__aeabi_ddiv>
 800a294:	0006      	movs	r6, r0
 800a296:	000f      	movs	r7, r1
 800a298:	1124      	asrs	r4, r4, #4
 800a29a:	d0d5      	beq.n	800a248 <_strtod_l+0x558>
 800a29c:	2c1f      	cmp	r4, #31
 800a29e:	dd27      	ble.n	800a2f0 <_strtod_l+0x600>
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	9306      	str	r3, [sp, #24]
 800a2a4:	9307      	str	r3, [sp, #28]
 800a2a6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2a8:	9309      	str	r3, [sp, #36]	; 0x24
 800a2aa:	2322      	movs	r3, #34	; 0x22
 800a2ac:	9a05      	ldr	r2, [sp, #20]
 800a2ae:	2600      	movs	r6, #0
 800a2b0:	6013      	str	r3, [r2, #0]
 800a2b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2b4:	2700      	movs	r7, #0
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d18d      	bne.n	800a1d6 <_strtod_l+0x4e6>
 800a2ba:	e560      	b.n	8009d7e <_strtod_l+0x8e>
 800a2bc:	00004e1f 	.word	0x00004e1f
 800a2c0:	0800dc69 	.word	0x0800dc69
 800a2c4:	0800dcac 	.word	0x0800dcac
 800a2c8:	7ff00000 	.word	0x7ff00000
 800a2cc:	0800dc61 	.word	0x0800dc61
 800a2d0:	0800ddec 	.word	0x0800ddec
 800a2d4:	0800e098 	.word	0x0800e098
 800a2d8:	0800df78 	.word	0x0800df78
 800a2dc:	0800df50 	.word	0x0800df50
 800a2e0:	fcb00000 	.word	0xfcb00000
 800a2e4:	7ca00000 	.word	0x7ca00000
 800a2e8:	7c900000 	.word	0x7c900000
 800a2ec:	7fefffff 	.word	0x7fefffff
 800a2f0:	2310      	movs	r3, #16
 800a2f2:	0022      	movs	r2, r4
 800a2f4:	401a      	ands	r2, r3
 800a2f6:	9208      	str	r2, [sp, #32]
 800a2f8:	421c      	tst	r4, r3
 800a2fa:	d001      	beq.n	800a300 <_strtod_l+0x610>
 800a2fc:	335a      	adds	r3, #90	; 0x5a
 800a2fe:	9308      	str	r3, [sp, #32]
 800a300:	0030      	movs	r0, r6
 800a302:	0039      	movs	r1, r7
 800a304:	2300      	movs	r3, #0
 800a306:	4dc5      	ldr	r5, [pc, #788]	; (800a61c <_strtod_l+0x92c>)
 800a308:	2201      	movs	r2, #1
 800a30a:	4214      	tst	r4, r2
 800a30c:	d004      	beq.n	800a318 <_strtod_l+0x628>
 800a30e:	682a      	ldr	r2, [r5, #0]
 800a310:	686b      	ldr	r3, [r5, #4]
 800a312:	f7f7 ffd7 	bl	80022c4 <__aeabi_dmul>
 800a316:	2301      	movs	r3, #1
 800a318:	1064      	asrs	r4, r4, #1
 800a31a:	3508      	adds	r5, #8
 800a31c:	2c00      	cmp	r4, #0
 800a31e:	d1f3      	bne.n	800a308 <_strtod_l+0x618>
 800a320:	2b00      	cmp	r3, #0
 800a322:	d001      	beq.n	800a328 <_strtod_l+0x638>
 800a324:	0006      	movs	r6, r0
 800a326:	000f      	movs	r7, r1
 800a328:	9b08      	ldr	r3, [sp, #32]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d00f      	beq.n	800a34e <_strtod_l+0x65e>
 800a32e:	236b      	movs	r3, #107	; 0x6b
 800a330:	007a      	lsls	r2, r7, #1
 800a332:	0d52      	lsrs	r2, r2, #21
 800a334:	0039      	movs	r1, r7
 800a336:	1a9b      	subs	r3, r3, r2
 800a338:	2b00      	cmp	r3, #0
 800a33a:	dd08      	ble.n	800a34e <_strtod_l+0x65e>
 800a33c:	2b1f      	cmp	r3, #31
 800a33e:	dc00      	bgt.n	800a342 <_strtod_l+0x652>
 800a340:	e124      	b.n	800a58c <_strtod_l+0x89c>
 800a342:	2600      	movs	r6, #0
 800a344:	2b34      	cmp	r3, #52	; 0x34
 800a346:	dc00      	bgt.n	800a34a <_strtod_l+0x65a>
 800a348:	e119      	b.n	800a57e <_strtod_l+0x88e>
 800a34a:	27dc      	movs	r7, #220	; 0xdc
 800a34c:	04bf      	lsls	r7, r7, #18
 800a34e:	2200      	movs	r2, #0
 800a350:	2300      	movs	r3, #0
 800a352:	0030      	movs	r0, r6
 800a354:	0039      	movs	r1, r7
 800a356:	f7f6 f879 	bl	800044c <__aeabi_dcmpeq>
 800a35a:	2800      	cmp	r0, #0
 800a35c:	d1a0      	bne.n	800a2a0 <_strtod_l+0x5b0>
 800a35e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a360:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a362:	9300      	str	r3, [sp, #0]
 800a364:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a366:	9b06      	ldr	r3, [sp, #24]
 800a368:	9805      	ldr	r0, [sp, #20]
 800a36a:	f001 fe69 	bl	800c040 <__s2b>
 800a36e:	900b      	str	r0, [sp, #44]	; 0x2c
 800a370:	2800      	cmp	r0, #0
 800a372:	d100      	bne.n	800a376 <_strtod_l+0x686>
 800a374:	e721      	b.n	800a1ba <_strtod_l+0x4ca>
 800a376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a378:	9907      	ldr	r1, [sp, #28]
 800a37a:	17da      	asrs	r2, r3, #31
 800a37c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a37e:	1a5b      	subs	r3, r3, r1
 800a380:	401a      	ands	r2, r3
 800a382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a384:	9215      	str	r2, [sp, #84]	; 0x54
 800a386:	43db      	mvns	r3, r3
 800a388:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a38a:	17db      	asrs	r3, r3, #31
 800a38c:	401a      	ands	r2, r3
 800a38e:	2300      	movs	r3, #0
 800a390:	921a      	str	r2, [sp, #104]	; 0x68
 800a392:	9306      	str	r3, [sp, #24]
 800a394:	9307      	str	r3, [sp, #28]
 800a396:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a398:	9805      	ldr	r0, [sp, #20]
 800a39a:	6859      	ldr	r1, [r3, #4]
 800a39c:	f001 fda4 	bl	800bee8 <_Balloc>
 800a3a0:	9009      	str	r0, [sp, #36]	; 0x24
 800a3a2:	2800      	cmp	r0, #0
 800a3a4:	d100      	bne.n	800a3a8 <_strtod_l+0x6b8>
 800a3a6:	e70d      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a3a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a3ac:	691b      	ldr	r3, [r3, #16]
 800a3ae:	310c      	adds	r1, #12
 800a3b0:	1c9a      	adds	r2, r3, #2
 800a3b2:	0092      	lsls	r2, r2, #2
 800a3b4:	300c      	adds	r0, #12
 800a3b6:	930c      	str	r3, [sp, #48]	; 0x30
 800a3b8:	f001 fd8d 	bl	800bed6 <memcpy>
 800a3bc:	ab22      	add	r3, sp, #136	; 0x88
 800a3be:	9301      	str	r3, [sp, #4]
 800a3c0:	ab21      	add	r3, sp, #132	; 0x84
 800a3c2:	9300      	str	r3, [sp, #0]
 800a3c4:	0032      	movs	r2, r6
 800a3c6:	003b      	movs	r3, r7
 800a3c8:	9805      	ldr	r0, [sp, #20]
 800a3ca:	9612      	str	r6, [sp, #72]	; 0x48
 800a3cc:	9713      	str	r7, [sp, #76]	; 0x4c
 800a3ce:	f002 f983 	bl	800c6d8 <__d2b>
 800a3d2:	9020      	str	r0, [sp, #128]	; 0x80
 800a3d4:	2800      	cmp	r0, #0
 800a3d6:	d100      	bne.n	800a3da <_strtod_l+0x6ea>
 800a3d8:	e6f4      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a3da:	2101      	movs	r1, #1
 800a3dc:	9805      	ldr	r0, [sp, #20]
 800a3de:	f001 fec3 	bl	800c168 <__i2b>
 800a3e2:	9007      	str	r0, [sp, #28]
 800a3e4:	2800      	cmp	r0, #0
 800a3e6:	d100      	bne.n	800a3ea <_strtod_l+0x6fa>
 800a3e8:	e6ec      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a3ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3ec:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a3ee:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a3f0:	1ad4      	subs	r4, r2, r3
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	db01      	blt.n	800a3fa <_strtod_l+0x70a>
 800a3f6:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800a3f8:	195d      	adds	r5, r3, r5
 800a3fa:	9908      	ldr	r1, [sp, #32]
 800a3fc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a3fe:	1a5b      	subs	r3, r3, r1
 800a400:	2136      	movs	r1, #54	; 0x36
 800a402:	189b      	adds	r3, r3, r2
 800a404:	1a8a      	subs	r2, r1, r2
 800a406:	4986      	ldr	r1, [pc, #536]	; (800a620 <_strtod_l+0x930>)
 800a408:	2001      	movs	r0, #1
 800a40a:	468c      	mov	ip, r1
 800a40c:	2100      	movs	r1, #0
 800a40e:	3b01      	subs	r3, #1
 800a410:	9110      	str	r1, [sp, #64]	; 0x40
 800a412:	9014      	str	r0, [sp, #80]	; 0x50
 800a414:	4563      	cmp	r3, ip
 800a416:	da07      	bge.n	800a428 <_strtod_l+0x738>
 800a418:	4661      	mov	r1, ip
 800a41a:	1ac9      	subs	r1, r1, r3
 800a41c:	1a52      	subs	r2, r2, r1
 800a41e:	291f      	cmp	r1, #31
 800a420:	dd00      	ble.n	800a424 <_strtod_l+0x734>
 800a422:	e0b8      	b.n	800a596 <_strtod_l+0x8a6>
 800a424:	4088      	lsls	r0, r1
 800a426:	9014      	str	r0, [sp, #80]	; 0x50
 800a428:	18ab      	adds	r3, r5, r2
 800a42a:	930c      	str	r3, [sp, #48]	; 0x30
 800a42c:	18a4      	adds	r4, r4, r2
 800a42e:	9b08      	ldr	r3, [sp, #32]
 800a430:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a432:	191c      	adds	r4, r3, r4
 800a434:	002b      	movs	r3, r5
 800a436:	4295      	cmp	r5, r2
 800a438:	dd00      	ble.n	800a43c <_strtod_l+0x74c>
 800a43a:	0013      	movs	r3, r2
 800a43c:	42a3      	cmp	r3, r4
 800a43e:	dd00      	ble.n	800a442 <_strtod_l+0x752>
 800a440:	0023      	movs	r3, r4
 800a442:	2b00      	cmp	r3, #0
 800a444:	dd04      	ble.n	800a450 <_strtod_l+0x760>
 800a446:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a448:	1ae4      	subs	r4, r4, r3
 800a44a:	1ad2      	subs	r2, r2, r3
 800a44c:	920c      	str	r2, [sp, #48]	; 0x30
 800a44e:	1aed      	subs	r5, r5, r3
 800a450:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a452:	2b00      	cmp	r3, #0
 800a454:	dd17      	ble.n	800a486 <_strtod_l+0x796>
 800a456:	001a      	movs	r2, r3
 800a458:	9907      	ldr	r1, [sp, #28]
 800a45a:	9805      	ldr	r0, [sp, #20]
 800a45c:	f001 ff4a 	bl	800c2f4 <__pow5mult>
 800a460:	9007      	str	r0, [sp, #28]
 800a462:	2800      	cmp	r0, #0
 800a464:	d100      	bne.n	800a468 <_strtod_l+0x778>
 800a466:	e6ad      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a468:	0001      	movs	r1, r0
 800a46a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a46c:	9805      	ldr	r0, [sp, #20]
 800a46e:	f001 fe91 	bl	800c194 <__multiply>
 800a472:	900f      	str	r0, [sp, #60]	; 0x3c
 800a474:	2800      	cmp	r0, #0
 800a476:	d100      	bne.n	800a47a <_strtod_l+0x78a>
 800a478:	e6a4      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a47a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a47c:	9805      	ldr	r0, [sp, #20]
 800a47e:	f001 fd77 	bl	800bf70 <_Bfree>
 800a482:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a484:	9320      	str	r3, [sp, #128]	; 0x80
 800a486:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a488:	2b00      	cmp	r3, #0
 800a48a:	dd00      	ble.n	800a48e <_strtod_l+0x79e>
 800a48c:	e089      	b.n	800a5a2 <_strtod_l+0x8b2>
 800a48e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a490:	2b00      	cmp	r3, #0
 800a492:	dd08      	ble.n	800a4a6 <_strtod_l+0x7b6>
 800a494:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a496:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a498:	9805      	ldr	r0, [sp, #20]
 800a49a:	f001 ff2b 	bl	800c2f4 <__pow5mult>
 800a49e:	9009      	str	r0, [sp, #36]	; 0x24
 800a4a0:	2800      	cmp	r0, #0
 800a4a2:	d100      	bne.n	800a4a6 <_strtod_l+0x7b6>
 800a4a4:	e68e      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a4a6:	2c00      	cmp	r4, #0
 800a4a8:	dd08      	ble.n	800a4bc <_strtod_l+0x7cc>
 800a4aa:	0022      	movs	r2, r4
 800a4ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a4ae:	9805      	ldr	r0, [sp, #20]
 800a4b0:	f001 ff7c 	bl	800c3ac <__lshift>
 800a4b4:	9009      	str	r0, [sp, #36]	; 0x24
 800a4b6:	2800      	cmp	r0, #0
 800a4b8:	d100      	bne.n	800a4bc <_strtod_l+0x7cc>
 800a4ba:	e683      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a4bc:	2d00      	cmp	r5, #0
 800a4be:	dd08      	ble.n	800a4d2 <_strtod_l+0x7e2>
 800a4c0:	002a      	movs	r2, r5
 800a4c2:	9907      	ldr	r1, [sp, #28]
 800a4c4:	9805      	ldr	r0, [sp, #20]
 800a4c6:	f001 ff71 	bl	800c3ac <__lshift>
 800a4ca:	9007      	str	r0, [sp, #28]
 800a4cc:	2800      	cmp	r0, #0
 800a4ce:	d100      	bne.n	800a4d2 <_strtod_l+0x7e2>
 800a4d0:	e678      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a4d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4d4:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a4d6:	9805      	ldr	r0, [sp, #20]
 800a4d8:	f001 fff2 	bl	800c4c0 <__mdiff>
 800a4dc:	9006      	str	r0, [sp, #24]
 800a4de:	2800      	cmp	r0, #0
 800a4e0:	d100      	bne.n	800a4e4 <_strtod_l+0x7f4>
 800a4e2:	e66f      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	68c3      	ldr	r3, [r0, #12]
 800a4e8:	9907      	ldr	r1, [sp, #28]
 800a4ea:	60c2      	str	r2, [r0, #12]
 800a4ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4ee:	f001 ffcb 	bl	800c488 <__mcmp>
 800a4f2:	2800      	cmp	r0, #0
 800a4f4:	da5f      	bge.n	800a5b6 <_strtod_l+0x8c6>
 800a4f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a4f8:	4333      	orrs	r3, r6
 800a4fa:	d000      	beq.n	800a4fe <_strtod_l+0x80e>
 800a4fc:	e08a      	b.n	800a614 <_strtod_l+0x924>
 800a4fe:	033b      	lsls	r3, r7, #12
 800a500:	d000      	beq.n	800a504 <_strtod_l+0x814>
 800a502:	e087      	b.n	800a614 <_strtod_l+0x924>
 800a504:	22d6      	movs	r2, #214	; 0xd6
 800a506:	4b47      	ldr	r3, [pc, #284]	; (800a624 <_strtod_l+0x934>)
 800a508:	04d2      	lsls	r2, r2, #19
 800a50a:	403b      	ands	r3, r7
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d800      	bhi.n	800a512 <_strtod_l+0x822>
 800a510:	e080      	b.n	800a614 <_strtod_l+0x924>
 800a512:	9b06      	ldr	r3, [sp, #24]
 800a514:	695b      	ldr	r3, [r3, #20]
 800a516:	930a      	str	r3, [sp, #40]	; 0x28
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d104      	bne.n	800a526 <_strtod_l+0x836>
 800a51c:	9b06      	ldr	r3, [sp, #24]
 800a51e:	691b      	ldr	r3, [r3, #16]
 800a520:	930a      	str	r3, [sp, #40]	; 0x28
 800a522:	2b01      	cmp	r3, #1
 800a524:	dd76      	ble.n	800a614 <_strtod_l+0x924>
 800a526:	9906      	ldr	r1, [sp, #24]
 800a528:	2201      	movs	r2, #1
 800a52a:	9805      	ldr	r0, [sp, #20]
 800a52c:	f001 ff3e 	bl	800c3ac <__lshift>
 800a530:	9907      	ldr	r1, [sp, #28]
 800a532:	9006      	str	r0, [sp, #24]
 800a534:	f001 ffa8 	bl	800c488 <__mcmp>
 800a538:	2800      	cmp	r0, #0
 800a53a:	dd6b      	ble.n	800a614 <_strtod_l+0x924>
 800a53c:	9908      	ldr	r1, [sp, #32]
 800a53e:	003b      	movs	r3, r7
 800a540:	4a38      	ldr	r2, [pc, #224]	; (800a624 <_strtod_l+0x934>)
 800a542:	2900      	cmp	r1, #0
 800a544:	d100      	bne.n	800a548 <_strtod_l+0x858>
 800a546:	e092      	b.n	800a66e <_strtod_l+0x97e>
 800a548:	0011      	movs	r1, r2
 800a54a:	20d6      	movs	r0, #214	; 0xd6
 800a54c:	4039      	ands	r1, r7
 800a54e:	04c0      	lsls	r0, r0, #19
 800a550:	4281      	cmp	r1, r0
 800a552:	dd00      	ble.n	800a556 <_strtod_l+0x866>
 800a554:	e08b      	b.n	800a66e <_strtod_l+0x97e>
 800a556:	23dc      	movs	r3, #220	; 0xdc
 800a558:	049b      	lsls	r3, r3, #18
 800a55a:	4299      	cmp	r1, r3
 800a55c:	dc00      	bgt.n	800a560 <_strtod_l+0x870>
 800a55e:	e6a4      	b.n	800a2aa <_strtod_l+0x5ba>
 800a560:	0030      	movs	r0, r6
 800a562:	0039      	movs	r1, r7
 800a564:	2200      	movs	r2, #0
 800a566:	4b30      	ldr	r3, [pc, #192]	; (800a628 <_strtod_l+0x938>)
 800a568:	f7f7 feac 	bl	80022c4 <__aeabi_dmul>
 800a56c:	0006      	movs	r6, r0
 800a56e:	000f      	movs	r7, r1
 800a570:	4308      	orrs	r0, r1
 800a572:	d000      	beq.n	800a576 <_strtod_l+0x886>
 800a574:	e62f      	b.n	800a1d6 <_strtod_l+0x4e6>
 800a576:	2322      	movs	r3, #34	; 0x22
 800a578:	9a05      	ldr	r2, [sp, #20]
 800a57a:	6013      	str	r3, [r2, #0]
 800a57c:	e62b      	b.n	800a1d6 <_strtod_l+0x4e6>
 800a57e:	234b      	movs	r3, #75	; 0x4b
 800a580:	1a9a      	subs	r2, r3, r2
 800a582:	3b4c      	subs	r3, #76	; 0x4c
 800a584:	4093      	lsls	r3, r2
 800a586:	4019      	ands	r1, r3
 800a588:	000f      	movs	r7, r1
 800a58a:	e6e0      	b.n	800a34e <_strtod_l+0x65e>
 800a58c:	2201      	movs	r2, #1
 800a58e:	4252      	negs	r2, r2
 800a590:	409a      	lsls	r2, r3
 800a592:	4016      	ands	r6, r2
 800a594:	e6db      	b.n	800a34e <_strtod_l+0x65e>
 800a596:	4925      	ldr	r1, [pc, #148]	; (800a62c <_strtod_l+0x93c>)
 800a598:	1acb      	subs	r3, r1, r3
 800a59a:	0001      	movs	r1, r0
 800a59c:	4099      	lsls	r1, r3
 800a59e:	9110      	str	r1, [sp, #64]	; 0x40
 800a5a0:	e741      	b.n	800a426 <_strtod_l+0x736>
 800a5a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5a4:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a5a6:	9805      	ldr	r0, [sp, #20]
 800a5a8:	f001 ff00 	bl	800c3ac <__lshift>
 800a5ac:	9020      	str	r0, [sp, #128]	; 0x80
 800a5ae:	2800      	cmp	r0, #0
 800a5b0:	d000      	beq.n	800a5b4 <_strtod_l+0x8c4>
 800a5b2:	e76c      	b.n	800a48e <_strtod_l+0x79e>
 800a5b4:	e606      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a5b6:	970c      	str	r7, [sp, #48]	; 0x30
 800a5b8:	2800      	cmp	r0, #0
 800a5ba:	d176      	bne.n	800a6aa <_strtod_l+0x9ba>
 800a5bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a5be:	033b      	lsls	r3, r7, #12
 800a5c0:	0b1b      	lsrs	r3, r3, #12
 800a5c2:	2a00      	cmp	r2, #0
 800a5c4:	d038      	beq.n	800a638 <_strtod_l+0x948>
 800a5c6:	4a1a      	ldr	r2, [pc, #104]	; (800a630 <_strtod_l+0x940>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d138      	bne.n	800a63e <_strtod_l+0x94e>
 800a5cc:	2201      	movs	r2, #1
 800a5ce:	9b08      	ldr	r3, [sp, #32]
 800a5d0:	4252      	negs	r2, r2
 800a5d2:	0031      	movs	r1, r6
 800a5d4:	0010      	movs	r0, r2
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d00b      	beq.n	800a5f2 <_strtod_l+0x902>
 800a5da:	24d4      	movs	r4, #212	; 0xd4
 800a5dc:	4b11      	ldr	r3, [pc, #68]	; (800a624 <_strtod_l+0x934>)
 800a5de:	0010      	movs	r0, r2
 800a5e0:	403b      	ands	r3, r7
 800a5e2:	04e4      	lsls	r4, r4, #19
 800a5e4:	42a3      	cmp	r3, r4
 800a5e6:	d804      	bhi.n	800a5f2 <_strtod_l+0x902>
 800a5e8:	306c      	adds	r0, #108	; 0x6c
 800a5ea:	0d1b      	lsrs	r3, r3, #20
 800a5ec:	1ac3      	subs	r3, r0, r3
 800a5ee:	409a      	lsls	r2, r3
 800a5f0:	0010      	movs	r0, r2
 800a5f2:	4281      	cmp	r1, r0
 800a5f4:	d123      	bne.n	800a63e <_strtod_l+0x94e>
 800a5f6:	4b0f      	ldr	r3, [pc, #60]	; (800a634 <_strtod_l+0x944>)
 800a5f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5fa:	429a      	cmp	r2, r3
 800a5fc:	d102      	bne.n	800a604 <_strtod_l+0x914>
 800a5fe:	1c4b      	adds	r3, r1, #1
 800a600:	d100      	bne.n	800a604 <_strtod_l+0x914>
 800a602:	e5df      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a604:	4b07      	ldr	r3, [pc, #28]	; (800a624 <_strtod_l+0x934>)
 800a606:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a608:	2600      	movs	r6, #0
 800a60a:	401a      	ands	r2, r3
 800a60c:	0013      	movs	r3, r2
 800a60e:	2280      	movs	r2, #128	; 0x80
 800a610:	0352      	lsls	r2, r2, #13
 800a612:	189f      	adds	r7, r3, r2
 800a614:	9b08      	ldr	r3, [sp, #32]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d1a2      	bne.n	800a560 <_strtod_l+0x870>
 800a61a:	e5dc      	b.n	800a1d6 <_strtod_l+0x4e6>
 800a61c:	0800dcc0 	.word	0x0800dcc0
 800a620:	fffffc02 	.word	0xfffffc02
 800a624:	7ff00000 	.word	0x7ff00000
 800a628:	39500000 	.word	0x39500000
 800a62c:	fffffbe2 	.word	0xfffffbe2
 800a630:	000fffff 	.word	0x000fffff
 800a634:	7fefffff 	.word	0x7fefffff
 800a638:	4333      	orrs	r3, r6
 800a63a:	d100      	bne.n	800a63e <_strtod_l+0x94e>
 800a63c:	e77e      	b.n	800a53c <_strtod_l+0x84c>
 800a63e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a640:	2b00      	cmp	r3, #0
 800a642:	d01d      	beq.n	800a680 <_strtod_l+0x990>
 800a644:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a646:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a648:	4213      	tst	r3, r2
 800a64a:	d0e3      	beq.n	800a614 <_strtod_l+0x924>
 800a64c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a64e:	0030      	movs	r0, r6
 800a650:	0039      	movs	r1, r7
 800a652:	9a08      	ldr	r2, [sp, #32]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d017      	beq.n	800a688 <_strtod_l+0x998>
 800a658:	f7ff fb32 	bl	8009cc0 <sulp>
 800a65c:	0002      	movs	r2, r0
 800a65e:	000b      	movs	r3, r1
 800a660:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a662:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a664:	f7f6 fef0 	bl	8001448 <__aeabi_dadd>
 800a668:	0006      	movs	r6, r0
 800a66a:	000f      	movs	r7, r1
 800a66c:	e7d2      	b.n	800a614 <_strtod_l+0x924>
 800a66e:	2601      	movs	r6, #1
 800a670:	4013      	ands	r3, r2
 800a672:	4a99      	ldr	r2, [pc, #612]	; (800a8d8 <_strtod_l+0xbe8>)
 800a674:	4276      	negs	r6, r6
 800a676:	189b      	adds	r3, r3, r2
 800a678:	4a98      	ldr	r2, [pc, #608]	; (800a8dc <_strtod_l+0xbec>)
 800a67a:	431a      	orrs	r2, r3
 800a67c:	0017      	movs	r7, r2
 800a67e:	e7c9      	b.n	800a614 <_strtod_l+0x924>
 800a680:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a682:	4233      	tst	r3, r6
 800a684:	d0c6      	beq.n	800a614 <_strtod_l+0x924>
 800a686:	e7e1      	b.n	800a64c <_strtod_l+0x95c>
 800a688:	f7ff fb1a 	bl	8009cc0 <sulp>
 800a68c:	0002      	movs	r2, r0
 800a68e:	000b      	movs	r3, r1
 800a690:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a692:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a694:	f7f8 f882 	bl	800279c <__aeabi_dsub>
 800a698:	2200      	movs	r2, #0
 800a69a:	2300      	movs	r3, #0
 800a69c:	0006      	movs	r6, r0
 800a69e:	000f      	movs	r7, r1
 800a6a0:	f7f5 fed4 	bl	800044c <__aeabi_dcmpeq>
 800a6a4:	2800      	cmp	r0, #0
 800a6a6:	d0b5      	beq.n	800a614 <_strtod_l+0x924>
 800a6a8:	e5ff      	b.n	800a2aa <_strtod_l+0x5ba>
 800a6aa:	9907      	ldr	r1, [sp, #28]
 800a6ac:	9806      	ldr	r0, [sp, #24]
 800a6ae:	f002 f877 	bl	800c7a0 <__ratio>
 800a6b2:	2380      	movs	r3, #128	; 0x80
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	05db      	lsls	r3, r3, #23
 800a6b8:	0004      	movs	r4, r0
 800a6ba:	000d      	movs	r5, r1
 800a6bc:	f7f5 fed6 	bl	800046c <__aeabi_dcmple>
 800a6c0:	2800      	cmp	r0, #0
 800a6c2:	d075      	beq.n	800a7b0 <_strtod_l+0xac0>
 800a6c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d047      	beq.n	800a75a <_strtod_l+0xa6a>
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	4c84      	ldr	r4, [pc, #528]	; (800a8e0 <_strtod_l+0xbf0>)
 800a6ce:	2500      	movs	r5, #0
 800a6d0:	9310      	str	r3, [sp, #64]	; 0x40
 800a6d2:	9411      	str	r4, [sp, #68]	; 0x44
 800a6d4:	4c82      	ldr	r4, [pc, #520]	; (800a8e0 <_strtod_l+0xbf0>)
 800a6d6:	4a83      	ldr	r2, [pc, #524]	; (800a8e4 <_strtod_l+0xbf4>)
 800a6d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6da:	4013      	ands	r3, r2
 800a6dc:	9314      	str	r3, [sp, #80]	; 0x50
 800a6de:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a6e0:	4b81      	ldr	r3, [pc, #516]	; (800a8e8 <_strtod_l+0xbf8>)
 800a6e2:	429a      	cmp	r2, r3
 800a6e4:	d000      	beq.n	800a6e8 <_strtod_l+0x9f8>
 800a6e6:	e0ac      	b.n	800a842 <_strtod_l+0xb52>
 800a6e8:	4a80      	ldr	r2, [pc, #512]	; (800a8ec <_strtod_l+0xbfc>)
 800a6ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6ec:	4694      	mov	ip, r2
 800a6ee:	4463      	add	r3, ip
 800a6f0:	001f      	movs	r7, r3
 800a6f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a6f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6f6:	0030      	movs	r0, r6
 800a6f8:	0039      	movs	r1, r7
 800a6fa:	920c      	str	r2, [sp, #48]	; 0x30
 800a6fc:	930d      	str	r3, [sp, #52]	; 0x34
 800a6fe:	f001 ff77 	bl	800c5f0 <__ulp>
 800a702:	0002      	movs	r2, r0
 800a704:	000b      	movs	r3, r1
 800a706:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a708:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a70a:	f7f7 fddb 	bl	80022c4 <__aeabi_dmul>
 800a70e:	0032      	movs	r2, r6
 800a710:	003b      	movs	r3, r7
 800a712:	f7f6 fe99 	bl	8001448 <__aeabi_dadd>
 800a716:	4a73      	ldr	r2, [pc, #460]	; (800a8e4 <_strtod_l+0xbf4>)
 800a718:	4b75      	ldr	r3, [pc, #468]	; (800a8f0 <_strtod_l+0xc00>)
 800a71a:	0006      	movs	r6, r0
 800a71c:	400a      	ands	r2, r1
 800a71e:	429a      	cmp	r2, r3
 800a720:	d95e      	bls.n	800a7e0 <_strtod_l+0xaf0>
 800a722:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a724:	4b73      	ldr	r3, [pc, #460]	; (800a8f4 <_strtod_l+0xc04>)
 800a726:	429a      	cmp	r2, r3
 800a728:	d103      	bne.n	800a732 <_strtod_l+0xa42>
 800a72a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a72c:	3301      	adds	r3, #1
 800a72e:	d100      	bne.n	800a732 <_strtod_l+0xa42>
 800a730:	e548      	b.n	800a1c4 <_strtod_l+0x4d4>
 800a732:	2601      	movs	r6, #1
 800a734:	4f6f      	ldr	r7, [pc, #444]	; (800a8f4 <_strtod_l+0xc04>)
 800a736:	4276      	negs	r6, r6
 800a738:	9920      	ldr	r1, [sp, #128]	; 0x80
 800a73a:	9805      	ldr	r0, [sp, #20]
 800a73c:	f001 fc18 	bl	800bf70 <_Bfree>
 800a740:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a742:	9805      	ldr	r0, [sp, #20]
 800a744:	f001 fc14 	bl	800bf70 <_Bfree>
 800a748:	9907      	ldr	r1, [sp, #28]
 800a74a:	9805      	ldr	r0, [sp, #20]
 800a74c:	f001 fc10 	bl	800bf70 <_Bfree>
 800a750:	9906      	ldr	r1, [sp, #24]
 800a752:	9805      	ldr	r0, [sp, #20]
 800a754:	f001 fc0c 	bl	800bf70 <_Bfree>
 800a758:	e61d      	b.n	800a396 <_strtod_l+0x6a6>
 800a75a:	2e00      	cmp	r6, #0
 800a75c:	d11c      	bne.n	800a798 <_strtod_l+0xaa8>
 800a75e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a760:	031b      	lsls	r3, r3, #12
 800a762:	d11f      	bne.n	800a7a4 <_strtod_l+0xab4>
 800a764:	2200      	movs	r2, #0
 800a766:	0020      	movs	r0, r4
 800a768:	0029      	movs	r1, r5
 800a76a:	4b5d      	ldr	r3, [pc, #372]	; (800a8e0 <_strtod_l+0xbf0>)
 800a76c:	f7f5 fe74 	bl	8000458 <__aeabi_dcmplt>
 800a770:	2800      	cmp	r0, #0
 800a772:	d11a      	bne.n	800a7aa <_strtod_l+0xaba>
 800a774:	0020      	movs	r0, r4
 800a776:	0029      	movs	r1, r5
 800a778:	2200      	movs	r2, #0
 800a77a:	4b5f      	ldr	r3, [pc, #380]	; (800a8f8 <_strtod_l+0xc08>)
 800a77c:	f7f7 fda2 	bl	80022c4 <__aeabi_dmul>
 800a780:	0005      	movs	r5, r0
 800a782:	000c      	movs	r4, r1
 800a784:	2380      	movs	r3, #128	; 0x80
 800a786:	061b      	lsls	r3, r3, #24
 800a788:	18e3      	adds	r3, r4, r3
 800a78a:	951c      	str	r5, [sp, #112]	; 0x70
 800a78c:	931d      	str	r3, [sp, #116]	; 0x74
 800a78e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a790:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a792:	9210      	str	r2, [sp, #64]	; 0x40
 800a794:	9311      	str	r3, [sp, #68]	; 0x44
 800a796:	e79e      	b.n	800a6d6 <_strtod_l+0x9e6>
 800a798:	2e01      	cmp	r6, #1
 800a79a:	d103      	bne.n	800a7a4 <_strtod_l+0xab4>
 800a79c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d100      	bne.n	800a7a4 <_strtod_l+0xab4>
 800a7a2:	e582      	b.n	800a2aa <_strtod_l+0x5ba>
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	4c55      	ldr	r4, [pc, #340]	; (800a8fc <_strtod_l+0xc0c>)
 800a7a8:	e791      	b.n	800a6ce <_strtod_l+0x9de>
 800a7aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a7ac:	4c52      	ldr	r4, [pc, #328]	; (800a8f8 <_strtod_l+0xc08>)
 800a7ae:	e7e9      	b.n	800a784 <_strtod_l+0xa94>
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	0020      	movs	r0, r4
 800a7b4:	0029      	movs	r1, r5
 800a7b6:	4b50      	ldr	r3, [pc, #320]	; (800a8f8 <_strtod_l+0xc08>)
 800a7b8:	f7f7 fd84 	bl	80022c4 <__aeabi_dmul>
 800a7bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a7be:	0005      	movs	r5, r0
 800a7c0:	000b      	movs	r3, r1
 800a7c2:	000c      	movs	r4, r1
 800a7c4:	2a00      	cmp	r2, #0
 800a7c6:	d107      	bne.n	800a7d8 <_strtod_l+0xae8>
 800a7c8:	2280      	movs	r2, #128	; 0x80
 800a7ca:	0612      	lsls	r2, r2, #24
 800a7cc:	188b      	adds	r3, r1, r2
 800a7ce:	9016      	str	r0, [sp, #88]	; 0x58
 800a7d0:	9317      	str	r3, [sp, #92]	; 0x5c
 800a7d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a7d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a7d6:	e7dc      	b.n	800a792 <_strtod_l+0xaa2>
 800a7d8:	0002      	movs	r2, r0
 800a7da:	9216      	str	r2, [sp, #88]	; 0x58
 800a7dc:	9317      	str	r3, [sp, #92]	; 0x5c
 800a7de:	e7f8      	b.n	800a7d2 <_strtod_l+0xae2>
 800a7e0:	23d4      	movs	r3, #212	; 0xd4
 800a7e2:	049b      	lsls	r3, r3, #18
 800a7e4:	18cf      	adds	r7, r1, r3
 800a7e6:	9b08      	ldr	r3, [sp, #32]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d1a5      	bne.n	800a738 <_strtod_l+0xa48>
 800a7ec:	4b3d      	ldr	r3, [pc, #244]	; (800a8e4 <_strtod_l+0xbf4>)
 800a7ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a7f0:	403b      	ands	r3, r7
 800a7f2:	429a      	cmp	r2, r3
 800a7f4:	d1a0      	bne.n	800a738 <_strtod_l+0xa48>
 800a7f6:	0028      	movs	r0, r5
 800a7f8:	0021      	movs	r1, r4
 800a7fa:	f7f5 fec5 	bl	8000588 <__aeabi_d2lz>
 800a7fe:	f7f5 feff 	bl	8000600 <__aeabi_l2d>
 800a802:	0002      	movs	r2, r0
 800a804:	000b      	movs	r3, r1
 800a806:	0028      	movs	r0, r5
 800a808:	0021      	movs	r1, r4
 800a80a:	f7f7 ffc7 	bl	800279c <__aeabi_dsub>
 800a80e:	033b      	lsls	r3, r7, #12
 800a810:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a812:	0b1b      	lsrs	r3, r3, #12
 800a814:	4333      	orrs	r3, r6
 800a816:	4313      	orrs	r3, r2
 800a818:	0004      	movs	r4, r0
 800a81a:	000d      	movs	r5, r1
 800a81c:	4a38      	ldr	r2, [pc, #224]	; (800a900 <_strtod_l+0xc10>)
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d055      	beq.n	800a8ce <_strtod_l+0xbde>
 800a822:	4b38      	ldr	r3, [pc, #224]	; (800a904 <_strtod_l+0xc14>)
 800a824:	f7f5 fe18 	bl	8000458 <__aeabi_dcmplt>
 800a828:	2800      	cmp	r0, #0
 800a82a:	d000      	beq.n	800a82e <_strtod_l+0xb3e>
 800a82c:	e4d3      	b.n	800a1d6 <_strtod_l+0x4e6>
 800a82e:	0020      	movs	r0, r4
 800a830:	0029      	movs	r1, r5
 800a832:	4a35      	ldr	r2, [pc, #212]	; (800a908 <_strtod_l+0xc18>)
 800a834:	4b30      	ldr	r3, [pc, #192]	; (800a8f8 <_strtod_l+0xc08>)
 800a836:	f7f5 fe23 	bl	8000480 <__aeabi_dcmpgt>
 800a83a:	2800      	cmp	r0, #0
 800a83c:	d100      	bne.n	800a840 <_strtod_l+0xb50>
 800a83e:	e77b      	b.n	800a738 <_strtod_l+0xa48>
 800a840:	e4c9      	b.n	800a1d6 <_strtod_l+0x4e6>
 800a842:	9b08      	ldr	r3, [sp, #32]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d02b      	beq.n	800a8a0 <_strtod_l+0xbb0>
 800a848:	23d4      	movs	r3, #212	; 0xd4
 800a84a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a84c:	04db      	lsls	r3, r3, #19
 800a84e:	429a      	cmp	r2, r3
 800a850:	d826      	bhi.n	800a8a0 <_strtod_l+0xbb0>
 800a852:	0028      	movs	r0, r5
 800a854:	0021      	movs	r1, r4
 800a856:	4a2d      	ldr	r2, [pc, #180]	; (800a90c <_strtod_l+0xc1c>)
 800a858:	4b2d      	ldr	r3, [pc, #180]	; (800a910 <_strtod_l+0xc20>)
 800a85a:	f7f5 fe07 	bl	800046c <__aeabi_dcmple>
 800a85e:	2800      	cmp	r0, #0
 800a860:	d017      	beq.n	800a892 <_strtod_l+0xba2>
 800a862:	0028      	movs	r0, r5
 800a864:	0021      	movs	r1, r4
 800a866:	f7f5 fe71 	bl	800054c <__aeabi_d2uiz>
 800a86a:	2800      	cmp	r0, #0
 800a86c:	d100      	bne.n	800a870 <_strtod_l+0xb80>
 800a86e:	3001      	adds	r0, #1
 800a870:	f7f8 fbaa 	bl	8002fc8 <__aeabi_ui2d>
 800a874:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a876:	0005      	movs	r5, r0
 800a878:	000b      	movs	r3, r1
 800a87a:	000c      	movs	r4, r1
 800a87c:	2a00      	cmp	r2, #0
 800a87e:	d122      	bne.n	800a8c6 <_strtod_l+0xbd6>
 800a880:	2280      	movs	r2, #128	; 0x80
 800a882:	0612      	lsls	r2, r2, #24
 800a884:	188b      	adds	r3, r1, r2
 800a886:	9018      	str	r0, [sp, #96]	; 0x60
 800a888:	9319      	str	r3, [sp, #100]	; 0x64
 800a88a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a88c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a88e:	9210      	str	r2, [sp, #64]	; 0x40
 800a890:	9311      	str	r3, [sp, #68]	; 0x44
 800a892:	22d6      	movs	r2, #214	; 0xd6
 800a894:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a896:	04d2      	lsls	r2, r2, #19
 800a898:	189b      	adds	r3, r3, r2
 800a89a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a89c:	1a9b      	subs	r3, r3, r2
 800a89e:	9311      	str	r3, [sp, #68]	; 0x44
 800a8a0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a8a2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a8a4:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800a8a6:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800a8a8:	f001 fea2 	bl	800c5f0 <__ulp>
 800a8ac:	0002      	movs	r2, r0
 800a8ae:	000b      	movs	r3, r1
 800a8b0:	0030      	movs	r0, r6
 800a8b2:	0039      	movs	r1, r7
 800a8b4:	f7f7 fd06 	bl	80022c4 <__aeabi_dmul>
 800a8b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a8ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a8bc:	f7f6 fdc4 	bl	8001448 <__aeabi_dadd>
 800a8c0:	0006      	movs	r6, r0
 800a8c2:	000f      	movs	r7, r1
 800a8c4:	e78f      	b.n	800a7e6 <_strtod_l+0xaf6>
 800a8c6:	0002      	movs	r2, r0
 800a8c8:	9218      	str	r2, [sp, #96]	; 0x60
 800a8ca:	9319      	str	r3, [sp, #100]	; 0x64
 800a8cc:	e7dd      	b.n	800a88a <_strtod_l+0xb9a>
 800a8ce:	4b11      	ldr	r3, [pc, #68]	; (800a914 <_strtod_l+0xc24>)
 800a8d0:	f7f5 fdc2 	bl	8000458 <__aeabi_dcmplt>
 800a8d4:	e7b1      	b.n	800a83a <_strtod_l+0xb4a>
 800a8d6:	46c0      	nop			; (mov r8, r8)
 800a8d8:	fff00000 	.word	0xfff00000
 800a8dc:	000fffff 	.word	0x000fffff
 800a8e0:	3ff00000 	.word	0x3ff00000
 800a8e4:	7ff00000 	.word	0x7ff00000
 800a8e8:	7fe00000 	.word	0x7fe00000
 800a8ec:	fcb00000 	.word	0xfcb00000
 800a8f0:	7c9fffff 	.word	0x7c9fffff
 800a8f4:	7fefffff 	.word	0x7fefffff
 800a8f8:	3fe00000 	.word	0x3fe00000
 800a8fc:	bff00000 	.word	0xbff00000
 800a900:	94a03595 	.word	0x94a03595
 800a904:	3fdfffff 	.word	0x3fdfffff
 800a908:	35afe535 	.word	0x35afe535
 800a90c:	ffc00000 	.word	0xffc00000
 800a910:	41dfffff 	.word	0x41dfffff
 800a914:	3fcfffff 	.word	0x3fcfffff

0800a918 <_strtod_r>:
 800a918:	b510      	push	{r4, lr}
 800a91a:	4b02      	ldr	r3, [pc, #8]	; (800a924 <_strtod_r+0xc>)
 800a91c:	f7ff f9e8 	bl	8009cf0 <_strtod_l>
 800a920:	bd10      	pop	{r4, pc}
 800a922:	46c0      	nop			; (mov r8, r8)
 800a924:	20000214 	.word	0x20000214

0800a928 <_strtol_l.constprop.0>:
 800a928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a92a:	b087      	sub	sp, #28
 800a92c:	001e      	movs	r6, r3
 800a92e:	9005      	str	r0, [sp, #20]
 800a930:	9101      	str	r1, [sp, #4]
 800a932:	9202      	str	r2, [sp, #8]
 800a934:	2b01      	cmp	r3, #1
 800a936:	d045      	beq.n	800a9c4 <_strtol_l.constprop.0+0x9c>
 800a938:	000b      	movs	r3, r1
 800a93a:	2e24      	cmp	r6, #36	; 0x24
 800a93c:	d842      	bhi.n	800a9c4 <_strtol_l.constprop.0+0x9c>
 800a93e:	4a3f      	ldr	r2, [pc, #252]	; (800aa3c <_strtol_l.constprop.0+0x114>)
 800a940:	2108      	movs	r1, #8
 800a942:	4694      	mov	ip, r2
 800a944:	001a      	movs	r2, r3
 800a946:	4660      	mov	r0, ip
 800a948:	7814      	ldrb	r4, [r2, #0]
 800a94a:	3301      	adds	r3, #1
 800a94c:	5d00      	ldrb	r0, [r0, r4]
 800a94e:	001d      	movs	r5, r3
 800a950:	0007      	movs	r7, r0
 800a952:	400f      	ands	r7, r1
 800a954:	4208      	tst	r0, r1
 800a956:	d1f5      	bne.n	800a944 <_strtol_l.constprop.0+0x1c>
 800a958:	2c2d      	cmp	r4, #45	; 0x2d
 800a95a:	d13a      	bne.n	800a9d2 <_strtol_l.constprop.0+0xaa>
 800a95c:	2701      	movs	r7, #1
 800a95e:	781c      	ldrb	r4, [r3, #0]
 800a960:	1c95      	adds	r5, r2, #2
 800a962:	2e00      	cmp	r6, #0
 800a964:	d065      	beq.n	800aa32 <_strtol_l.constprop.0+0x10a>
 800a966:	2e10      	cmp	r6, #16
 800a968:	d109      	bne.n	800a97e <_strtol_l.constprop.0+0x56>
 800a96a:	2c30      	cmp	r4, #48	; 0x30
 800a96c:	d107      	bne.n	800a97e <_strtol_l.constprop.0+0x56>
 800a96e:	2220      	movs	r2, #32
 800a970:	782b      	ldrb	r3, [r5, #0]
 800a972:	4393      	bics	r3, r2
 800a974:	2b58      	cmp	r3, #88	; 0x58
 800a976:	d157      	bne.n	800aa28 <_strtol_l.constprop.0+0x100>
 800a978:	2610      	movs	r6, #16
 800a97a:	786c      	ldrb	r4, [r5, #1]
 800a97c:	3502      	adds	r5, #2
 800a97e:	4b30      	ldr	r3, [pc, #192]	; (800aa40 <_strtol_l.constprop.0+0x118>)
 800a980:	0031      	movs	r1, r6
 800a982:	18fb      	adds	r3, r7, r3
 800a984:	0018      	movs	r0, r3
 800a986:	9303      	str	r3, [sp, #12]
 800a988:	f7f5 fc60 	bl	800024c <__aeabi_uidivmod>
 800a98c:	2300      	movs	r3, #0
 800a98e:	2201      	movs	r2, #1
 800a990:	4684      	mov	ip, r0
 800a992:	0018      	movs	r0, r3
 800a994:	9104      	str	r1, [sp, #16]
 800a996:	4252      	negs	r2, r2
 800a998:	0021      	movs	r1, r4
 800a99a:	3930      	subs	r1, #48	; 0x30
 800a99c:	2909      	cmp	r1, #9
 800a99e:	d81d      	bhi.n	800a9dc <_strtol_l.constprop.0+0xb4>
 800a9a0:	000c      	movs	r4, r1
 800a9a2:	42a6      	cmp	r6, r4
 800a9a4:	dd28      	ble.n	800a9f8 <_strtol_l.constprop.0+0xd0>
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	db24      	blt.n	800a9f4 <_strtol_l.constprop.0+0xcc>
 800a9aa:	0013      	movs	r3, r2
 800a9ac:	4584      	cmp	ip, r0
 800a9ae:	d306      	bcc.n	800a9be <_strtol_l.constprop.0+0x96>
 800a9b0:	d102      	bne.n	800a9b8 <_strtol_l.constprop.0+0x90>
 800a9b2:	9904      	ldr	r1, [sp, #16]
 800a9b4:	42a1      	cmp	r1, r4
 800a9b6:	db02      	blt.n	800a9be <_strtol_l.constprop.0+0x96>
 800a9b8:	2301      	movs	r3, #1
 800a9ba:	4370      	muls	r0, r6
 800a9bc:	1820      	adds	r0, r4, r0
 800a9be:	782c      	ldrb	r4, [r5, #0]
 800a9c0:	3501      	adds	r5, #1
 800a9c2:	e7e9      	b.n	800a998 <_strtol_l.constprop.0+0x70>
 800a9c4:	f7fe fab0 	bl	8008f28 <__errno>
 800a9c8:	2316      	movs	r3, #22
 800a9ca:	6003      	str	r3, [r0, #0]
 800a9cc:	2000      	movs	r0, #0
 800a9ce:	b007      	add	sp, #28
 800a9d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9d2:	2c2b      	cmp	r4, #43	; 0x2b
 800a9d4:	d1c5      	bne.n	800a962 <_strtol_l.constprop.0+0x3a>
 800a9d6:	781c      	ldrb	r4, [r3, #0]
 800a9d8:	1c95      	adds	r5, r2, #2
 800a9da:	e7c2      	b.n	800a962 <_strtol_l.constprop.0+0x3a>
 800a9dc:	0021      	movs	r1, r4
 800a9de:	3941      	subs	r1, #65	; 0x41
 800a9e0:	2919      	cmp	r1, #25
 800a9e2:	d801      	bhi.n	800a9e8 <_strtol_l.constprop.0+0xc0>
 800a9e4:	3c37      	subs	r4, #55	; 0x37
 800a9e6:	e7dc      	b.n	800a9a2 <_strtol_l.constprop.0+0x7a>
 800a9e8:	0021      	movs	r1, r4
 800a9ea:	3961      	subs	r1, #97	; 0x61
 800a9ec:	2919      	cmp	r1, #25
 800a9ee:	d803      	bhi.n	800a9f8 <_strtol_l.constprop.0+0xd0>
 800a9f0:	3c57      	subs	r4, #87	; 0x57
 800a9f2:	e7d6      	b.n	800a9a2 <_strtol_l.constprop.0+0x7a>
 800a9f4:	0013      	movs	r3, r2
 800a9f6:	e7e2      	b.n	800a9be <_strtol_l.constprop.0+0x96>
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	da09      	bge.n	800aa10 <_strtol_l.constprop.0+0xe8>
 800a9fc:	2322      	movs	r3, #34	; 0x22
 800a9fe:	9a05      	ldr	r2, [sp, #20]
 800aa00:	9803      	ldr	r0, [sp, #12]
 800aa02:	6013      	str	r3, [r2, #0]
 800aa04:	9b02      	ldr	r3, [sp, #8]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d0e1      	beq.n	800a9ce <_strtol_l.constprop.0+0xa6>
 800aa0a:	1e6b      	subs	r3, r5, #1
 800aa0c:	9301      	str	r3, [sp, #4]
 800aa0e:	e007      	b.n	800aa20 <_strtol_l.constprop.0+0xf8>
 800aa10:	2f00      	cmp	r7, #0
 800aa12:	d000      	beq.n	800aa16 <_strtol_l.constprop.0+0xee>
 800aa14:	4240      	negs	r0, r0
 800aa16:	9a02      	ldr	r2, [sp, #8]
 800aa18:	2a00      	cmp	r2, #0
 800aa1a:	d0d8      	beq.n	800a9ce <_strtol_l.constprop.0+0xa6>
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d1f4      	bne.n	800aa0a <_strtol_l.constprop.0+0xe2>
 800aa20:	9b02      	ldr	r3, [sp, #8]
 800aa22:	9a01      	ldr	r2, [sp, #4]
 800aa24:	601a      	str	r2, [r3, #0]
 800aa26:	e7d2      	b.n	800a9ce <_strtol_l.constprop.0+0xa6>
 800aa28:	2430      	movs	r4, #48	; 0x30
 800aa2a:	2e00      	cmp	r6, #0
 800aa2c:	d1a7      	bne.n	800a97e <_strtol_l.constprop.0+0x56>
 800aa2e:	3608      	adds	r6, #8
 800aa30:	e7a5      	b.n	800a97e <_strtol_l.constprop.0+0x56>
 800aa32:	2c30      	cmp	r4, #48	; 0x30
 800aa34:	d09b      	beq.n	800a96e <_strtol_l.constprop.0+0x46>
 800aa36:	260a      	movs	r6, #10
 800aa38:	e7a1      	b.n	800a97e <_strtol_l.constprop.0+0x56>
 800aa3a:	46c0      	nop			; (mov r8, r8)
 800aa3c:	0800dce9 	.word	0x0800dce9
 800aa40:	7fffffff 	.word	0x7fffffff

0800aa44 <_strtol_r>:
 800aa44:	b510      	push	{r4, lr}
 800aa46:	f7ff ff6f 	bl	800a928 <_strtol_l.constprop.0>
 800aa4a:	bd10      	pop	{r4, pc}

0800aa4c <quorem>:
 800aa4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa4e:	0006      	movs	r6, r0
 800aa50:	690b      	ldr	r3, [r1, #16]
 800aa52:	6932      	ldr	r2, [r6, #16]
 800aa54:	b087      	sub	sp, #28
 800aa56:	2000      	movs	r0, #0
 800aa58:	9103      	str	r1, [sp, #12]
 800aa5a:	429a      	cmp	r2, r3
 800aa5c:	db65      	blt.n	800ab2a <quorem+0xde>
 800aa5e:	3b01      	subs	r3, #1
 800aa60:	009c      	lsls	r4, r3, #2
 800aa62:	9300      	str	r3, [sp, #0]
 800aa64:	000b      	movs	r3, r1
 800aa66:	3314      	adds	r3, #20
 800aa68:	9305      	str	r3, [sp, #20]
 800aa6a:	191b      	adds	r3, r3, r4
 800aa6c:	9304      	str	r3, [sp, #16]
 800aa6e:	0033      	movs	r3, r6
 800aa70:	3314      	adds	r3, #20
 800aa72:	9302      	str	r3, [sp, #8]
 800aa74:	191c      	adds	r4, r3, r4
 800aa76:	9b04      	ldr	r3, [sp, #16]
 800aa78:	6827      	ldr	r7, [r4, #0]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	0038      	movs	r0, r7
 800aa7e:	1c5d      	adds	r5, r3, #1
 800aa80:	0029      	movs	r1, r5
 800aa82:	9301      	str	r3, [sp, #4]
 800aa84:	f7f5 fb5c 	bl	8000140 <__udivsi3>
 800aa88:	9001      	str	r0, [sp, #4]
 800aa8a:	42af      	cmp	r7, r5
 800aa8c:	d324      	bcc.n	800aad8 <quorem+0x8c>
 800aa8e:	2500      	movs	r5, #0
 800aa90:	46ac      	mov	ip, r5
 800aa92:	9802      	ldr	r0, [sp, #8]
 800aa94:	9f05      	ldr	r7, [sp, #20]
 800aa96:	cf08      	ldmia	r7!, {r3}
 800aa98:	9a01      	ldr	r2, [sp, #4]
 800aa9a:	b299      	uxth	r1, r3
 800aa9c:	4351      	muls	r1, r2
 800aa9e:	0c1b      	lsrs	r3, r3, #16
 800aaa0:	4353      	muls	r3, r2
 800aaa2:	1949      	adds	r1, r1, r5
 800aaa4:	0c0a      	lsrs	r2, r1, #16
 800aaa6:	189b      	adds	r3, r3, r2
 800aaa8:	6802      	ldr	r2, [r0, #0]
 800aaaa:	b289      	uxth	r1, r1
 800aaac:	b292      	uxth	r2, r2
 800aaae:	4462      	add	r2, ip
 800aab0:	1a52      	subs	r2, r2, r1
 800aab2:	6801      	ldr	r1, [r0, #0]
 800aab4:	0c1d      	lsrs	r5, r3, #16
 800aab6:	0c09      	lsrs	r1, r1, #16
 800aab8:	b29b      	uxth	r3, r3
 800aaba:	1acb      	subs	r3, r1, r3
 800aabc:	1411      	asrs	r1, r2, #16
 800aabe:	185b      	adds	r3, r3, r1
 800aac0:	1419      	asrs	r1, r3, #16
 800aac2:	b292      	uxth	r2, r2
 800aac4:	041b      	lsls	r3, r3, #16
 800aac6:	431a      	orrs	r2, r3
 800aac8:	9b04      	ldr	r3, [sp, #16]
 800aaca:	468c      	mov	ip, r1
 800aacc:	c004      	stmia	r0!, {r2}
 800aace:	42bb      	cmp	r3, r7
 800aad0:	d2e1      	bcs.n	800aa96 <quorem+0x4a>
 800aad2:	6823      	ldr	r3, [r4, #0]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d030      	beq.n	800ab3a <quorem+0xee>
 800aad8:	0030      	movs	r0, r6
 800aada:	9903      	ldr	r1, [sp, #12]
 800aadc:	f001 fcd4 	bl	800c488 <__mcmp>
 800aae0:	2800      	cmp	r0, #0
 800aae2:	db21      	blt.n	800ab28 <quorem+0xdc>
 800aae4:	0030      	movs	r0, r6
 800aae6:	2400      	movs	r4, #0
 800aae8:	9b01      	ldr	r3, [sp, #4]
 800aaea:	9903      	ldr	r1, [sp, #12]
 800aaec:	3301      	adds	r3, #1
 800aaee:	9301      	str	r3, [sp, #4]
 800aaf0:	3014      	adds	r0, #20
 800aaf2:	3114      	adds	r1, #20
 800aaf4:	6803      	ldr	r3, [r0, #0]
 800aaf6:	c920      	ldmia	r1!, {r5}
 800aaf8:	b29a      	uxth	r2, r3
 800aafa:	1914      	adds	r4, r2, r4
 800aafc:	b2aa      	uxth	r2, r5
 800aafe:	1aa2      	subs	r2, r4, r2
 800ab00:	0c1b      	lsrs	r3, r3, #16
 800ab02:	0c2d      	lsrs	r5, r5, #16
 800ab04:	1414      	asrs	r4, r2, #16
 800ab06:	1b5b      	subs	r3, r3, r5
 800ab08:	191b      	adds	r3, r3, r4
 800ab0a:	141c      	asrs	r4, r3, #16
 800ab0c:	b292      	uxth	r2, r2
 800ab0e:	041b      	lsls	r3, r3, #16
 800ab10:	4313      	orrs	r3, r2
 800ab12:	c008      	stmia	r0!, {r3}
 800ab14:	9b04      	ldr	r3, [sp, #16]
 800ab16:	428b      	cmp	r3, r1
 800ab18:	d2ec      	bcs.n	800aaf4 <quorem+0xa8>
 800ab1a:	9b00      	ldr	r3, [sp, #0]
 800ab1c:	9a02      	ldr	r2, [sp, #8]
 800ab1e:	009b      	lsls	r3, r3, #2
 800ab20:	18d3      	adds	r3, r2, r3
 800ab22:	681a      	ldr	r2, [r3, #0]
 800ab24:	2a00      	cmp	r2, #0
 800ab26:	d015      	beq.n	800ab54 <quorem+0x108>
 800ab28:	9801      	ldr	r0, [sp, #4]
 800ab2a:	b007      	add	sp, #28
 800ab2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab2e:	6823      	ldr	r3, [r4, #0]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d106      	bne.n	800ab42 <quorem+0xf6>
 800ab34:	9b00      	ldr	r3, [sp, #0]
 800ab36:	3b01      	subs	r3, #1
 800ab38:	9300      	str	r3, [sp, #0]
 800ab3a:	9b02      	ldr	r3, [sp, #8]
 800ab3c:	3c04      	subs	r4, #4
 800ab3e:	42a3      	cmp	r3, r4
 800ab40:	d3f5      	bcc.n	800ab2e <quorem+0xe2>
 800ab42:	9b00      	ldr	r3, [sp, #0]
 800ab44:	6133      	str	r3, [r6, #16]
 800ab46:	e7c7      	b.n	800aad8 <quorem+0x8c>
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	2a00      	cmp	r2, #0
 800ab4c:	d106      	bne.n	800ab5c <quorem+0x110>
 800ab4e:	9a00      	ldr	r2, [sp, #0]
 800ab50:	3a01      	subs	r2, #1
 800ab52:	9200      	str	r2, [sp, #0]
 800ab54:	9a02      	ldr	r2, [sp, #8]
 800ab56:	3b04      	subs	r3, #4
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d3f5      	bcc.n	800ab48 <quorem+0xfc>
 800ab5c:	9b00      	ldr	r3, [sp, #0]
 800ab5e:	6133      	str	r3, [r6, #16]
 800ab60:	e7e2      	b.n	800ab28 <quorem+0xdc>
	...

0800ab64 <_dtoa_r>:
 800ab64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab66:	b09d      	sub	sp, #116	; 0x74
 800ab68:	9202      	str	r2, [sp, #8]
 800ab6a:	9303      	str	r3, [sp, #12]
 800ab6c:	9b02      	ldr	r3, [sp, #8]
 800ab6e:	9c03      	ldr	r4, [sp, #12]
 800ab70:	9308      	str	r3, [sp, #32]
 800ab72:	9409      	str	r4, [sp, #36]	; 0x24
 800ab74:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ab76:	0007      	movs	r7, r0
 800ab78:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800ab7a:	2c00      	cmp	r4, #0
 800ab7c:	d10e      	bne.n	800ab9c <_dtoa_r+0x38>
 800ab7e:	2010      	movs	r0, #16
 800ab80:	f001 f982 	bl	800be88 <malloc>
 800ab84:	1e02      	subs	r2, r0, #0
 800ab86:	6278      	str	r0, [r7, #36]	; 0x24
 800ab88:	d104      	bne.n	800ab94 <_dtoa_r+0x30>
 800ab8a:	21ea      	movs	r1, #234	; 0xea
 800ab8c:	4bc7      	ldr	r3, [pc, #796]	; (800aeac <_dtoa_r+0x348>)
 800ab8e:	48c8      	ldr	r0, [pc, #800]	; (800aeb0 <_dtoa_r+0x34c>)
 800ab90:	f002 f91c 	bl	800cdcc <__assert_func>
 800ab94:	6044      	str	r4, [r0, #4]
 800ab96:	6084      	str	r4, [r0, #8]
 800ab98:	6004      	str	r4, [r0, #0]
 800ab9a:	60c4      	str	r4, [r0, #12]
 800ab9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab9e:	6819      	ldr	r1, [r3, #0]
 800aba0:	2900      	cmp	r1, #0
 800aba2:	d00a      	beq.n	800abba <_dtoa_r+0x56>
 800aba4:	685a      	ldr	r2, [r3, #4]
 800aba6:	2301      	movs	r3, #1
 800aba8:	4093      	lsls	r3, r2
 800abaa:	604a      	str	r2, [r1, #4]
 800abac:	608b      	str	r3, [r1, #8]
 800abae:	0038      	movs	r0, r7
 800abb0:	f001 f9de 	bl	800bf70 <_Bfree>
 800abb4:	2200      	movs	r2, #0
 800abb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abb8:	601a      	str	r2, [r3, #0]
 800abba:	9b03      	ldr	r3, [sp, #12]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	da20      	bge.n	800ac02 <_dtoa_r+0x9e>
 800abc0:	2301      	movs	r3, #1
 800abc2:	602b      	str	r3, [r5, #0]
 800abc4:	9b03      	ldr	r3, [sp, #12]
 800abc6:	005b      	lsls	r3, r3, #1
 800abc8:	085b      	lsrs	r3, r3, #1
 800abca:	9309      	str	r3, [sp, #36]	; 0x24
 800abcc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800abce:	4bb9      	ldr	r3, [pc, #740]	; (800aeb4 <_dtoa_r+0x350>)
 800abd0:	4ab8      	ldr	r2, [pc, #736]	; (800aeb4 <_dtoa_r+0x350>)
 800abd2:	402b      	ands	r3, r5
 800abd4:	4293      	cmp	r3, r2
 800abd6:	d117      	bne.n	800ac08 <_dtoa_r+0xa4>
 800abd8:	4bb7      	ldr	r3, [pc, #732]	; (800aeb8 <_dtoa_r+0x354>)
 800abda:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800abdc:	0328      	lsls	r0, r5, #12
 800abde:	6013      	str	r3, [r2, #0]
 800abe0:	9b02      	ldr	r3, [sp, #8]
 800abe2:	0b00      	lsrs	r0, r0, #12
 800abe4:	4318      	orrs	r0, r3
 800abe6:	d101      	bne.n	800abec <_dtoa_r+0x88>
 800abe8:	f000 fdbf 	bl	800b76a <_dtoa_r+0xc06>
 800abec:	48b3      	ldr	r0, [pc, #716]	; (800aebc <_dtoa_r+0x358>)
 800abee:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800abf0:	9006      	str	r0, [sp, #24]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d002      	beq.n	800abfc <_dtoa_r+0x98>
 800abf6:	4bb2      	ldr	r3, [pc, #712]	; (800aec0 <_dtoa_r+0x35c>)
 800abf8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800abfa:	6013      	str	r3, [r2, #0]
 800abfc:	9806      	ldr	r0, [sp, #24]
 800abfe:	b01d      	add	sp, #116	; 0x74
 800ac00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac02:	2300      	movs	r3, #0
 800ac04:	602b      	str	r3, [r5, #0]
 800ac06:	e7e1      	b.n	800abcc <_dtoa_r+0x68>
 800ac08:	9b08      	ldr	r3, [sp, #32]
 800ac0a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ac0c:	9312      	str	r3, [sp, #72]	; 0x48
 800ac0e:	9413      	str	r4, [sp, #76]	; 0x4c
 800ac10:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ac12:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ac14:	2200      	movs	r2, #0
 800ac16:	2300      	movs	r3, #0
 800ac18:	f7f5 fc18 	bl	800044c <__aeabi_dcmpeq>
 800ac1c:	1e04      	subs	r4, r0, #0
 800ac1e:	d009      	beq.n	800ac34 <_dtoa_r+0xd0>
 800ac20:	2301      	movs	r3, #1
 800ac22:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ac24:	6013      	str	r3, [r2, #0]
 800ac26:	4ba7      	ldr	r3, [pc, #668]	; (800aec4 <_dtoa_r+0x360>)
 800ac28:	9306      	str	r3, [sp, #24]
 800ac2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d0e5      	beq.n	800abfc <_dtoa_r+0x98>
 800ac30:	4ba5      	ldr	r3, [pc, #660]	; (800aec8 <_dtoa_r+0x364>)
 800ac32:	e7e1      	b.n	800abf8 <_dtoa_r+0x94>
 800ac34:	ab1a      	add	r3, sp, #104	; 0x68
 800ac36:	9301      	str	r3, [sp, #4]
 800ac38:	ab1b      	add	r3, sp, #108	; 0x6c
 800ac3a:	9300      	str	r3, [sp, #0]
 800ac3c:	0038      	movs	r0, r7
 800ac3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ac40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac42:	f001 fd49 	bl	800c6d8 <__d2b>
 800ac46:	006e      	lsls	r6, r5, #1
 800ac48:	9005      	str	r0, [sp, #20]
 800ac4a:	0d76      	lsrs	r6, r6, #21
 800ac4c:	d100      	bne.n	800ac50 <_dtoa_r+0xec>
 800ac4e:	e07c      	b.n	800ad4a <_dtoa_r+0x1e6>
 800ac50:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ac52:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ac54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac56:	4a9d      	ldr	r2, [pc, #628]	; (800aecc <_dtoa_r+0x368>)
 800ac58:	031b      	lsls	r3, r3, #12
 800ac5a:	0b1b      	lsrs	r3, r3, #12
 800ac5c:	431a      	orrs	r2, r3
 800ac5e:	0011      	movs	r1, r2
 800ac60:	4b9b      	ldr	r3, [pc, #620]	; (800aed0 <_dtoa_r+0x36c>)
 800ac62:	9418      	str	r4, [sp, #96]	; 0x60
 800ac64:	18f6      	adds	r6, r6, r3
 800ac66:	2200      	movs	r2, #0
 800ac68:	4b9a      	ldr	r3, [pc, #616]	; (800aed4 <_dtoa_r+0x370>)
 800ac6a:	f7f7 fd97 	bl	800279c <__aeabi_dsub>
 800ac6e:	4a9a      	ldr	r2, [pc, #616]	; (800aed8 <_dtoa_r+0x374>)
 800ac70:	4b9a      	ldr	r3, [pc, #616]	; (800aedc <_dtoa_r+0x378>)
 800ac72:	f7f7 fb27 	bl	80022c4 <__aeabi_dmul>
 800ac76:	4a9a      	ldr	r2, [pc, #616]	; (800aee0 <_dtoa_r+0x37c>)
 800ac78:	4b9a      	ldr	r3, [pc, #616]	; (800aee4 <_dtoa_r+0x380>)
 800ac7a:	f7f6 fbe5 	bl	8001448 <__aeabi_dadd>
 800ac7e:	0004      	movs	r4, r0
 800ac80:	0030      	movs	r0, r6
 800ac82:	000d      	movs	r5, r1
 800ac84:	f7f8 f970 	bl	8002f68 <__aeabi_i2d>
 800ac88:	4a97      	ldr	r2, [pc, #604]	; (800aee8 <_dtoa_r+0x384>)
 800ac8a:	4b98      	ldr	r3, [pc, #608]	; (800aeec <_dtoa_r+0x388>)
 800ac8c:	f7f7 fb1a 	bl	80022c4 <__aeabi_dmul>
 800ac90:	0002      	movs	r2, r0
 800ac92:	000b      	movs	r3, r1
 800ac94:	0020      	movs	r0, r4
 800ac96:	0029      	movs	r1, r5
 800ac98:	f7f6 fbd6 	bl	8001448 <__aeabi_dadd>
 800ac9c:	0004      	movs	r4, r0
 800ac9e:	000d      	movs	r5, r1
 800aca0:	f7f8 f92c 	bl	8002efc <__aeabi_d2iz>
 800aca4:	2200      	movs	r2, #0
 800aca6:	9002      	str	r0, [sp, #8]
 800aca8:	2300      	movs	r3, #0
 800acaa:	0020      	movs	r0, r4
 800acac:	0029      	movs	r1, r5
 800acae:	f7f5 fbd3 	bl	8000458 <__aeabi_dcmplt>
 800acb2:	2800      	cmp	r0, #0
 800acb4:	d00b      	beq.n	800acce <_dtoa_r+0x16a>
 800acb6:	9802      	ldr	r0, [sp, #8]
 800acb8:	f7f8 f956 	bl	8002f68 <__aeabi_i2d>
 800acbc:	002b      	movs	r3, r5
 800acbe:	0022      	movs	r2, r4
 800acc0:	f7f5 fbc4 	bl	800044c <__aeabi_dcmpeq>
 800acc4:	4243      	negs	r3, r0
 800acc6:	4158      	adcs	r0, r3
 800acc8:	9b02      	ldr	r3, [sp, #8]
 800acca:	1a1b      	subs	r3, r3, r0
 800accc:	9302      	str	r3, [sp, #8]
 800acce:	2301      	movs	r3, #1
 800acd0:	9316      	str	r3, [sp, #88]	; 0x58
 800acd2:	9b02      	ldr	r3, [sp, #8]
 800acd4:	2b16      	cmp	r3, #22
 800acd6:	d80f      	bhi.n	800acf8 <_dtoa_r+0x194>
 800acd8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800acda:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800acdc:	00da      	lsls	r2, r3, #3
 800acde:	4b84      	ldr	r3, [pc, #528]	; (800aef0 <_dtoa_r+0x38c>)
 800ace0:	189b      	adds	r3, r3, r2
 800ace2:	681a      	ldr	r2, [r3, #0]
 800ace4:	685b      	ldr	r3, [r3, #4]
 800ace6:	f7f5 fbb7 	bl	8000458 <__aeabi_dcmplt>
 800acea:	2800      	cmp	r0, #0
 800acec:	d049      	beq.n	800ad82 <_dtoa_r+0x21e>
 800acee:	9b02      	ldr	r3, [sp, #8]
 800acf0:	3b01      	subs	r3, #1
 800acf2:	9302      	str	r3, [sp, #8]
 800acf4:	2300      	movs	r3, #0
 800acf6:	9316      	str	r3, [sp, #88]	; 0x58
 800acf8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800acfa:	1b9e      	subs	r6, r3, r6
 800acfc:	2300      	movs	r3, #0
 800acfe:	930a      	str	r3, [sp, #40]	; 0x28
 800ad00:	0033      	movs	r3, r6
 800ad02:	3b01      	subs	r3, #1
 800ad04:	930d      	str	r3, [sp, #52]	; 0x34
 800ad06:	d504      	bpl.n	800ad12 <_dtoa_r+0x1ae>
 800ad08:	2301      	movs	r3, #1
 800ad0a:	1b9b      	subs	r3, r3, r6
 800ad0c:	930a      	str	r3, [sp, #40]	; 0x28
 800ad0e:	2300      	movs	r3, #0
 800ad10:	930d      	str	r3, [sp, #52]	; 0x34
 800ad12:	9b02      	ldr	r3, [sp, #8]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	db36      	blt.n	800ad86 <_dtoa_r+0x222>
 800ad18:	9a02      	ldr	r2, [sp, #8]
 800ad1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad1c:	4694      	mov	ip, r2
 800ad1e:	4463      	add	r3, ip
 800ad20:	930d      	str	r3, [sp, #52]	; 0x34
 800ad22:	2300      	movs	r3, #0
 800ad24:	9215      	str	r2, [sp, #84]	; 0x54
 800ad26:	930e      	str	r3, [sp, #56]	; 0x38
 800ad28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad2a:	2401      	movs	r4, #1
 800ad2c:	2b09      	cmp	r3, #9
 800ad2e:	d864      	bhi.n	800adfa <_dtoa_r+0x296>
 800ad30:	2b05      	cmp	r3, #5
 800ad32:	dd02      	ble.n	800ad3a <_dtoa_r+0x1d6>
 800ad34:	2400      	movs	r4, #0
 800ad36:	3b04      	subs	r3, #4
 800ad38:	9322      	str	r3, [sp, #136]	; 0x88
 800ad3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad3c:	1e98      	subs	r0, r3, #2
 800ad3e:	2803      	cmp	r0, #3
 800ad40:	d864      	bhi.n	800ae0c <_dtoa_r+0x2a8>
 800ad42:	f7f5 f9e9 	bl	8000118 <__gnu_thumb1_case_uqi>
 800ad46:	3829      	.short	0x3829
 800ad48:	5836      	.short	0x5836
 800ad4a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ad4c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ad4e:	189e      	adds	r6, r3, r2
 800ad50:	4b68      	ldr	r3, [pc, #416]	; (800aef4 <_dtoa_r+0x390>)
 800ad52:	18f2      	adds	r2, r6, r3
 800ad54:	2a20      	cmp	r2, #32
 800ad56:	dd0f      	ble.n	800ad78 <_dtoa_r+0x214>
 800ad58:	2340      	movs	r3, #64	; 0x40
 800ad5a:	1a9b      	subs	r3, r3, r2
 800ad5c:	409d      	lsls	r5, r3
 800ad5e:	4b66      	ldr	r3, [pc, #408]	; (800aef8 <_dtoa_r+0x394>)
 800ad60:	9802      	ldr	r0, [sp, #8]
 800ad62:	18f3      	adds	r3, r6, r3
 800ad64:	40d8      	lsrs	r0, r3
 800ad66:	4328      	orrs	r0, r5
 800ad68:	f7f8 f92e 	bl	8002fc8 <__aeabi_ui2d>
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	4c63      	ldr	r4, [pc, #396]	; (800aefc <_dtoa_r+0x398>)
 800ad70:	3e01      	subs	r6, #1
 800ad72:	1909      	adds	r1, r1, r4
 800ad74:	9318      	str	r3, [sp, #96]	; 0x60
 800ad76:	e776      	b.n	800ac66 <_dtoa_r+0x102>
 800ad78:	2320      	movs	r3, #32
 800ad7a:	9802      	ldr	r0, [sp, #8]
 800ad7c:	1a9b      	subs	r3, r3, r2
 800ad7e:	4098      	lsls	r0, r3
 800ad80:	e7f2      	b.n	800ad68 <_dtoa_r+0x204>
 800ad82:	9016      	str	r0, [sp, #88]	; 0x58
 800ad84:	e7b8      	b.n	800acf8 <_dtoa_r+0x194>
 800ad86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad88:	9a02      	ldr	r2, [sp, #8]
 800ad8a:	1a9b      	subs	r3, r3, r2
 800ad8c:	930a      	str	r3, [sp, #40]	; 0x28
 800ad8e:	4253      	negs	r3, r2
 800ad90:	930e      	str	r3, [sp, #56]	; 0x38
 800ad92:	2300      	movs	r3, #0
 800ad94:	9315      	str	r3, [sp, #84]	; 0x54
 800ad96:	e7c7      	b.n	800ad28 <_dtoa_r+0x1c4>
 800ad98:	2300      	movs	r3, #0
 800ad9a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad9c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ad9e:	930c      	str	r3, [sp, #48]	; 0x30
 800ada0:	9307      	str	r3, [sp, #28]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	dc13      	bgt.n	800adce <_dtoa_r+0x26a>
 800ada6:	2301      	movs	r3, #1
 800ada8:	001a      	movs	r2, r3
 800adaa:	930c      	str	r3, [sp, #48]	; 0x30
 800adac:	9307      	str	r3, [sp, #28]
 800adae:	9223      	str	r2, [sp, #140]	; 0x8c
 800adb0:	e00d      	b.n	800adce <_dtoa_r+0x26a>
 800adb2:	2301      	movs	r3, #1
 800adb4:	e7f1      	b.n	800ad9a <_dtoa_r+0x236>
 800adb6:	2300      	movs	r3, #0
 800adb8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800adba:	930f      	str	r3, [sp, #60]	; 0x3c
 800adbc:	4694      	mov	ip, r2
 800adbe:	9b02      	ldr	r3, [sp, #8]
 800adc0:	4463      	add	r3, ip
 800adc2:	930c      	str	r3, [sp, #48]	; 0x30
 800adc4:	3301      	adds	r3, #1
 800adc6:	9307      	str	r3, [sp, #28]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	dc00      	bgt.n	800adce <_dtoa_r+0x26a>
 800adcc:	2301      	movs	r3, #1
 800adce:	2200      	movs	r2, #0
 800add0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800add2:	6042      	str	r2, [r0, #4]
 800add4:	3204      	adds	r2, #4
 800add6:	0015      	movs	r5, r2
 800add8:	3514      	adds	r5, #20
 800adda:	6841      	ldr	r1, [r0, #4]
 800addc:	429d      	cmp	r5, r3
 800adde:	d919      	bls.n	800ae14 <_dtoa_r+0x2b0>
 800ade0:	0038      	movs	r0, r7
 800ade2:	f001 f881 	bl	800bee8 <_Balloc>
 800ade6:	9006      	str	r0, [sp, #24]
 800ade8:	2800      	cmp	r0, #0
 800adea:	d117      	bne.n	800ae1c <_dtoa_r+0x2b8>
 800adec:	21d5      	movs	r1, #213	; 0xd5
 800adee:	0002      	movs	r2, r0
 800adf0:	4b43      	ldr	r3, [pc, #268]	; (800af00 <_dtoa_r+0x39c>)
 800adf2:	0049      	lsls	r1, r1, #1
 800adf4:	e6cb      	b.n	800ab8e <_dtoa_r+0x2a>
 800adf6:	2301      	movs	r3, #1
 800adf8:	e7de      	b.n	800adb8 <_dtoa_r+0x254>
 800adfa:	2300      	movs	r3, #0
 800adfc:	940f      	str	r4, [sp, #60]	; 0x3c
 800adfe:	9322      	str	r3, [sp, #136]	; 0x88
 800ae00:	3b01      	subs	r3, #1
 800ae02:	930c      	str	r3, [sp, #48]	; 0x30
 800ae04:	9307      	str	r3, [sp, #28]
 800ae06:	2200      	movs	r2, #0
 800ae08:	3313      	adds	r3, #19
 800ae0a:	e7d0      	b.n	800adae <_dtoa_r+0x24a>
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ae10:	3b02      	subs	r3, #2
 800ae12:	e7f6      	b.n	800ae02 <_dtoa_r+0x29e>
 800ae14:	3101      	adds	r1, #1
 800ae16:	6041      	str	r1, [r0, #4]
 800ae18:	0052      	lsls	r2, r2, #1
 800ae1a:	e7dc      	b.n	800add6 <_dtoa_r+0x272>
 800ae1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae1e:	9a06      	ldr	r2, [sp, #24]
 800ae20:	601a      	str	r2, [r3, #0]
 800ae22:	9b07      	ldr	r3, [sp, #28]
 800ae24:	2b0e      	cmp	r3, #14
 800ae26:	d900      	bls.n	800ae2a <_dtoa_r+0x2c6>
 800ae28:	e0eb      	b.n	800b002 <_dtoa_r+0x49e>
 800ae2a:	2c00      	cmp	r4, #0
 800ae2c:	d100      	bne.n	800ae30 <_dtoa_r+0x2cc>
 800ae2e:	e0e8      	b.n	800b002 <_dtoa_r+0x49e>
 800ae30:	9b02      	ldr	r3, [sp, #8]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	dd68      	ble.n	800af08 <_dtoa_r+0x3a4>
 800ae36:	001a      	movs	r2, r3
 800ae38:	210f      	movs	r1, #15
 800ae3a:	4b2d      	ldr	r3, [pc, #180]	; (800aef0 <_dtoa_r+0x38c>)
 800ae3c:	400a      	ands	r2, r1
 800ae3e:	00d2      	lsls	r2, r2, #3
 800ae40:	189b      	adds	r3, r3, r2
 800ae42:	681d      	ldr	r5, [r3, #0]
 800ae44:	685e      	ldr	r6, [r3, #4]
 800ae46:	9b02      	ldr	r3, [sp, #8]
 800ae48:	111c      	asrs	r4, r3, #4
 800ae4a:	2302      	movs	r3, #2
 800ae4c:	9310      	str	r3, [sp, #64]	; 0x40
 800ae4e:	9b02      	ldr	r3, [sp, #8]
 800ae50:	05db      	lsls	r3, r3, #23
 800ae52:	d50b      	bpl.n	800ae6c <_dtoa_r+0x308>
 800ae54:	4b2b      	ldr	r3, [pc, #172]	; (800af04 <_dtoa_r+0x3a0>)
 800ae56:	400c      	ands	r4, r1
 800ae58:	6a1a      	ldr	r2, [r3, #32]
 800ae5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae5c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ae5e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ae60:	f7f6 fe2e 	bl	8001ac0 <__aeabi_ddiv>
 800ae64:	2303      	movs	r3, #3
 800ae66:	9008      	str	r0, [sp, #32]
 800ae68:	9109      	str	r1, [sp, #36]	; 0x24
 800ae6a:	9310      	str	r3, [sp, #64]	; 0x40
 800ae6c:	4b25      	ldr	r3, [pc, #148]	; (800af04 <_dtoa_r+0x3a0>)
 800ae6e:	9314      	str	r3, [sp, #80]	; 0x50
 800ae70:	2c00      	cmp	r4, #0
 800ae72:	d108      	bne.n	800ae86 <_dtoa_r+0x322>
 800ae74:	9808      	ldr	r0, [sp, #32]
 800ae76:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae78:	002a      	movs	r2, r5
 800ae7a:	0033      	movs	r3, r6
 800ae7c:	f7f6 fe20 	bl	8001ac0 <__aeabi_ddiv>
 800ae80:	9008      	str	r0, [sp, #32]
 800ae82:	9109      	str	r1, [sp, #36]	; 0x24
 800ae84:	e05c      	b.n	800af40 <_dtoa_r+0x3dc>
 800ae86:	2301      	movs	r3, #1
 800ae88:	421c      	tst	r4, r3
 800ae8a:	d00b      	beq.n	800aea4 <_dtoa_r+0x340>
 800ae8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ae8e:	0028      	movs	r0, r5
 800ae90:	3301      	adds	r3, #1
 800ae92:	9310      	str	r3, [sp, #64]	; 0x40
 800ae94:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ae96:	0031      	movs	r1, r6
 800ae98:	681a      	ldr	r2, [r3, #0]
 800ae9a:	685b      	ldr	r3, [r3, #4]
 800ae9c:	f7f7 fa12 	bl	80022c4 <__aeabi_dmul>
 800aea0:	0005      	movs	r5, r0
 800aea2:	000e      	movs	r6, r1
 800aea4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aea6:	1064      	asrs	r4, r4, #1
 800aea8:	3308      	adds	r3, #8
 800aeaa:	e7e0      	b.n	800ae6e <_dtoa_r+0x30a>
 800aeac:	0800ddf6 	.word	0x0800ddf6
 800aeb0:	0800de0d 	.word	0x0800de0d
 800aeb4:	7ff00000 	.word	0x7ff00000
 800aeb8:	0000270f 	.word	0x0000270f
 800aebc:	0800ddf2 	.word	0x0800ddf2
 800aec0:	0800ddf5 	.word	0x0800ddf5
 800aec4:	0800dc6c 	.word	0x0800dc6c
 800aec8:	0800dc6d 	.word	0x0800dc6d
 800aecc:	3ff00000 	.word	0x3ff00000
 800aed0:	fffffc01 	.word	0xfffffc01
 800aed4:	3ff80000 	.word	0x3ff80000
 800aed8:	636f4361 	.word	0x636f4361
 800aedc:	3fd287a7 	.word	0x3fd287a7
 800aee0:	8b60c8b3 	.word	0x8b60c8b3
 800aee4:	3fc68a28 	.word	0x3fc68a28
 800aee8:	509f79fb 	.word	0x509f79fb
 800aeec:	3fd34413 	.word	0x3fd34413
 800aef0:	0800df78 	.word	0x0800df78
 800aef4:	00000432 	.word	0x00000432
 800aef8:	00000412 	.word	0x00000412
 800aefc:	fe100000 	.word	0xfe100000
 800af00:	0800de68 	.word	0x0800de68
 800af04:	0800df50 	.word	0x0800df50
 800af08:	2302      	movs	r3, #2
 800af0a:	9310      	str	r3, [sp, #64]	; 0x40
 800af0c:	9b02      	ldr	r3, [sp, #8]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d016      	beq.n	800af40 <_dtoa_r+0x3dc>
 800af12:	9812      	ldr	r0, [sp, #72]	; 0x48
 800af14:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800af16:	425c      	negs	r4, r3
 800af18:	230f      	movs	r3, #15
 800af1a:	4ab6      	ldr	r2, [pc, #728]	; (800b1f4 <_dtoa_r+0x690>)
 800af1c:	4023      	ands	r3, r4
 800af1e:	00db      	lsls	r3, r3, #3
 800af20:	18d3      	adds	r3, r2, r3
 800af22:	681a      	ldr	r2, [r3, #0]
 800af24:	685b      	ldr	r3, [r3, #4]
 800af26:	f7f7 f9cd 	bl	80022c4 <__aeabi_dmul>
 800af2a:	2601      	movs	r6, #1
 800af2c:	2300      	movs	r3, #0
 800af2e:	9008      	str	r0, [sp, #32]
 800af30:	9109      	str	r1, [sp, #36]	; 0x24
 800af32:	4db1      	ldr	r5, [pc, #708]	; (800b1f8 <_dtoa_r+0x694>)
 800af34:	1124      	asrs	r4, r4, #4
 800af36:	2c00      	cmp	r4, #0
 800af38:	d000      	beq.n	800af3c <_dtoa_r+0x3d8>
 800af3a:	e094      	b.n	800b066 <_dtoa_r+0x502>
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d19f      	bne.n	800ae80 <_dtoa_r+0x31c>
 800af40:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800af42:	2b00      	cmp	r3, #0
 800af44:	d100      	bne.n	800af48 <_dtoa_r+0x3e4>
 800af46:	e09b      	b.n	800b080 <_dtoa_r+0x51c>
 800af48:	9c08      	ldr	r4, [sp, #32]
 800af4a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800af4c:	2200      	movs	r2, #0
 800af4e:	0020      	movs	r0, r4
 800af50:	0029      	movs	r1, r5
 800af52:	4baa      	ldr	r3, [pc, #680]	; (800b1fc <_dtoa_r+0x698>)
 800af54:	f7f5 fa80 	bl	8000458 <__aeabi_dcmplt>
 800af58:	2800      	cmp	r0, #0
 800af5a:	d100      	bne.n	800af5e <_dtoa_r+0x3fa>
 800af5c:	e090      	b.n	800b080 <_dtoa_r+0x51c>
 800af5e:	9b07      	ldr	r3, [sp, #28]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d100      	bne.n	800af66 <_dtoa_r+0x402>
 800af64:	e08c      	b.n	800b080 <_dtoa_r+0x51c>
 800af66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af68:	2b00      	cmp	r3, #0
 800af6a:	dd46      	ble.n	800affa <_dtoa_r+0x496>
 800af6c:	9b02      	ldr	r3, [sp, #8]
 800af6e:	2200      	movs	r2, #0
 800af70:	0020      	movs	r0, r4
 800af72:	0029      	movs	r1, r5
 800af74:	1e5e      	subs	r6, r3, #1
 800af76:	4ba2      	ldr	r3, [pc, #648]	; (800b200 <_dtoa_r+0x69c>)
 800af78:	f7f7 f9a4 	bl	80022c4 <__aeabi_dmul>
 800af7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af7e:	9008      	str	r0, [sp, #32]
 800af80:	9109      	str	r1, [sp, #36]	; 0x24
 800af82:	3301      	adds	r3, #1
 800af84:	9310      	str	r3, [sp, #64]	; 0x40
 800af86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af88:	9810      	ldr	r0, [sp, #64]	; 0x40
 800af8a:	9c08      	ldr	r4, [sp, #32]
 800af8c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800af8e:	9314      	str	r3, [sp, #80]	; 0x50
 800af90:	f7f7 ffea 	bl	8002f68 <__aeabi_i2d>
 800af94:	0022      	movs	r2, r4
 800af96:	002b      	movs	r3, r5
 800af98:	f7f7 f994 	bl	80022c4 <__aeabi_dmul>
 800af9c:	2200      	movs	r2, #0
 800af9e:	4b99      	ldr	r3, [pc, #612]	; (800b204 <_dtoa_r+0x6a0>)
 800afa0:	f7f6 fa52 	bl	8001448 <__aeabi_dadd>
 800afa4:	9010      	str	r0, [sp, #64]	; 0x40
 800afa6:	9111      	str	r1, [sp, #68]	; 0x44
 800afa8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800afaa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800afac:	9208      	str	r2, [sp, #32]
 800afae:	9309      	str	r3, [sp, #36]	; 0x24
 800afb0:	4a95      	ldr	r2, [pc, #596]	; (800b208 <_dtoa_r+0x6a4>)
 800afb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800afb4:	4694      	mov	ip, r2
 800afb6:	4463      	add	r3, ip
 800afb8:	9317      	str	r3, [sp, #92]	; 0x5c
 800afba:	9309      	str	r3, [sp, #36]	; 0x24
 800afbc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d161      	bne.n	800b086 <_dtoa_r+0x522>
 800afc2:	2200      	movs	r2, #0
 800afc4:	0020      	movs	r0, r4
 800afc6:	0029      	movs	r1, r5
 800afc8:	4b90      	ldr	r3, [pc, #576]	; (800b20c <_dtoa_r+0x6a8>)
 800afca:	f7f7 fbe7 	bl	800279c <__aeabi_dsub>
 800afce:	9a08      	ldr	r2, [sp, #32]
 800afd0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800afd2:	0004      	movs	r4, r0
 800afd4:	000d      	movs	r5, r1
 800afd6:	f7f5 fa53 	bl	8000480 <__aeabi_dcmpgt>
 800afda:	2800      	cmp	r0, #0
 800afdc:	d000      	beq.n	800afe0 <_dtoa_r+0x47c>
 800afde:	e2af      	b.n	800b540 <_dtoa_r+0x9dc>
 800afe0:	488b      	ldr	r0, [pc, #556]	; (800b210 <_dtoa_r+0x6ac>)
 800afe2:	9911      	ldr	r1, [sp, #68]	; 0x44
 800afe4:	4684      	mov	ip, r0
 800afe6:	4461      	add	r1, ip
 800afe8:	000b      	movs	r3, r1
 800afea:	0020      	movs	r0, r4
 800afec:	0029      	movs	r1, r5
 800afee:	9a08      	ldr	r2, [sp, #32]
 800aff0:	f7f5 fa32 	bl	8000458 <__aeabi_dcmplt>
 800aff4:	2800      	cmp	r0, #0
 800aff6:	d000      	beq.n	800affa <_dtoa_r+0x496>
 800aff8:	e29f      	b.n	800b53a <_dtoa_r+0x9d6>
 800affa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800affc:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800affe:	9308      	str	r3, [sp, #32]
 800b000:	9409      	str	r4, [sp, #36]	; 0x24
 800b002:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b004:	2b00      	cmp	r3, #0
 800b006:	da00      	bge.n	800b00a <_dtoa_r+0x4a6>
 800b008:	e172      	b.n	800b2f0 <_dtoa_r+0x78c>
 800b00a:	9a02      	ldr	r2, [sp, #8]
 800b00c:	2a0e      	cmp	r2, #14
 800b00e:	dd00      	ble.n	800b012 <_dtoa_r+0x4ae>
 800b010:	e16e      	b.n	800b2f0 <_dtoa_r+0x78c>
 800b012:	4b78      	ldr	r3, [pc, #480]	; (800b1f4 <_dtoa_r+0x690>)
 800b014:	00d2      	lsls	r2, r2, #3
 800b016:	189b      	adds	r3, r3, r2
 800b018:	685c      	ldr	r4, [r3, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	930a      	str	r3, [sp, #40]	; 0x28
 800b01e:	940b      	str	r4, [sp, #44]	; 0x2c
 800b020:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b022:	2b00      	cmp	r3, #0
 800b024:	db00      	blt.n	800b028 <_dtoa_r+0x4c4>
 800b026:	e0f7      	b.n	800b218 <_dtoa_r+0x6b4>
 800b028:	9b07      	ldr	r3, [sp, #28]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	dd00      	ble.n	800b030 <_dtoa_r+0x4cc>
 800b02e:	e0f3      	b.n	800b218 <_dtoa_r+0x6b4>
 800b030:	d000      	beq.n	800b034 <_dtoa_r+0x4d0>
 800b032:	e282      	b.n	800b53a <_dtoa_r+0x9d6>
 800b034:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b036:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b038:	2200      	movs	r2, #0
 800b03a:	4b74      	ldr	r3, [pc, #464]	; (800b20c <_dtoa_r+0x6a8>)
 800b03c:	f7f7 f942 	bl	80022c4 <__aeabi_dmul>
 800b040:	9a08      	ldr	r2, [sp, #32]
 800b042:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b044:	f7f5 fa26 	bl	8000494 <__aeabi_dcmpge>
 800b048:	9e07      	ldr	r6, [sp, #28]
 800b04a:	0035      	movs	r5, r6
 800b04c:	2800      	cmp	r0, #0
 800b04e:	d000      	beq.n	800b052 <_dtoa_r+0x4ee>
 800b050:	e259      	b.n	800b506 <_dtoa_r+0x9a2>
 800b052:	9b06      	ldr	r3, [sp, #24]
 800b054:	9a06      	ldr	r2, [sp, #24]
 800b056:	3301      	adds	r3, #1
 800b058:	9308      	str	r3, [sp, #32]
 800b05a:	2331      	movs	r3, #49	; 0x31
 800b05c:	7013      	strb	r3, [r2, #0]
 800b05e:	9b02      	ldr	r3, [sp, #8]
 800b060:	3301      	adds	r3, #1
 800b062:	9302      	str	r3, [sp, #8]
 800b064:	e254      	b.n	800b510 <_dtoa_r+0x9ac>
 800b066:	4234      	tst	r4, r6
 800b068:	d007      	beq.n	800b07a <_dtoa_r+0x516>
 800b06a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b06c:	3301      	adds	r3, #1
 800b06e:	9310      	str	r3, [sp, #64]	; 0x40
 800b070:	682a      	ldr	r2, [r5, #0]
 800b072:	686b      	ldr	r3, [r5, #4]
 800b074:	f7f7 f926 	bl	80022c4 <__aeabi_dmul>
 800b078:	0033      	movs	r3, r6
 800b07a:	1064      	asrs	r4, r4, #1
 800b07c:	3508      	adds	r5, #8
 800b07e:	e75a      	b.n	800af36 <_dtoa_r+0x3d2>
 800b080:	9e02      	ldr	r6, [sp, #8]
 800b082:	9b07      	ldr	r3, [sp, #28]
 800b084:	e780      	b.n	800af88 <_dtoa_r+0x424>
 800b086:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b088:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b08a:	1e5a      	subs	r2, r3, #1
 800b08c:	4b59      	ldr	r3, [pc, #356]	; (800b1f4 <_dtoa_r+0x690>)
 800b08e:	00d2      	lsls	r2, r2, #3
 800b090:	189b      	adds	r3, r3, r2
 800b092:	681a      	ldr	r2, [r3, #0]
 800b094:	685b      	ldr	r3, [r3, #4]
 800b096:	2900      	cmp	r1, #0
 800b098:	d051      	beq.n	800b13e <_dtoa_r+0x5da>
 800b09a:	2000      	movs	r0, #0
 800b09c:	495d      	ldr	r1, [pc, #372]	; (800b214 <_dtoa_r+0x6b0>)
 800b09e:	f7f6 fd0f 	bl	8001ac0 <__aeabi_ddiv>
 800b0a2:	9a08      	ldr	r2, [sp, #32]
 800b0a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0a6:	f7f7 fb79 	bl	800279c <__aeabi_dsub>
 800b0aa:	9a06      	ldr	r2, [sp, #24]
 800b0ac:	9b06      	ldr	r3, [sp, #24]
 800b0ae:	4694      	mov	ip, r2
 800b0b0:	9317      	str	r3, [sp, #92]	; 0x5c
 800b0b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b0b4:	9010      	str	r0, [sp, #64]	; 0x40
 800b0b6:	9111      	str	r1, [sp, #68]	; 0x44
 800b0b8:	4463      	add	r3, ip
 800b0ba:	9319      	str	r3, [sp, #100]	; 0x64
 800b0bc:	0029      	movs	r1, r5
 800b0be:	0020      	movs	r0, r4
 800b0c0:	f7f7 ff1c 	bl	8002efc <__aeabi_d2iz>
 800b0c4:	9014      	str	r0, [sp, #80]	; 0x50
 800b0c6:	f7f7 ff4f 	bl	8002f68 <__aeabi_i2d>
 800b0ca:	0002      	movs	r2, r0
 800b0cc:	000b      	movs	r3, r1
 800b0ce:	0020      	movs	r0, r4
 800b0d0:	0029      	movs	r1, r5
 800b0d2:	f7f7 fb63 	bl	800279c <__aeabi_dsub>
 800b0d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b0d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b0da:	3301      	adds	r3, #1
 800b0dc:	9308      	str	r3, [sp, #32]
 800b0de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b0e0:	0004      	movs	r4, r0
 800b0e2:	3330      	adds	r3, #48	; 0x30
 800b0e4:	7013      	strb	r3, [r2, #0]
 800b0e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b0e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b0ea:	000d      	movs	r5, r1
 800b0ec:	f7f5 f9b4 	bl	8000458 <__aeabi_dcmplt>
 800b0f0:	2800      	cmp	r0, #0
 800b0f2:	d175      	bne.n	800b1e0 <_dtoa_r+0x67c>
 800b0f4:	0022      	movs	r2, r4
 800b0f6:	002b      	movs	r3, r5
 800b0f8:	2000      	movs	r0, #0
 800b0fa:	4940      	ldr	r1, [pc, #256]	; (800b1fc <_dtoa_r+0x698>)
 800b0fc:	f7f7 fb4e 	bl	800279c <__aeabi_dsub>
 800b100:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b102:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b104:	f7f5 f9a8 	bl	8000458 <__aeabi_dcmplt>
 800b108:	2800      	cmp	r0, #0
 800b10a:	d000      	beq.n	800b10e <_dtoa_r+0x5aa>
 800b10c:	e0d2      	b.n	800b2b4 <_dtoa_r+0x750>
 800b10e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b110:	9a08      	ldr	r2, [sp, #32]
 800b112:	4293      	cmp	r3, r2
 800b114:	d100      	bne.n	800b118 <_dtoa_r+0x5b4>
 800b116:	e770      	b.n	800affa <_dtoa_r+0x496>
 800b118:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b11a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b11c:	2200      	movs	r2, #0
 800b11e:	4b38      	ldr	r3, [pc, #224]	; (800b200 <_dtoa_r+0x69c>)
 800b120:	f7f7 f8d0 	bl	80022c4 <__aeabi_dmul>
 800b124:	4b36      	ldr	r3, [pc, #216]	; (800b200 <_dtoa_r+0x69c>)
 800b126:	9010      	str	r0, [sp, #64]	; 0x40
 800b128:	9111      	str	r1, [sp, #68]	; 0x44
 800b12a:	2200      	movs	r2, #0
 800b12c:	0020      	movs	r0, r4
 800b12e:	0029      	movs	r1, r5
 800b130:	f7f7 f8c8 	bl	80022c4 <__aeabi_dmul>
 800b134:	9b08      	ldr	r3, [sp, #32]
 800b136:	0004      	movs	r4, r0
 800b138:	000d      	movs	r5, r1
 800b13a:	9317      	str	r3, [sp, #92]	; 0x5c
 800b13c:	e7be      	b.n	800b0bc <_dtoa_r+0x558>
 800b13e:	9808      	ldr	r0, [sp, #32]
 800b140:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b142:	f7f7 f8bf 	bl	80022c4 <__aeabi_dmul>
 800b146:	9a06      	ldr	r2, [sp, #24]
 800b148:	9b06      	ldr	r3, [sp, #24]
 800b14a:	4694      	mov	ip, r2
 800b14c:	9308      	str	r3, [sp, #32]
 800b14e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b150:	9010      	str	r0, [sp, #64]	; 0x40
 800b152:	9111      	str	r1, [sp, #68]	; 0x44
 800b154:	4463      	add	r3, ip
 800b156:	9319      	str	r3, [sp, #100]	; 0x64
 800b158:	0029      	movs	r1, r5
 800b15a:	0020      	movs	r0, r4
 800b15c:	f7f7 fece 	bl	8002efc <__aeabi_d2iz>
 800b160:	9017      	str	r0, [sp, #92]	; 0x5c
 800b162:	f7f7 ff01 	bl	8002f68 <__aeabi_i2d>
 800b166:	0002      	movs	r2, r0
 800b168:	000b      	movs	r3, r1
 800b16a:	0020      	movs	r0, r4
 800b16c:	0029      	movs	r1, r5
 800b16e:	f7f7 fb15 	bl	800279c <__aeabi_dsub>
 800b172:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b174:	9a08      	ldr	r2, [sp, #32]
 800b176:	3330      	adds	r3, #48	; 0x30
 800b178:	7013      	strb	r3, [r2, #0]
 800b17a:	0013      	movs	r3, r2
 800b17c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b17e:	3301      	adds	r3, #1
 800b180:	0004      	movs	r4, r0
 800b182:	000d      	movs	r5, r1
 800b184:	9308      	str	r3, [sp, #32]
 800b186:	4293      	cmp	r3, r2
 800b188:	d12c      	bne.n	800b1e4 <_dtoa_r+0x680>
 800b18a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b18c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b18e:	9a06      	ldr	r2, [sp, #24]
 800b190:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b192:	4694      	mov	ip, r2
 800b194:	4463      	add	r3, ip
 800b196:	2200      	movs	r2, #0
 800b198:	9308      	str	r3, [sp, #32]
 800b19a:	4b1e      	ldr	r3, [pc, #120]	; (800b214 <_dtoa_r+0x6b0>)
 800b19c:	f7f6 f954 	bl	8001448 <__aeabi_dadd>
 800b1a0:	0002      	movs	r2, r0
 800b1a2:	000b      	movs	r3, r1
 800b1a4:	0020      	movs	r0, r4
 800b1a6:	0029      	movs	r1, r5
 800b1a8:	f7f5 f96a 	bl	8000480 <__aeabi_dcmpgt>
 800b1ac:	2800      	cmp	r0, #0
 800b1ae:	d000      	beq.n	800b1b2 <_dtoa_r+0x64e>
 800b1b0:	e080      	b.n	800b2b4 <_dtoa_r+0x750>
 800b1b2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b1b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b1b6:	2000      	movs	r0, #0
 800b1b8:	4916      	ldr	r1, [pc, #88]	; (800b214 <_dtoa_r+0x6b0>)
 800b1ba:	f7f7 faef 	bl	800279c <__aeabi_dsub>
 800b1be:	0002      	movs	r2, r0
 800b1c0:	000b      	movs	r3, r1
 800b1c2:	0020      	movs	r0, r4
 800b1c4:	0029      	movs	r1, r5
 800b1c6:	f7f5 f947 	bl	8000458 <__aeabi_dcmplt>
 800b1ca:	2800      	cmp	r0, #0
 800b1cc:	d100      	bne.n	800b1d0 <_dtoa_r+0x66c>
 800b1ce:	e714      	b.n	800affa <_dtoa_r+0x496>
 800b1d0:	9b08      	ldr	r3, [sp, #32]
 800b1d2:	001a      	movs	r2, r3
 800b1d4:	3a01      	subs	r2, #1
 800b1d6:	9208      	str	r2, [sp, #32]
 800b1d8:	7812      	ldrb	r2, [r2, #0]
 800b1da:	2a30      	cmp	r2, #48	; 0x30
 800b1dc:	d0f8      	beq.n	800b1d0 <_dtoa_r+0x66c>
 800b1de:	9308      	str	r3, [sp, #32]
 800b1e0:	9602      	str	r6, [sp, #8]
 800b1e2:	e055      	b.n	800b290 <_dtoa_r+0x72c>
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	4b06      	ldr	r3, [pc, #24]	; (800b200 <_dtoa_r+0x69c>)
 800b1e8:	f7f7 f86c 	bl	80022c4 <__aeabi_dmul>
 800b1ec:	0004      	movs	r4, r0
 800b1ee:	000d      	movs	r5, r1
 800b1f0:	e7b2      	b.n	800b158 <_dtoa_r+0x5f4>
 800b1f2:	46c0      	nop			; (mov r8, r8)
 800b1f4:	0800df78 	.word	0x0800df78
 800b1f8:	0800df50 	.word	0x0800df50
 800b1fc:	3ff00000 	.word	0x3ff00000
 800b200:	40240000 	.word	0x40240000
 800b204:	401c0000 	.word	0x401c0000
 800b208:	fcc00000 	.word	0xfcc00000
 800b20c:	40140000 	.word	0x40140000
 800b210:	7cc00000 	.word	0x7cc00000
 800b214:	3fe00000 	.word	0x3fe00000
 800b218:	9b07      	ldr	r3, [sp, #28]
 800b21a:	9e06      	ldr	r6, [sp, #24]
 800b21c:	3b01      	subs	r3, #1
 800b21e:	199b      	adds	r3, r3, r6
 800b220:	930c      	str	r3, [sp, #48]	; 0x30
 800b222:	9c08      	ldr	r4, [sp, #32]
 800b224:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b226:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b228:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b22a:	0020      	movs	r0, r4
 800b22c:	0029      	movs	r1, r5
 800b22e:	f7f6 fc47 	bl	8001ac0 <__aeabi_ddiv>
 800b232:	f7f7 fe63 	bl	8002efc <__aeabi_d2iz>
 800b236:	9007      	str	r0, [sp, #28]
 800b238:	f7f7 fe96 	bl	8002f68 <__aeabi_i2d>
 800b23c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b23e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b240:	f7f7 f840 	bl	80022c4 <__aeabi_dmul>
 800b244:	0002      	movs	r2, r0
 800b246:	000b      	movs	r3, r1
 800b248:	0020      	movs	r0, r4
 800b24a:	0029      	movs	r1, r5
 800b24c:	f7f7 faa6 	bl	800279c <__aeabi_dsub>
 800b250:	0033      	movs	r3, r6
 800b252:	9a07      	ldr	r2, [sp, #28]
 800b254:	3601      	adds	r6, #1
 800b256:	3230      	adds	r2, #48	; 0x30
 800b258:	701a      	strb	r2, [r3, #0]
 800b25a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b25c:	9608      	str	r6, [sp, #32]
 800b25e:	429a      	cmp	r2, r3
 800b260:	d139      	bne.n	800b2d6 <_dtoa_r+0x772>
 800b262:	0002      	movs	r2, r0
 800b264:	000b      	movs	r3, r1
 800b266:	f7f6 f8ef 	bl	8001448 <__aeabi_dadd>
 800b26a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b26c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b26e:	0004      	movs	r4, r0
 800b270:	000d      	movs	r5, r1
 800b272:	f7f5 f905 	bl	8000480 <__aeabi_dcmpgt>
 800b276:	2800      	cmp	r0, #0
 800b278:	d11b      	bne.n	800b2b2 <_dtoa_r+0x74e>
 800b27a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b27c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b27e:	0020      	movs	r0, r4
 800b280:	0029      	movs	r1, r5
 800b282:	f7f5 f8e3 	bl	800044c <__aeabi_dcmpeq>
 800b286:	2800      	cmp	r0, #0
 800b288:	d002      	beq.n	800b290 <_dtoa_r+0x72c>
 800b28a:	9b07      	ldr	r3, [sp, #28]
 800b28c:	07db      	lsls	r3, r3, #31
 800b28e:	d410      	bmi.n	800b2b2 <_dtoa_r+0x74e>
 800b290:	0038      	movs	r0, r7
 800b292:	9905      	ldr	r1, [sp, #20]
 800b294:	f000 fe6c 	bl	800bf70 <_Bfree>
 800b298:	2300      	movs	r3, #0
 800b29a:	9a08      	ldr	r2, [sp, #32]
 800b29c:	9802      	ldr	r0, [sp, #8]
 800b29e:	7013      	strb	r3, [r2, #0]
 800b2a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b2a2:	3001      	adds	r0, #1
 800b2a4:	6018      	str	r0, [r3, #0]
 800b2a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d100      	bne.n	800b2ae <_dtoa_r+0x74a>
 800b2ac:	e4a6      	b.n	800abfc <_dtoa_r+0x98>
 800b2ae:	601a      	str	r2, [r3, #0]
 800b2b0:	e4a4      	b.n	800abfc <_dtoa_r+0x98>
 800b2b2:	9e02      	ldr	r6, [sp, #8]
 800b2b4:	9b08      	ldr	r3, [sp, #32]
 800b2b6:	9308      	str	r3, [sp, #32]
 800b2b8:	3b01      	subs	r3, #1
 800b2ba:	781a      	ldrb	r2, [r3, #0]
 800b2bc:	2a39      	cmp	r2, #57	; 0x39
 800b2be:	d106      	bne.n	800b2ce <_dtoa_r+0x76a>
 800b2c0:	9a06      	ldr	r2, [sp, #24]
 800b2c2:	429a      	cmp	r2, r3
 800b2c4:	d1f7      	bne.n	800b2b6 <_dtoa_r+0x752>
 800b2c6:	2230      	movs	r2, #48	; 0x30
 800b2c8:	9906      	ldr	r1, [sp, #24]
 800b2ca:	3601      	adds	r6, #1
 800b2cc:	700a      	strb	r2, [r1, #0]
 800b2ce:	781a      	ldrb	r2, [r3, #0]
 800b2d0:	3201      	adds	r2, #1
 800b2d2:	701a      	strb	r2, [r3, #0]
 800b2d4:	e784      	b.n	800b1e0 <_dtoa_r+0x67c>
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	4baa      	ldr	r3, [pc, #680]	; (800b584 <_dtoa_r+0xa20>)
 800b2da:	f7f6 fff3 	bl	80022c4 <__aeabi_dmul>
 800b2de:	2200      	movs	r2, #0
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	0004      	movs	r4, r0
 800b2e4:	000d      	movs	r5, r1
 800b2e6:	f7f5 f8b1 	bl	800044c <__aeabi_dcmpeq>
 800b2ea:	2800      	cmp	r0, #0
 800b2ec:	d09b      	beq.n	800b226 <_dtoa_r+0x6c2>
 800b2ee:	e7cf      	b.n	800b290 <_dtoa_r+0x72c>
 800b2f0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b2f2:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800b2f4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b2f6:	2d00      	cmp	r5, #0
 800b2f8:	d012      	beq.n	800b320 <_dtoa_r+0x7bc>
 800b2fa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b2fc:	2a01      	cmp	r2, #1
 800b2fe:	dc66      	bgt.n	800b3ce <_dtoa_r+0x86a>
 800b300:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b302:	2a00      	cmp	r2, #0
 800b304:	d05d      	beq.n	800b3c2 <_dtoa_r+0x85e>
 800b306:	4aa0      	ldr	r2, [pc, #640]	; (800b588 <_dtoa_r+0xa24>)
 800b308:	189b      	adds	r3, r3, r2
 800b30a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b30c:	2101      	movs	r1, #1
 800b30e:	18d2      	adds	r2, r2, r3
 800b310:	920a      	str	r2, [sp, #40]	; 0x28
 800b312:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b314:	0038      	movs	r0, r7
 800b316:	18d3      	adds	r3, r2, r3
 800b318:	930d      	str	r3, [sp, #52]	; 0x34
 800b31a:	f000 ff25 	bl	800c168 <__i2b>
 800b31e:	0005      	movs	r5, r0
 800b320:	2c00      	cmp	r4, #0
 800b322:	dd0e      	ble.n	800b342 <_dtoa_r+0x7de>
 800b324:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b326:	2b00      	cmp	r3, #0
 800b328:	dd0b      	ble.n	800b342 <_dtoa_r+0x7de>
 800b32a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b32c:	0023      	movs	r3, r4
 800b32e:	4294      	cmp	r4, r2
 800b330:	dd00      	ble.n	800b334 <_dtoa_r+0x7d0>
 800b332:	0013      	movs	r3, r2
 800b334:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b336:	1ae4      	subs	r4, r4, r3
 800b338:	1ad2      	subs	r2, r2, r3
 800b33a:	920a      	str	r2, [sp, #40]	; 0x28
 800b33c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b33e:	1ad3      	subs	r3, r2, r3
 800b340:	930d      	str	r3, [sp, #52]	; 0x34
 800b342:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b344:	2b00      	cmp	r3, #0
 800b346:	d01f      	beq.n	800b388 <_dtoa_r+0x824>
 800b348:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d054      	beq.n	800b3f8 <_dtoa_r+0x894>
 800b34e:	2e00      	cmp	r6, #0
 800b350:	dd11      	ble.n	800b376 <_dtoa_r+0x812>
 800b352:	0029      	movs	r1, r5
 800b354:	0032      	movs	r2, r6
 800b356:	0038      	movs	r0, r7
 800b358:	f000 ffcc 	bl	800c2f4 <__pow5mult>
 800b35c:	9a05      	ldr	r2, [sp, #20]
 800b35e:	0001      	movs	r1, r0
 800b360:	0005      	movs	r5, r0
 800b362:	0038      	movs	r0, r7
 800b364:	f000 ff16 	bl	800c194 <__multiply>
 800b368:	9905      	ldr	r1, [sp, #20]
 800b36a:	9014      	str	r0, [sp, #80]	; 0x50
 800b36c:	0038      	movs	r0, r7
 800b36e:	f000 fdff 	bl	800bf70 <_Bfree>
 800b372:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b374:	9305      	str	r3, [sp, #20]
 800b376:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b378:	1b9a      	subs	r2, r3, r6
 800b37a:	42b3      	cmp	r3, r6
 800b37c:	d004      	beq.n	800b388 <_dtoa_r+0x824>
 800b37e:	0038      	movs	r0, r7
 800b380:	9905      	ldr	r1, [sp, #20]
 800b382:	f000 ffb7 	bl	800c2f4 <__pow5mult>
 800b386:	9005      	str	r0, [sp, #20]
 800b388:	2101      	movs	r1, #1
 800b38a:	0038      	movs	r0, r7
 800b38c:	f000 feec 	bl	800c168 <__i2b>
 800b390:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b392:	0006      	movs	r6, r0
 800b394:	2b00      	cmp	r3, #0
 800b396:	dd31      	ble.n	800b3fc <_dtoa_r+0x898>
 800b398:	001a      	movs	r2, r3
 800b39a:	0001      	movs	r1, r0
 800b39c:	0038      	movs	r0, r7
 800b39e:	f000 ffa9 	bl	800c2f4 <__pow5mult>
 800b3a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b3a4:	0006      	movs	r6, r0
 800b3a6:	2b01      	cmp	r3, #1
 800b3a8:	dd2d      	ble.n	800b406 <_dtoa_r+0x8a2>
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	930e      	str	r3, [sp, #56]	; 0x38
 800b3ae:	6933      	ldr	r3, [r6, #16]
 800b3b0:	3303      	adds	r3, #3
 800b3b2:	009b      	lsls	r3, r3, #2
 800b3b4:	18f3      	adds	r3, r6, r3
 800b3b6:	6858      	ldr	r0, [r3, #4]
 800b3b8:	f000 fe8e 	bl	800c0d8 <__hi0bits>
 800b3bc:	2320      	movs	r3, #32
 800b3be:	1a18      	subs	r0, r3, r0
 800b3c0:	e039      	b.n	800b436 <_dtoa_r+0x8d2>
 800b3c2:	2336      	movs	r3, #54	; 0x36
 800b3c4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b3c6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800b3c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b3ca:	1a9b      	subs	r3, r3, r2
 800b3cc:	e79d      	b.n	800b30a <_dtoa_r+0x7a6>
 800b3ce:	9b07      	ldr	r3, [sp, #28]
 800b3d0:	1e5e      	subs	r6, r3, #1
 800b3d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3d4:	42b3      	cmp	r3, r6
 800b3d6:	db07      	blt.n	800b3e8 <_dtoa_r+0x884>
 800b3d8:	1b9e      	subs	r6, r3, r6
 800b3da:	9b07      	ldr	r3, [sp, #28]
 800b3dc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	da93      	bge.n	800b30a <_dtoa_r+0x7a6>
 800b3e2:	1ae4      	subs	r4, r4, r3
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	e790      	b.n	800b30a <_dtoa_r+0x7a6>
 800b3e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3ea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b3ec:	1af3      	subs	r3, r6, r3
 800b3ee:	18d3      	adds	r3, r2, r3
 800b3f0:	960e      	str	r6, [sp, #56]	; 0x38
 800b3f2:	9315      	str	r3, [sp, #84]	; 0x54
 800b3f4:	2600      	movs	r6, #0
 800b3f6:	e7f0      	b.n	800b3da <_dtoa_r+0x876>
 800b3f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3fa:	e7c0      	b.n	800b37e <_dtoa_r+0x81a>
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	930e      	str	r3, [sp, #56]	; 0x38
 800b400:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b402:	2b01      	cmp	r3, #1
 800b404:	dc13      	bgt.n	800b42e <_dtoa_r+0x8ca>
 800b406:	2300      	movs	r3, #0
 800b408:	930e      	str	r3, [sp, #56]	; 0x38
 800b40a:	9b08      	ldr	r3, [sp, #32]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d10e      	bne.n	800b42e <_dtoa_r+0x8ca>
 800b410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b412:	031b      	lsls	r3, r3, #12
 800b414:	d10b      	bne.n	800b42e <_dtoa_r+0x8ca>
 800b416:	4b5d      	ldr	r3, [pc, #372]	; (800b58c <_dtoa_r+0xa28>)
 800b418:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b41a:	4213      	tst	r3, r2
 800b41c:	d007      	beq.n	800b42e <_dtoa_r+0x8ca>
 800b41e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b420:	3301      	adds	r3, #1
 800b422:	930a      	str	r3, [sp, #40]	; 0x28
 800b424:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b426:	3301      	adds	r3, #1
 800b428:	930d      	str	r3, [sp, #52]	; 0x34
 800b42a:	2301      	movs	r3, #1
 800b42c:	930e      	str	r3, [sp, #56]	; 0x38
 800b42e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b430:	2001      	movs	r0, #1
 800b432:	2b00      	cmp	r3, #0
 800b434:	d1bb      	bne.n	800b3ae <_dtoa_r+0x84a>
 800b436:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b438:	221f      	movs	r2, #31
 800b43a:	1818      	adds	r0, r3, r0
 800b43c:	0003      	movs	r3, r0
 800b43e:	4013      	ands	r3, r2
 800b440:	4210      	tst	r0, r2
 800b442:	d046      	beq.n	800b4d2 <_dtoa_r+0x96e>
 800b444:	3201      	adds	r2, #1
 800b446:	1ad2      	subs	r2, r2, r3
 800b448:	2a04      	cmp	r2, #4
 800b44a:	dd3f      	ble.n	800b4cc <_dtoa_r+0x968>
 800b44c:	221c      	movs	r2, #28
 800b44e:	1ad3      	subs	r3, r2, r3
 800b450:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b452:	18e4      	adds	r4, r4, r3
 800b454:	18d2      	adds	r2, r2, r3
 800b456:	920a      	str	r2, [sp, #40]	; 0x28
 800b458:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b45a:	18d3      	adds	r3, r2, r3
 800b45c:	930d      	str	r3, [sp, #52]	; 0x34
 800b45e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b460:	2b00      	cmp	r3, #0
 800b462:	dd05      	ble.n	800b470 <_dtoa_r+0x90c>
 800b464:	001a      	movs	r2, r3
 800b466:	0038      	movs	r0, r7
 800b468:	9905      	ldr	r1, [sp, #20]
 800b46a:	f000 ff9f 	bl	800c3ac <__lshift>
 800b46e:	9005      	str	r0, [sp, #20]
 800b470:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b472:	2b00      	cmp	r3, #0
 800b474:	dd05      	ble.n	800b482 <_dtoa_r+0x91e>
 800b476:	0031      	movs	r1, r6
 800b478:	001a      	movs	r2, r3
 800b47a:	0038      	movs	r0, r7
 800b47c:	f000 ff96 	bl	800c3ac <__lshift>
 800b480:	0006      	movs	r6, r0
 800b482:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b484:	2b00      	cmp	r3, #0
 800b486:	d026      	beq.n	800b4d6 <_dtoa_r+0x972>
 800b488:	0031      	movs	r1, r6
 800b48a:	9805      	ldr	r0, [sp, #20]
 800b48c:	f000 fffc 	bl	800c488 <__mcmp>
 800b490:	2800      	cmp	r0, #0
 800b492:	da20      	bge.n	800b4d6 <_dtoa_r+0x972>
 800b494:	9b02      	ldr	r3, [sp, #8]
 800b496:	220a      	movs	r2, #10
 800b498:	3b01      	subs	r3, #1
 800b49a:	9302      	str	r3, [sp, #8]
 800b49c:	0038      	movs	r0, r7
 800b49e:	2300      	movs	r3, #0
 800b4a0:	9905      	ldr	r1, [sp, #20]
 800b4a2:	f000 fd89 	bl	800bfb8 <__multadd>
 800b4a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b4a8:	9005      	str	r0, [sp, #20]
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d100      	bne.n	800b4b0 <_dtoa_r+0x94c>
 800b4ae:	e166      	b.n	800b77e <_dtoa_r+0xc1a>
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	0029      	movs	r1, r5
 800b4b4:	220a      	movs	r2, #10
 800b4b6:	0038      	movs	r0, r7
 800b4b8:	f000 fd7e 	bl	800bfb8 <__multadd>
 800b4bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b4be:	0005      	movs	r5, r0
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	dc47      	bgt.n	800b554 <_dtoa_r+0x9f0>
 800b4c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b4c6:	2b02      	cmp	r3, #2
 800b4c8:	dc0d      	bgt.n	800b4e6 <_dtoa_r+0x982>
 800b4ca:	e043      	b.n	800b554 <_dtoa_r+0x9f0>
 800b4cc:	2a04      	cmp	r2, #4
 800b4ce:	d0c6      	beq.n	800b45e <_dtoa_r+0x8fa>
 800b4d0:	0013      	movs	r3, r2
 800b4d2:	331c      	adds	r3, #28
 800b4d4:	e7bc      	b.n	800b450 <_dtoa_r+0x8ec>
 800b4d6:	9b07      	ldr	r3, [sp, #28]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	dc35      	bgt.n	800b548 <_dtoa_r+0x9e4>
 800b4dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b4de:	2b02      	cmp	r3, #2
 800b4e0:	dd32      	ble.n	800b548 <_dtoa_r+0x9e4>
 800b4e2:	9b07      	ldr	r3, [sp, #28]
 800b4e4:	930c      	str	r3, [sp, #48]	; 0x30
 800b4e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d10c      	bne.n	800b506 <_dtoa_r+0x9a2>
 800b4ec:	0031      	movs	r1, r6
 800b4ee:	2205      	movs	r2, #5
 800b4f0:	0038      	movs	r0, r7
 800b4f2:	f000 fd61 	bl	800bfb8 <__multadd>
 800b4f6:	0006      	movs	r6, r0
 800b4f8:	0001      	movs	r1, r0
 800b4fa:	9805      	ldr	r0, [sp, #20]
 800b4fc:	f000 ffc4 	bl	800c488 <__mcmp>
 800b500:	2800      	cmp	r0, #0
 800b502:	dd00      	ble.n	800b506 <_dtoa_r+0x9a2>
 800b504:	e5a5      	b.n	800b052 <_dtoa_r+0x4ee>
 800b506:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b508:	43db      	mvns	r3, r3
 800b50a:	9302      	str	r3, [sp, #8]
 800b50c:	9b06      	ldr	r3, [sp, #24]
 800b50e:	9308      	str	r3, [sp, #32]
 800b510:	2400      	movs	r4, #0
 800b512:	0031      	movs	r1, r6
 800b514:	0038      	movs	r0, r7
 800b516:	f000 fd2b 	bl	800bf70 <_Bfree>
 800b51a:	2d00      	cmp	r5, #0
 800b51c:	d100      	bne.n	800b520 <_dtoa_r+0x9bc>
 800b51e:	e6b7      	b.n	800b290 <_dtoa_r+0x72c>
 800b520:	2c00      	cmp	r4, #0
 800b522:	d005      	beq.n	800b530 <_dtoa_r+0x9cc>
 800b524:	42ac      	cmp	r4, r5
 800b526:	d003      	beq.n	800b530 <_dtoa_r+0x9cc>
 800b528:	0021      	movs	r1, r4
 800b52a:	0038      	movs	r0, r7
 800b52c:	f000 fd20 	bl	800bf70 <_Bfree>
 800b530:	0029      	movs	r1, r5
 800b532:	0038      	movs	r0, r7
 800b534:	f000 fd1c 	bl	800bf70 <_Bfree>
 800b538:	e6aa      	b.n	800b290 <_dtoa_r+0x72c>
 800b53a:	2600      	movs	r6, #0
 800b53c:	0035      	movs	r5, r6
 800b53e:	e7e2      	b.n	800b506 <_dtoa_r+0x9a2>
 800b540:	9602      	str	r6, [sp, #8]
 800b542:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800b544:	0035      	movs	r5, r6
 800b546:	e584      	b.n	800b052 <_dtoa_r+0x4ee>
 800b548:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d100      	bne.n	800b550 <_dtoa_r+0x9ec>
 800b54e:	e0ce      	b.n	800b6ee <_dtoa_r+0xb8a>
 800b550:	9b07      	ldr	r3, [sp, #28]
 800b552:	930c      	str	r3, [sp, #48]	; 0x30
 800b554:	2c00      	cmp	r4, #0
 800b556:	dd05      	ble.n	800b564 <_dtoa_r+0xa00>
 800b558:	0029      	movs	r1, r5
 800b55a:	0022      	movs	r2, r4
 800b55c:	0038      	movs	r0, r7
 800b55e:	f000 ff25 	bl	800c3ac <__lshift>
 800b562:	0005      	movs	r5, r0
 800b564:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b566:	0028      	movs	r0, r5
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d022      	beq.n	800b5b2 <_dtoa_r+0xa4e>
 800b56c:	0038      	movs	r0, r7
 800b56e:	6869      	ldr	r1, [r5, #4]
 800b570:	f000 fcba 	bl	800bee8 <_Balloc>
 800b574:	1e04      	subs	r4, r0, #0
 800b576:	d10f      	bne.n	800b598 <_dtoa_r+0xa34>
 800b578:	0002      	movs	r2, r0
 800b57a:	4b05      	ldr	r3, [pc, #20]	; (800b590 <_dtoa_r+0xa2c>)
 800b57c:	4905      	ldr	r1, [pc, #20]	; (800b594 <_dtoa_r+0xa30>)
 800b57e:	f7ff fb06 	bl	800ab8e <_dtoa_r+0x2a>
 800b582:	46c0      	nop			; (mov r8, r8)
 800b584:	40240000 	.word	0x40240000
 800b588:	00000433 	.word	0x00000433
 800b58c:	7ff00000 	.word	0x7ff00000
 800b590:	0800de68 	.word	0x0800de68
 800b594:	000002ea 	.word	0x000002ea
 800b598:	0029      	movs	r1, r5
 800b59a:	692b      	ldr	r3, [r5, #16]
 800b59c:	310c      	adds	r1, #12
 800b59e:	1c9a      	adds	r2, r3, #2
 800b5a0:	0092      	lsls	r2, r2, #2
 800b5a2:	300c      	adds	r0, #12
 800b5a4:	f000 fc97 	bl	800bed6 <memcpy>
 800b5a8:	2201      	movs	r2, #1
 800b5aa:	0021      	movs	r1, r4
 800b5ac:	0038      	movs	r0, r7
 800b5ae:	f000 fefd 	bl	800c3ac <__lshift>
 800b5b2:	9b06      	ldr	r3, [sp, #24]
 800b5b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b5b6:	930a      	str	r3, [sp, #40]	; 0x28
 800b5b8:	3b01      	subs	r3, #1
 800b5ba:	189b      	adds	r3, r3, r2
 800b5bc:	2201      	movs	r2, #1
 800b5be:	002c      	movs	r4, r5
 800b5c0:	0005      	movs	r5, r0
 800b5c2:	9314      	str	r3, [sp, #80]	; 0x50
 800b5c4:	9b08      	ldr	r3, [sp, #32]
 800b5c6:	4013      	ands	r3, r2
 800b5c8:	930f      	str	r3, [sp, #60]	; 0x3c
 800b5ca:	0031      	movs	r1, r6
 800b5cc:	9805      	ldr	r0, [sp, #20]
 800b5ce:	f7ff fa3d 	bl	800aa4c <quorem>
 800b5d2:	0003      	movs	r3, r0
 800b5d4:	0021      	movs	r1, r4
 800b5d6:	3330      	adds	r3, #48	; 0x30
 800b5d8:	900d      	str	r0, [sp, #52]	; 0x34
 800b5da:	9805      	ldr	r0, [sp, #20]
 800b5dc:	9307      	str	r3, [sp, #28]
 800b5de:	f000 ff53 	bl	800c488 <__mcmp>
 800b5e2:	002a      	movs	r2, r5
 800b5e4:	900e      	str	r0, [sp, #56]	; 0x38
 800b5e6:	0031      	movs	r1, r6
 800b5e8:	0038      	movs	r0, r7
 800b5ea:	f000 ff69 	bl	800c4c0 <__mdiff>
 800b5ee:	68c3      	ldr	r3, [r0, #12]
 800b5f0:	9008      	str	r0, [sp, #32]
 800b5f2:	9310      	str	r3, [sp, #64]	; 0x40
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	930c      	str	r3, [sp, #48]	; 0x30
 800b5f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d104      	bne.n	800b608 <_dtoa_r+0xaa4>
 800b5fe:	0001      	movs	r1, r0
 800b600:	9805      	ldr	r0, [sp, #20]
 800b602:	f000 ff41 	bl	800c488 <__mcmp>
 800b606:	900c      	str	r0, [sp, #48]	; 0x30
 800b608:	0038      	movs	r0, r7
 800b60a:	9908      	ldr	r1, [sp, #32]
 800b60c:	f000 fcb0 	bl	800bf70 <_Bfree>
 800b610:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b612:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b614:	3301      	adds	r3, #1
 800b616:	9308      	str	r3, [sp, #32]
 800b618:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b61a:	4313      	orrs	r3, r2
 800b61c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b61e:	4313      	orrs	r3, r2
 800b620:	d10c      	bne.n	800b63c <_dtoa_r+0xad8>
 800b622:	9b07      	ldr	r3, [sp, #28]
 800b624:	2b39      	cmp	r3, #57	; 0x39
 800b626:	d026      	beq.n	800b676 <_dtoa_r+0xb12>
 800b628:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	dd02      	ble.n	800b634 <_dtoa_r+0xad0>
 800b62e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b630:	3331      	adds	r3, #49	; 0x31
 800b632:	9307      	str	r3, [sp, #28]
 800b634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b636:	9a07      	ldr	r2, [sp, #28]
 800b638:	701a      	strb	r2, [r3, #0]
 800b63a:	e76a      	b.n	800b512 <_dtoa_r+0x9ae>
 800b63c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b63e:	2b00      	cmp	r3, #0
 800b640:	db04      	blt.n	800b64c <_dtoa_r+0xae8>
 800b642:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b644:	4313      	orrs	r3, r2
 800b646:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b648:	4313      	orrs	r3, r2
 800b64a:	d11f      	bne.n	800b68c <_dtoa_r+0xb28>
 800b64c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b64e:	2b00      	cmp	r3, #0
 800b650:	ddf0      	ble.n	800b634 <_dtoa_r+0xad0>
 800b652:	9905      	ldr	r1, [sp, #20]
 800b654:	2201      	movs	r2, #1
 800b656:	0038      	movs	r0, r7
 800b658:	f000 fea8 	bl	800c3ac <__lshift>
 800b65c:	0031      	movs	r1, r6
 800b65e:	9005      	str	r0, [sp, #20]
 800b660:	f000 ff12 	bl	800c488 <__mcmp>
 800b664:	2800      	cmp	r0, #0
 800b666:	dc03      	bgt.n	800b670 <_dtoa_r+0xb0c>
 800b668:	d1e4      	bne.n	800b634 <_dtoa_r+0xad0>
 800b66a:	9b07      	ldr	r3, [sp, #28]
 800b66c:	07db      	lsls	r3, r3, #31
 800b66e:	d5e1      	bpl.n	800b634 <_dtoa_r+0xad0>
 800b670:	9b07      	ldr	r3, [sp, #28]
 800b672:	2b39      	cmp	r3, #57	; 0x39
 800b674:	d1db      	bne.n	800b62e <_dtoa_r+0xaca>
 800b676:	2339      	movs	r3, #57	; 0x39
 800b678:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b67a:	7013      	strb	r3, [r2, #0]
 800b67c:	9b08      	ldr	r3, [sp, #32]
 800b67e:	9308      	str	r3, [sp, #32]
 800b680:	3b01      	subs	r3, #1
 800b682:	781a      	ldrb	r2, [r3, #0]
 800b684:	2a39      	cmp	r2, #57	; 0x39
 800b686:	d068      	beq.n	800b75a <_dtoa_r+0xbf6>
 800b688:	3201      	adds	r2, #1
 800b68a:	e7d5      	b.n	800b638 <_dtoa_r+0xad4>
 800b68c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b68e:	2b00      	cmp	r3, #0
 800b690:	dd07      	ble.n	800b6a2 <_dtoa_r+0xb3e>
 800b692:	9b07      	ldr	r3, [sp, #28]
 800b694:	2b39      	cmp	r3, #57	; 0x39
 800b696:	d0ee      	beq.n	800b676 <_dtoa_r+0xb12>
 800b698:	9b07      	ldr	r3, [sp, #28]
 800b69a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b69c:	3301      	adds	r3, #1
 800b69e:	7013      	strb	r3, [r2, #0]
 800b6a0:	e737      	b.n	800b512 <_dtoa_r+0x9ae>
 800b6a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6a4:	9a07      	ldr	r2, [sp, #28]
 800b6a6:	701a      	strb	r2, [r3, #0]
 800b6a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b6aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b6ac:	4293      	cmp	r3, r2
 800b6ae:	d03e      	beq.n	800b72e <_dtoa_r+0xbca>
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	220a      	movs	r2, #10
 800b6b4:	9905      	ldr	r1, [sp, #20]
 800b6b6:	0038      	movs	r0, r7
 800b6b8:	f000 fc7e 	bl	800bfb8 <__multadd>
 800b6bc:	2300      	movs	r3, #0
 800b6be:	9005      	str	r0, [sp, #20]
 800b6c0:	220a      	movs	r2, #10
 800b6c2:	0021      	movs	r1, r4
 800b6c4:	0038      	movs	r0, r7
 800b6c6:	42ac      	cmp	r4, r5
 800b6c8:	d106      	bne.n	800b6d8 <_dtoa_r+0xb74>
 800b6ca:	f000 fc75 	bl	800bfb8 <__multadd>
 800b6ce:	0004      	movs	r4, r0
 800b6d0:	0005      	movs	r5, r0
 800b6d2:	9b08      	ldr	r3, [sp, #32]
 800b6d4:	930a      	str	r3, [sp, #40]	; 0x28
 800b6d6:	e778      	b.n	800b5ca <_dtoa_r+0xa66>
 800b6d8:	f000 fc6e 	bl	800bfb8 <__multadd>
 800b6dc:	0029      	movs	r1, r5
 800b6de:	0004      	movs	r4, r0
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	220a      	movs	r2, #10
 800b6e4:	0038      	movs	r0, r7
 800b6e6:	f000 fc67 	bl	800bfb8 <__multadd>
 800b6ea:	0005      	movs	r5, r0
 800b6ec:	e7f1      	b.n	800b6d2 <_dtoa_r+0xb6e>
 800b6ee:	9b07      	ldr	r3, [sp, #28]
 800b6f0:	930c      	str	r3, [sp, #48]	; 0x30
 800b6f2:	2400      	movs	r4, #0
 800b6f4:	0031      	movs	r1, r6
 800b6f6:	9805      	ldr	r0, [sp, #20]
 800b6f8:	f7ff f9a8 	bl	800aa4c <quorem>
 800b6fc:	9b06      	ldr	r3, [sp, #24]
 800b6fe:	3030      	adds	r0, #48	; 0x30
 800b700:	5518      	strb	r0, [r3, r4]
 800b702:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b704:	3401      	adds	r4, #1
 800b706:	9007      	str	r0, [sp, #28]
 800b708:	42a3      	cmp	r3, r4
 800b70a:	dd07      	ble.n	800b71c <_dtoa_r+0xbb8>
 800b70c:	2300      	movs	r3, #0
 800b70e:	220a      	movs	r2, #10
 800b710:	0038      	movs	r0, r7
 800b712:	9905      	ldr	r1, [sp, #20]
 800b714:	f000 fc50 	bl	800bfb8 <__multadd>
 800b718:	9005      	str	r0, [sp, #20]
 800b71a:	e7eb      	b.n	800b6f4 <_dtoa_r+0xb90>
 800b71c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b71e:	2001      	movs	r0, #1
 800b720:	2b00      	cmp	r3, #0
 800b722:	dd00      	ble.n	800b726 <_dtoa_r+0xbc2>
 800b724:	0018      	movs	r0, r3
 800b726:	2400      	movs	r4, #0
 800b728:	9b06      	ldr	r3, [sp, #24]
 800b72a:	181b      	adds	r3, r3, r0
 800b72c:	9308      	str	r3, [sp, #32]
 800b72e:	9905      	ldr	r1, [sp, #20]
 800b730:	2201      	movs	r2, #1
 800b732:	0038      	movs	r0, r7
 800b734:	f000 fe3a 	bl	800c3ac <__lshift>
 800b738:	0031      	movs	r1, r6
 800b73a:	9005      	str	r0, [sp, #20]
 800b73c:	f000 fea4 	bl	800c488 <__mcmp>
 800b740:	2800      	cmp	r0, #0
 800b742:	dc9b      	bgt.n	800b67c <_dtoa_r+0xb18>
 800b744:	d102      	bne.n	800b74c <_dtoa_r+0xbe8>
 800b746:	9b07      	ldr	r3, [sp, #28]
 800b748:	07db      	lsls	r3, r3, #31
 800b74a:	d497      	bmi.n	800b67c <_dtoa_r+0xb18>
 800b74c:	9b08      	ldr	r3, [sp, #32]
 800b74e:	9308      	str	r3, [sp, #32]
 800b750:	3b01      	subs	r3, #1
 800b752:	781a      	ldrb	r2, [r3, #0]
 800b754:	2a30      	cmp	r2, #48	; 0x30
 800b756:	d0fa      	beq.n	800b74e <_dtoa_r+0xbea>
 800b758:	e6db      	b.n	800b512 <_dtoa_r+0x9ae>
 800b75a:	9a06      	ldr	r2, [sp, #24]
 800b75c:	429a      	cmp	r2, r3
 800b75e:	d18e      	bne.n	800b67e <_dtoa_r+0xb1a>
 800b760:	9b02      	ldr	r3, [sp, #8]
 800b762:	3301      	adds	r3, #1
 800b764:	9302      	str	r3, [sp, #8]
 800b766:	2331      	movs	r3, #49	; 0x31
 800b768:	e799      	b.n	800b69e <_dtoa_r+0xb3a>
 800b76a:	4b09      	ldr	r3, [pc, #36]	; (800b790 <_dtoa_r+0xc2c>)
 800b76c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b76e:	9306      	str	r3, [sp, #24]
 800b770:	4b08      	ldr	r3, [pc, #32]	; (800b794 <_dtoa_r+0xc30>)
 800b772:	2a00      	cmp	r2, #0
 800b774:	d001      	beq.n	800b77a <_dtoa_r+0xc16>
 800b776:	f7ff fa3f 	bl	800abf8 <_dtoa_r+0x94>
 800b77a:	f7ff fa3f 	bl	800abfc <_dtoa_r+0x98>
 800b77e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b780:	2b00      	cmp	r3, #0
 800b782:	dcb6      	bgt.n	800b6f2 <_dtoa_r+0xb8e>
 800b784:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b786:	2b02      	cmp	r3, #2
 800b788:	dd00      	ble.n	800b78c <_dtoa_r+0xc28>
 800b78a:	e6ac      	b.n	800b4e6 <_dtoa_r+0x982>
 800b78c:	e7b1      	b.n	800b6f2 <_dtoa_r+0xb8e>
 800b78e:	46c0      	nop			; (mov r8, r8)
 800b790:	0800dde9 	.word	0x0800dde9
 800b794:	0800ddf1 	.word	0x0800ddf1

0800b798 <rshift>:
 800b798:	0002      	movs	r2, r0
 800b79a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b79c:	6904      	ldr	r4, [r0, #16]
 800b79e:	3214      	adds	r2, #20
 800b7a0:	0013      	movs	r3, r2
 800b7a2:	b085      	sub	sp, #20
 800b7a4:	114f      	asrs	r7, r1, #5
 800b7a6:	42bc      	cmp	r4, r7
 800b7a8:	dd31      	ble.n	800b80e <rshift+0x76>
 800b7aa:	00bb      	lsls	r3, r7, #2
 800b7ac:	18d3      	adds	r3, r2, r3
 800b7ae:	261f      	movs	r6, #31
 800b7b0:	9301      	str	r3, [sp, #4]
 800b7b2:	000b      	movs	r3, r1
 800b7b4:	00a5      	lsls	r5, r4, #2
 800b7b6:	4033      	ands	r3, r6
 800b7b8:	1955      	adds	r5, r2, r5
 800b7ba:	9302      	str	r3, [sp, #8]
 800b7bc:	4231      	tst	r1, r6
 800b7be:	d10c      	bne.n	800b7da <rshift+0x42>
 800b7c0:	0016      	movs	r6, r2
 800b7c2:	9901      	ldr	r1, [sp, #4]
 800b7c4:	428d      	cmp	r5, r1
 800b7c6:	d838      	bhi.n	800b83a <rshift+0xa2>
 800b7c8:	9901      	ldr	r1, [sp, #4]
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	3903      	subs	r1, #3
 800b7ce:	428d      	cmp	r5, r1
 800b7d0:	d301      	bcc.n	800b7d6 <rshift+0x3e>
 800b7d2:	1be3      	subs	r3, r4, r7
 800b7d4:	009b      	lsls	r3, r3, #2
 800b7d6:	18d3      	adds	r3, r2, r3
 800b7d8:	e019      	b.n	800b80e <rshift+0x76>
 800b7da:	2120      	movs	r1, #32
 800b7dc:	9b02      	ldr	r3, [sp, #8]
 800b7de:	9e01      	ldr	r6, [sp, #4]
 800b7e0:	1acb      	subs	r3, r1, r3
 800b7e2:	9303      	str	r3, [sp, #12]
 800b7e4:	ce02      	ldmia	r6!, {r1}
 800b7e6:	9b02      	ldr	r3, [sp, #8]
 800b7e8:	4694      	mov	ip, r2
 800b7ea:	40d9      	lsrs	r1, r3
 800b7ec:	9100      	str	r1, [sp, #0]
 800b7ee:	42b5      	cmp	r5, r6
 800b7f0:	d816      	bhi.n	800b820 <rshift+0x88>
 800b7f2:	9e01      	ldr	r6, [sp, #4]
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	3601      	adds	r6, #1
 800b7f8:	42b5      	cmp	r5, r6
 800b7fa:	d302      	bcc.n	800b802 <rshift+0x6a>
 800b7fc:	1be3      	subs	r3, r4, r7
 800b7fe:	009b      	lsls	r3, r3, #2
 800b800:	3b04      	subs	r3, #4
 800b802:	9900      	ldr	r1, [sp, #0]
 800b804:	18d3      	adds	r3, r2, r3
 800b806:	6019      	str	r1, [r3, #0]
 800b808:	2900      	cmp	r1, #0
 800b80a:	d000      	beq.n	800b80e <rshift+0x76>
 800b80c:	3304      	adds	r3, #4
 800b80e:	1a99      	subs	r1, r3, r2
 800b810:	1089      	asrs	r1, r1, #2
 800b812:	6101      	str	r1, [r0, #16]
 800b814:	4293      	cmp	r3, r2
 800b816:	d101      	bne.n	800b81c <rshift+0x84>
 800b818:	2300      	movs	r3, #0
 800b81a:	6143      	str	r3, [r0, #20]
 800b81c:	b005      	add	sp, #20
 800b81e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b820:	6833      	ldr	r3, [r6, #0]
 800b822:	9903      	ldr	r1, [sp, #12]
 800b824:	408b      	lsls	r3, r1
 800b826:	9900      	ldr	r1, [sp, #0]
 800b828:	4319      	orrs	r1, r3
 800b82a:	4663      	mov	r3, ip
 800b82c:	c302      	stmia	r3!, {r1}
 800b82e:	469c      	mov	ip, r3
 800b830:	ce02      	ldmia	r6!, {r1}
 800b832:	9b02      	ldr	r3, [sp, #8]
 800b834:	40d9      	lsrs	r1, r3
 800b836:	9100      	str	r1, [sp, #0]
 800b838:	e7d9      	b.n	800b7ee <rshift+0x56>
 800b83a:	c908      	ldmia	r1!, {r3}
 800b83c:	c608      	stmia	r6!, {r3}
 800b83e:	e7c1      	b.n	800b7c4 <rshift+0x2c>

0800b840 <__hexdig_fun>:
 800b840:	0002      	movs	r2, r0
 800b842:	3a30      	subs	r2, #48	; 0x30
 800b844:	0003      	movs	r3, r0
 800b846:	2a09      	cmp	r2, #9
 800b848:	d802      	bhi.n	800b850 <__hexdig_fun+0x10>
 800b84a:	3b20      	subs	r3, #32
 800b84c:	b2d8      	uxtb	r0, r3
 800b84e:	4770      	bx	lr
 800b850:	0002      	movs	r2, r0
 800b852:	3a61      	subs	r2, #97	; 0x61
 800b854:	2a05      	cmp	r2, #5
 800b856:	d801      	bhi.n	800b85c <__hexdig_fun+0x1c>
 800b858:	3b47      	subs	r3, #71	; 0x47
 800b85a:	e7f7      	b.n	800b84c <__hexdig_fun+0xc>
 800b85c:	001a      	movs	r2, r3
 800b85e:	3a41      	subs	r2, #65	; 0x41
 800b860:	2000      	movs	r0, #0
 800b862:	2a05      	cmp	r2, #5
 800b864:	d8f3      	bhi.n	800b84e <__hexdig_fun+0xe>
 800b866:	3b27      	subs	r3, #39	; 0x27
 800b868:	e7f0      	b.n	800b84c <__hexdig_fun+0xc>
	...

0800b86c <__gethex>:
 800b86c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b86e:	b08d      	sub	sp, #52	; 0x34
 800b870:	930a      	str	r3, [sp, #40]	; 0x28
 800b872:	4bbf      	ldr	r3, [pc, #764]	; (800bb70 <__gethex+0x304>)
 800b874:	9005      	str	r0, [sp, #20]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	9109      	str	r1, [sp, #36]	; 0x24
 800b87a:	0018      	movs	r0, r3
 800b87c:	9202      	str	r2, [sp, #8]
 800b87e:	9307      	str	r3, [sp, #28]
 800b880:	f7f4 fc42 	bl	8000108 <strlen>
 800b884:	2202      	movs	r2, #2
 800b886:	9b07      	ldr	r3, [sp, #28]
 800b888:	4252      	negs	r2, r2
 800b88a:	181b      	adds	r3, r3, r0
 800b88c:	3b01      	subs	r3, #1
 800b88e:	781b      	ldrb	r3, [r3, #0]
 800b890:	9003      	str	r0, [sp, #12]
 800b892:	930b      	str	r3, [sp, #44]	; 0x2c
 800b894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b896:	6819      	ldr	r1, [r3, #0]
 800b898:	1c8b      	adds	r3, r1, #2
 800b89a:	1a52      	subs	r2, r2, r1
 800b89c:	18d1      	adds	r1, r2, r3
 800b89e:	9301      	str	r3, [sp, #4]
 800b8a0:	9108      	str	r1, [sp, #32]
 800b8a2:	9901      	ldr	r1, [sp, #4]
 800b8a4:	3301      	adds	r3, #1
 800b8a6:	7808      	ldrb	r0, [r1, #0]
 800b8a8:	2830      	cmp	r0, #48	; 0x30
 800b8aa:	d0f7      	beq.n	800b89c <__gethex+0x30>
 800b8ac:	f7ff ffc8 	bl	800b840 <__hexdig_fun>
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	001c      	movs	r4, r3
 800b8b4:	9304      	str	r3, [sp, #16]
 800b8b6:	4298      	cmp	r0, r3
 800b8b8:	d11f      	bne.n	800b8fa <__gethex+0x8e>
 800b8ba:	9a03      	ldr	r2, [sp, #12]
 800b8bc:	9907      	ldr	r1, [sp, #28]
 800b8be:	9801      	ldr	r0, [sp, #4]
 800b8c0:	f001 fa64 	bl	800cd8c <strncmp>
 800b8c4:	0007      	movs	r7, r0
 800b8c6:	42a0      	cmp	r0, r4
 800b8c8:	d000      	beq.n	800b8cc <__gethex+0x60>
 800b8ca:	e06b      	b.n	800b9a4 <__gethex+0x138>
 800b8cc:	9b01      	ldr	r3, [sp, #4]
 800b8ce:	9a03      	ldr	r2, [sp, #12]
 800b8d0:	5c98      	ldrb	r0, [r3, r2]
 800b8d2:	189d      	adds	r5, r3, r2
 800b8d4:	f7ff ffb4 	bl	800b840 <__hexdig_fun>
 800b8d8:	2301      	movs	r3, #1
 800b8da:	9304      	str	r3, [sp, #16]
 800b8dc:	42a0      	cmp	r0, r4
 800b8de:	d030      	beq.n	800b942 <__gethex+0xd6>
 800b8e0:	9501      	str	r5, [sp, #4]
 800b8e2:	9b01      	ldr	r3, [sp, #4]
 800b8e4:	7818      	ldrb	r0, [r3, #0]
 800b8e6:	2830      	cmp	r0, #48	; 0x30
 800b8e8:	d009      	beq.n	800b8fe <__gethex+0x92>
 800b8ea:	f7ff ffa9 	bl	800b840 <__hexdig_fun>
 800b8ee:	4242      	negs	r2, r0
 800b8f0:	4142      	adcs	r2, r0
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	002c      	movs	r4, r5
 800b8f6:	9204      	str	r2, [sp, #16]
 800b8f8:	9308      	str	r3, [sp, #32]
 800b8fa:	9d01      	ldr	r5, [sp, #4]
 800b8fc:	e004      	b.n	800b908 <__gethex+0x9c>
 800b8fe:	9b01      	ldr	r3, [sp, #4]
 800b900:	3301      	adds	r3, #1
 800b902:	9301      	str	r3, [sp, #4]
 800b904:	e7ed      	b.n	800b8e2 <__gethex+0x76>
 800b906:	3501      	adds	r5, #1
 800b908:	7828      	ldrb	r0, [r5, #0]
 800b90a:	f7ff ff99 	bl	800b840 <__hexdig_fun>
 800b90e:	1e07      	subs	r7, r0, #0
 800b910:	d1f9      	bne.n	800b906 <__gethex+0x9a>
 800b912:	0028      	movs	r0, r5
 800b914:	9a03      	ldr	r2, [sp, #12]
 800b916:	9907      	ldr	r1, [sp, #28]
 800b918:	f001 fa38 	bl	800cd8c <strncmp>
 800b91c:	2800      	cmp	r0, #0
 800b91e:	d10e      	bne.n	800b93e <__gethex+0xd2>
 800b920:	2c00      	cmp	r4, #0
 800b922:	d107      	bne.n	800b934 <__gethex+0xc8>
 800b924:	9b03      	ldr	r3, [sp, #12]
 800b926:	18ed      	adds	r5, r5, r3
 800b928:	002c      	movs	r4, r5
 800b92a:	7828      	ldrb	r0, [r5, #0]
 800b92c:	f7ff ff88 	bl	800b840 <__hexdig_fun>
 800b930:	2800      	cmp	r0, #0
 800b932:	d102      	bne.n	800b93a <__gethex+0xce>
 800b934:	1b64      	subs	r4, r4, r5
 800b936:	00a7      	lsls	r7, r4, #2
 800b938:	e003      	b.n	800b942 <__gethex+0xd6>
 800b93a:	3501      	adds	r5, #1
 800b93c:	e7f5      	b.n	800b92a <__gethex+0xbe>
 800b93e:	2c00      	cmp	r4, #0
 800b940:	d1f8      	bne.n	800b934 <__gethex+0xc8>
 800b942:	2220      	movs	r2, #32
 800b944:	782b      	ldrb	r3, [r5, #0]
 800b946:	002e      	movs	r6, r5
 800b948:	4393      	bics	r3, r2
 800b94a:	2b50      	cmp	r3, #80	; 0x50
 800b94c:	d11d      	bne.n	800b98a <__gethex+0x11e>
 800b94e:	786b      	ldrb	r3, [r5, #1]
 800b950:	2b2b      	cmp	r3, #43	; 0x2b
 800b952:	d02c      	beq.n	800b9ae <__gethex+0x142>
 800b954:	2b2d      	cmp	r3, #45	; 0x2d
 800b956:	d02e      	beq.n	800b9b6 <__gethex+0x14a>
 800b958:	2300      	movs	r3, #0
 800b95a:	1c6e      	adds	r6, r5, #1
 800b95c:	9306      	str	r3, [sp, #24]
 800b95e:	7830      	ldrb	r0, [r6, #0]
 800b960:	f7ff ff6e 	bl	800b840 <__hexdig_fun>
 800b964:	1e43      	subs	r3, r0, #1
 800b966:	b2db      	uxtb	r3, r3
 800b968:	2b18      	cmp	r3, #24
 800b96a:	d82b      	bhi.n	800b9c4 <__gethex+0x158>
 800b96c:	3810      	subs	r0, #16
 800b96e:	0004      	movs	r4, r0
 800b970:	7870      	ldrb	r0, [r6, #1]
 800b972:	f7ff ff65 	bl	800b840 <__hexdig_fun>
 800b976:	1e43      	subs	r3, r0, #1
 800b978:	b2db      	uxtb	r3, r3
 800b97a:	3601      	adds	r6, #1
 800b97c:	2b18      	cmp	r3, #24
 800b97e:	d91c      	bls.n	800b9ba <__gethex+0x14e>
 800b980:	9b06      	ldr	r3, [sp, #24]
 800b982:	2b00      	cmp	r3, #0
 800b984:	d000      	beq.n	800b988 <__gethex+0x11c>
 800b986:	4264      	negs	r4, r4
 800b988:	193f      	adds	r7, r7, r4
 800b98a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b98c:	601e      	str	r6, [r3, #0]
 800b98e:	9b04      	ldr	r3, [sp, #16]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d019      	beq.n	800b9c8 <__gethex+0x15c>
 800b994:	2600      	movs	r6, #0
 800b996:	9b08      	ldr	r3, [sp, #32]
 800b998:	42b3      	cmp	r3, r6
 800b99a:	d100      	bne.n	800b99e <__gethex+0x132>
 800b99c:	3606      	adds	r6, #6
 800b99e:	0030      	movs	r0, r6
 800b9a0:	b00d      	add	sp, #52	; 0x34
 800b9a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	2700      	movs	r7, #0
 800b9a8:	9d01      	ldr	r5, [sp, #4]
 800b9aa:	9304      	str	r3, [sp, #16]
 800b9ac:	e7c9      	b.n	800b942 <__gethex+0xd6>
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	9306      	str	r3, [sp, #24]
 800b9b2:	1cae      	adds	r6, r5, #2
 800b9b4:	e7d3      	b.n	800b95e <__gethex+0xf2>
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	e7fa      	b.n	800b9b0 <__gethex+0x144>
 800b9ba:	230a      	movs	r3, #10
 800b9bc:	435c      	muls	r4, r3
 800b9be:	1824      	adds	r4, r4, r0
 800b9c0:	3c10      	subs	r4, #16
 800b9c2:	e7d5      	b.n	800b970 <__gethex+0x104>
 800b9c4:	002e      	movs	r6, r5
 800b9c6:	e7e0      	b.n	800b98a <__gethex+0x11e>
 800b9c8:	9b01      	ldr	r3, [sp, #4]
 800b9ca:	9904      	ldr	r1, [sp, #16]
 800b9cc:	1aeb      	subs	r3, r5, r3
 800b9ce:	3b01      	subs	r3, #1
 800b9d0:	2b07      	cmp	r3, #7
 800b9d2:	dc0a      	bgt.n	800b9ea <__gethex+0x17e>
 800b9d4:	9805      	ldr	r0, [sp, #20]
 800b9d6:	f000 fa87 	bl	800bee8 <_Balloc>
 800b9da:	1e04      	subs	r4, r0, #0
 800b9dc:	d108      	bne.n	800b9f0 <__gethex+0x184>
 800b9de:	0002      	movs	r2, r0
 800b9e0:	21de      	movs	r1, #222	; 0xde
 800b9e2:	4b64      	ldr	r3, [pc, #400]	; (800bb74 <__gethex+0x308>)
 800b9e4:	4864      	ldr	r0, [pc, #400]	; (800bb78 <__gethex+0x30c>)
 800b9e6:	f001 f9f1 	bl	800cdcc <__assert_func>
 800b9ea:	3101      	adds	r1, #1
 800b9ec:	105b      	asrs	r3, r3, #1
 800b9ee:	e7ef      	b.n	800b9d0 <__gethex+0x164>
 800b9f0:	0003      	movs	r3, r0
 800b9f2:	3314      	adds	r3, #20
 800b9f4:	9304      	str	r3, [sp, #16]
 800b9f6:	9309      	str	r3, [sp, #36]	; 0x24
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	001e      	movs	r6, r3
 800b9fc:	9306      	str	r3, [sp, #24]
 800b9fe:	9b01      	ldr	r3, [sp, #4]
 800ba00:	42ab      	cmp	r3, r5
 800ba02:	d340      	bcc.n	800ba86 <__gethex+0x21a>
 800ba04:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ba06:	9b04      	ldr	r3, [sp, #16]
 800ba08:	c540      	stmia	r5!, {r6}
 800ba0a:	1aed      	subs	r5, r5, r3
 800ba0c:	10ad      	asrs	r5, r5, #2
 800ba0e:	0030      	movs	r0, r6
 800ba10:	6125      	str	r5, [r4, #16]
 800ba12:	f000 fb61 	bl	800c0d8 <__hi0bits>
 800ba16:	9b02      	ldr	r3, [sp, #8]
 800ba18:	016d      	lsls	r5, r5, #5
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	1a2e      	subs	r6, r5, r0
 800ba1e:	9301      	str	r3, [sp, #4]
 800ba20:	429e      	cmp	r6, r3
 800ba22:	dd5a      	ble.n	800bada <__gethex+0x26e>
 800ba24:	1af6      	subs	r6, r6, r3
 800ba26:	0031      	movs	r1, r6
 800ba28:	0020      	movs	r0, r4
 800ba2a:	f000 ff03 	bl	800c834 <__any_on>
 800ba2e:	1e05      	subs	r5, r0, #0
 800ba30:	d016      	beq.n	800ba60 <__gethex+0x1f4>
 800ba32:	2501      	movs	r5, #1
 800ba34:	211f      	movs	r1, #31
 800ba36:	0028      	movs	r0, r5
 800ba38:	1e73      	subs	r3, r6, #1
 800ba3a:	4019      	ands	r1, r3
 800ba3c:	4088      	lsls	r0, r1
 800ba3e:	0001      	movs	r1, r0
 800ba40:	115a      	asrs	r2, r3, #5
 800ba42:	9804      	ldr	r0, [sp, #16]
 800ba44:	0092      	lsls	r2, r2, #2
 800ba46:	5812      	ldr	r2, [r2, r0]
 800ba48:	420a      	tst	r2, r1
 800ba4a:	d009      	beq.n	800ba60 <__gethex+0x1f4>
 800ba4c:	42ab      	cmp	r3, r5
 800ba4e:	dd06      	ble.n	800ba5e <__gethex+0x1f2>
 800ba50:	0020      	movs	r0, r4
 800ba52:	1eb1      	subs	r1, r6, #2
 800ba54:	f000 feee 	bl	800c834 <__any_on>
 800ba58:	3502      	adds	r5, #2
 800ba5a:	2800      	cmp	r0, #0
 800ba5c:	d100      	bne.n	800ba60 <__gethex+0x1f4>
 800ba5e:	2502      	movs	r5, #2
 800ba60:	0031      	movs	r1, r6
 800ba62:	0020      	movs	r0, r4
 800ba64:	f7ff fe98 	bl	800b798 <rshift>
 800ba68:	19bf      	adds	r7, r7, r6
 800ba6a:	9b02      	ldr	r3, [sp, #8]
 800ba6c:	689b      	ldr	r3, [r3, #8]
 800ba6e:	9303      	str	r3, [sp, #12]
 800ba70:	42bb      	cmp	r3, r7
 800ba72:	da42      	bge.n	800bafa <__gethex+0x28e>
 800ba74:	0021      	movs	r1, r4
 800ba76:	9805      	ldr	r0, [sp, #20]
 800ba78:	f000 fa7a 	bl	800bf70 <_Bfree>
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba80:	26a3      	movs	r6, #163	; 0xa3
 800ba82:	6013      	str	r3, [r2, #0]
 800ba84:	e78b      	b.n	800b99e <__gethex+0x132>
 800ba86:	1e6b      	subs	r3, r5, #1
 800ba88:	9308      	str	r3, [sp, #32]
 800ba8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ba8c:	781b      	ldrb	r3, [r3, #0]
 800ba8e:	4293      	cmp	r3, r2
 800ba90:	d014      	beq.n	800babc <__gethex+0x250>
 800ba92:	9b06      	ldr	r3, [sp, #24]
 800ba94:	2b20      	cmp	r3, #32
 800ba96:	d104      	bne.n	800baa2 <__gethex+0x236>
 800ba98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba9a:	c340      	stmia	r3!, {r6}
 800ba9c:	2600      	movs	r6, #0
 800ba9e:	9309      	str	r3, [sp, #36]	; 0x24
 800baa0:	9606      	str	r6, [sp, #24]
 800baa2:	9b08      	ldr	r3, [sp, #32]
 800baa4:	7818      	ldrb	r0, [r3, #0]
 800baa6:	f7ff fecb 	bl	800b840 <__hexdig_fun>
 800baaa:	230f      	movs	r3, #15
 800baac:	4018      	ands	r0, r3
 800baae:	9b06      	ldr	r3, [sp, #24]
 800bab0:	9d08      	ldr	r5, [sp, #32]
 800bab2:	4098      	lsls	r0, r3
 800bab4:	3304      	adds	r3, #4
 800bab6:	4306      	orrs	r6, r0
 800bab8:	9306      	str	r3, [sp, #24]
 800baba:	e7a0      	b.n	800b9fe <__gethex+0x192>
 800babc:	2301      	movs	r3, #1
 800babe:	9a03      	ldr	r2, [sp, #12]
 800bac0:	1a9d      	subs	r5, r3, r2
 800bac2:	9b08      	ldr	r3, [sp, #32]
 800bac4:	195d      	adds	r5, r3, r5
 800bac6:	9b01      	ldr	r3, [sp, #4]
 800bac8:	429d      	cmp	r5, r3
 800baca:	d3e2      	bcc.n	800ba92 <__gethex+0x226>
 800bacc:	0028      	movs	r0, r5
 800bace:	9907      	ldr	r1, [sp, #28]
 800bad0:	f001 f95c 	bl	800cd8c <strncmp>
 800bad4:	2800      	cmp	r0, #0
 800bad6:	d1dc      	bne.n	800ba92 <__gethex+0x226>
 800bad8:	e791      	b.n	800b9fe <__gethex+0x192>
 800bada:	9b01      	ldr	r3, [sp, #4]
 800badc:	2500      	movs	r5, #0
 800bade:	429e      	cmp	r6, r3
 800bae0:	dac3      	bge.n	800ba6a <__gethex+0x1fe>
 800bae2:	1b9e      	subs	r6, r3, r6
 800bae4:	0021      	movs	r1, r4
 800bae6:	0032      	movs	r2, r6
 800bae8:	9805      	ldr	r0, [sp, #20]
 800baea:	f000 fc5f 	bl	800c3ac <__lshift>
 800baee:	0003      	movs	r3, r0
 800baf0:	3314      	adds	r3, #20
 800baf2:	0004      	movs	r4, r0
 800baf4:	1bbf      	subs	r7, r7, r6
 800baf6:	9304      	str	r3, [sp, #16]
 800baf8:	e7b7      	b.n	800ba6a <__gethex+0x1fe>
 800bafa:	9b02      	ldr	r3, [sp, #8]
 800bafc:	685e      	ldr	r6, [r3, #4]
 800bafe:	42be      	cmp	r6, r7
 800bb00:	dd71      	ble.n	800bbe6 <__gethex+0x37a>
 800bb02:	9b01      	ldr	r3, [sp, #4]
 800bb04:	1bf6      	subs	r6, r6, r7
 800bb06:	42b3      	cmp	r3, r6
 800bb08:	dc38      	bgt.n	800bb7c <__gethex+0x310>
 800bb0a:	9b02      	ldr	r3, [sp, #8]
 800bb0c:	68db      	ldr	r3, [r3, #12]
 800bb0e:	2b02      	cmp	r3, #2
 800bb10:	d026      	beq.n	800bb60 <__gethex+0x2f4>
 800bb12:	2b03      	cmp	r3, #3
 800bb14:	d028      	beq.n	800bb68 <__gethex+0x2fc>
 800bb16:	2b01      	cmp	r3, #1
 800bb18:	d119      	bne.n	800bb4e <__gethex+0x2e2>
 800bb1a:	9b01      	ldr	r3, [sp, #4]
 800bb1c:	42b3      	cmp	r3, r6
 800bb1e:	d116      	bne.n	800bb4e <__gethex+0x2e2>
 800bb20:	2b01      	cmp	r3, #1
 800bb22:	d10d      	bne.n	800bb40 <__gethex+0x2d4>
 800bb24:	9b02      	ldr	r3, [sp, #8]
 800bb26:	2662      	movs	r6, #98	; 0x62
 800bb28:	685b      	ldr	r3, [r3, #4]
 800bb2a:	9301      	str	r3, [sp, #4]
 800bb2c:	9a01      	ldr	r2, [sp, #4]
 800bb2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb30:	601a      	str	r2, [r3, #0]
 800bb32:	2301      	movs	r3, #1
 800bb34:	9a04      	ldr	r2, [sp, #16]
 800bb36:	6123      	str	r3, [r4, #16]
 800bb38:	6013      	str	r3, [r2, #0]
 800bb3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bb3c:	601c      	str	r4, [r3, #0]
 800bb3e:	e72e      	b.n	800b99e <__gethex+0x132>
 800bb40:	9901      	ldr	r1, [sp, #4]
 800bb42:	0020      	movs	r0, r4
 800bb44:	3901      	subs	r1, #1
 800bb46:	f000 fe75 	bl	800c834 <__any_on>
 800bb4a:	2800      	cmp	r0, #0
 800bb4c:	d1ea      	bne.n	800bb24 <__gethex+0x2b8>
 800bb4e:	0021      	movs	r1, r4
 800bb50:	9805      	ldr	r0, [sp, #20]
 800bb52:	f000 fa0d 	bl	800bf70 <_Bfree>
 800bb56:	2300      	movs	r3, #0
 800bb58:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bb5a:	2650      	movs	r6, #80	; 0x50
 800bb5c:	6013      	str	r3, [r2, #0]
 800bb5e:	e71e      	b.n	800b99e <__gethex+0x132>
 800bb60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d1f3      	bne.n	800bb4e <__gethex+0x2e2>
 800bb66:	e7dd      	b.n	800bb24 <__gethex+0x2b8>
 800bb68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d1da      	bne.n	800bb24 <__gethex+0x2b8>
 800bb6e:	e7ee      	b.n	800bb4e <__gethex+0x2e2>
 800bb70:	0800dee0 	.word	0x0800dee0
 800bb74:	0800de68 	.word	0x0800de68
 800bb78:	0800de79 	.word	0x0800de79
 800bb7c:	1e77      	subs	r7, r6, #1
 800bb7e:	2d00      	cmp	r5, #0
 800bb80:	d12f      	bne.n	800bbe2 <__gethex+0x376>
 800bb82:	2f00      	cmp	r7, #0
 800bb84:	d004      	beq.n	800bb90 <__gethex+0x324>
 800bb86:	0039      	movs	r1, r7
 800bb88:	0020      	movs	r0, r4
 800bb8a:	f000 fe53 	bl	800c834 <__any_on>
 800bb8e:	0005      	movs	r5, r0
 800bb90:	231f      	movs	r3, #31
 800bb92:	117a      	asrs	r2, r7, #5
 800bb94:	401f      	ands	r7, r3
 800bb96:	3b1e      	subs	r3, #30
 800bb98:	40bb      	lsls	r3, r7
 800bb9a:	9904      	ldr	r1, [sp, #16]
 800bb9c:	0092      	lsls	r2, r2, #2
 800bb9e:	5852      	ldr	r2, [r2, r1]
 800bba0:	421a      	tst	r2, r3
 800bba2:	d001      	beq.n	800bba8 <__gethex+0x33c>
 800bba4:	2302      	movs	r3, #2
 800bba6:	431d      	orrs	r5, r3
 800bba8:	9b01      	ldr	r3, [sp, #4]
 800bbaa:	0031      	movs	r1, r6
 800bbac:	1b9b      	subs	r3, r3, r6
 800bbae:	2602      	movs	r6, #2
 800bbb0:	0020      	movs	r0, r4
 800bbb2:	9301      	str	r3, [sp, #4]
 800bbb4:	f7ff fdf0 	bl	800b798 <rshift>
 800bbb8:	9b02      	ldr	r3, [sp, #8]
 800bbba:	685f      	ldr	r7, [r3, #4]
 800bbbc:	2d00      	cmp	r5, #0
 800bbbe:	d041      	beq.n	800bc44 <__gethex+0x3d8>
 800bbc0:	9b02      	ldr	r3, [sp, #8]
 800bbc2:	68db      	ldr	r3, [r3, #12]
 800bbc4:	2b02      	cmp	r3, #2
 800bbc6:	d010      	beq.n	800bbea <__gethex+0x37e>
 800bbc8:	2b03      	cmp	r3, #3
 800bbca:	d012      	beq.n	800bbf2 <__gethex+0x386>
 800bbcc:	2b01      	cmp	r3, #1
 800bbce:	d106      	bne.n	800bbde <__gethex+0x372>
 800bbd0:	07aa      	lsls	r2, r5, #30
 800bbd2:	d504      	bpl.n	800bbde <__gethex+0x372>
 800bbd4:	9a04      	ldr	r2, [sp, #16]
 800bbd6:	6810      	ldr	r0, [r2, #0]
 800bbd8:	4305      	orrs	r5, r0
 800bbda:	421d      	tst	r5, r3
 800bbdc:	d10c      	bne.n	800bbf8 <__gethex+0x38c>
 800bbde:	2310      	movs	r3, #16
 800bbe0:	e02f      	b.n	800bc42 <__gethex+0x3d6>
 800bbe2:	2501      	movs	r5, #1
 800bbe4:	e7d4      	b.n	800bb90 <__gethex+0x324>
 800bbe6:	2601      	movs	r6, #1
 800bbe8:	e7e8      	b.n	800bbbc <__gethex+0x350>
 800bbea:	2301      	movs	r3, #1
 800bbec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bbee:	1a9b      	subs	r3, r3, r2
 800bbf0:	9313      	str	r3, [sp, #76]	; 0x4c
 800bbf2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d0f2      	beq.n	800bbde <__gethex+0x372>
 800bbf8:	6923      	ldr	r3, [r4, #16]
 800bbfa:	2000      	movs	r0, #0
 800bbfc:	9303      	str	r3, [sp, #12]
 800bbfe:	009b      	lsls	r3, r3, #2
 800bc00:	9304      	str	r3, [sp, #16]
 800bc02:	0023      	movs	r3, r4
 800bc04:	9a04      	ldr	r2, [sp, #16]
 800bc06:	3314      	adds	r3, #20
 800bc08:	1899      	adds	r1, r3, r2
 800bc0a:	681a      	ldr	r2, [r3, #0]
 800bc0c:	1c55      	adds	r5, r2, #1
 800bc0e:	d01e      	beq.n	800bc4e <__gethex+0x3e2>
 800bc10:	3201      	adds	r2, #1
 800bc12:	601a      	str	r2, [r3, #0]
 800bc14:	0023      	movs	r3, r4
 800bc16:	3314      	adds	r3, #20
 800bc18:	2e02      	cmp	r6, #2
 800bc1a:	d140      	bne.n	800bc9e <__gethex+0x432>
 800bc1c:	9a02      	ldr	r2, [sp, #8]
 800bc1e:	9901      	ldr	r1, [sp, #4]
 800bc20:	6812      	ldr	r2, [r2, #0]
 800bc22:	3a01      	subs	r2, #1
 800bc24:	428a      	cmp	r2, r1
 800bc26:	d10b      	bne.n	800bc40 <__gethex+0x3d4>
 800bc28:	114a      	asrs	r2, r1, #5
 800bc2a:	211f      	movs	r1, #31
 800bc2c:	9801      	ldr	r0, [sp, #4]
 800bc2e:	0092      	lsls	r2, r2, #2
 800bc30:	4001      	ands	r1, r0
 800bc32:	2001      	movs	r0, #1
 800bc34:	0005      	movs	r5, r0
 800bc36:	408d      	lsls	r5, r1
 800bc38:	58d3      	ldr	r3, [r2, r3]
 800bc3a:	422b      	tst	r3, r5
 800bc3c:	d000      	beq.n	800bc40 <__gethex+0x3d4>
 800bc3e:	2601      	movs	r6, #1
 800bc40:	2320      	movs	r3, #32
 800bc42:	431e      	orrs	r6, r3
 800bc44:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bc46:	601c      	str	r4, [r3, #0]
 800bc48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc4a:	601f      	str	r7, [r3, #0]
 800bc4c:	e6a7      	b.n	800b99e <__gethex+0x132>
 800bc4e:	c301      	stmia	r3!, {r0}
 800bc50:	4299      	cmp	r1, r3
 800bc52:	d8da      	bhi.n	800bc0a <__gethex+0x39e>
 800bc54:	9b03      	ldr	r3, [sp, #12]
 800bc56:	68a2      	ldr	r2, [r4, #8]
 800bc58:	4293      	cmp	r3, r2
 800bc5a:	db17      	blt.n	800bc8c <__gethex+0x420>
 800bc5c:	6863      	ldr	r3, [r4, #4]
 800bc5e:	9805      	ldr	r0, [sp, #20]
 800bc60:	1c59      	adds	r1, r3, #1
 800bc62:	f000 f941 	bl	800bee8 <_Balloc>
 800bc66:	1e05      	subs	r5, r0, #0
 800bc68:	d103      	bne.n	800bc72 <__gethex+0x406>
 800bc6a:	0002      	movs	r2, r0
 800bc6c:	2184      	movs	r1, #132	; 0x84
 800bc6e:	4b1c      	ldr	r3, [pc, #112]	; (800bce0 <__gethex+0x474>)
 800bc70:	e6b8      	b.n	800b9e4 <__gethex+0x178>
 800bc72:	0021      	movs	r1, r4
 800bc74:	6923      	ldr	r3, [r4, #16]
 800bc76:	310c      	adds	r1, #12
 800bc78:	1c9a      	adds	r2, r3, #2
 800bc7a:	0092      	lsls	r2, r2, #2
 800bc7c:	300c      	adds	r0, #12
 800bc7e:	f000 f92a 	bl	800bed6 <memcpy>
 800bc82:	0021      	movs	r1, r4
 800bc84:	9805      	ldr	r0, [sp, #20]
 800bc86:	f000 f973 	bl	800bf70 <_Bfree>
 800bc8a:	002c      	movs	r4, r5
 800bc8c:	6923      	ldr	r3, [r4, #16]
 800bc8e:	1c5a      	adds	r2, r3, #1
 800bc90:	6122      	str	r2, [r4, #16]
 800bc92:	2201      	movs	r2, #1
 800bc94:	3304      	adds	r3, #4
 800bc96:	009b      	lsls	r3, r3, #2
 800bc98:	18e3      	adds	r3, r4, r3
 800bc9a:	605a      	str	r2, [r3, #4]
 800bc9c:	e7ba      	b.n	800bc14 <__gethex+0x3a8>
 800bc9e:	6922      	ldr	r2, [r4, #16]
 800bca0:	9903      	ldr	r1, [sp, #12]
 800bca2:	428a      	cmp	r2, r1
 800bca4:	dd09      	ble.n	800bcba <__gethex+0x44e>
 800bca6:	2101      	movs	r1, #1
 800bca8:	0020      	movs	r0, r4
 800bcaa:	f7ff fd75 	bl	800b798 <rshift>
 800bcae:	9b02      	ldr	r3, [sp, #8]
 800bcb0:	3701      	adds	r7, #1
 800bcb2:	689b      	ldr	r3, [r3, #8]
 800bcb4:	42bb      	cmp	r3, r7
 800bcb6:	dac2      	bge.n	800bc3e <__gethex+0x3d2>
 800bcb8:	e6dc      	b.n	800ba74 <__gethex+0x208>
 800bcba:	221f      	movs	r2, #31
 800bcbc:	9d01      	ldr	r5, [sp, #4]
 800bcbe:	9901      	ldr	r1, [sp, #4]
 800bcc0:	2601      	movs	r6, #1
 800bcc2:	4015      	ands	r5, r2
 800bcc4:	4211      	tst	r1, r2
 800bcc6:	d0bb      	beq.n	800bc40 <__gethex+0x3d4>
 800bcc8:	9a04      	ldr	r2, [sp, #16]
 800bcca:	189b      	adds	r3, r3, r2
 800bccc:	3b04      	subs	r3, #4
 800bcce:	6818      	ldr	r0, [r3, #0]
 800bcd0:	f000 fa02 	bl	800c0d8 <__hi0bits>
 800bcd4:	2320      	movs	r3, #32
 800bcd6:	1b5d      	subs	r5, r3, r5
 800bcd8:	42a8      	cmp	r0, r5
 800bcda:	dbe4      	blt.n	800bca6 <__gethex+0x43a>
 800bcdc:	e7b0      	b.n	800bc40 <__gethex+0x3d4>
 800bcde:	46c0      	nop			; (mov r8, r8)
 800bce0:	0800de68 	.word	0x0800de68

0800bce4 <L_shift>:
 800bce4:	2308      	movs	r3, #8
 800bce6:	b570      	push	{r4, r5, r6, lr}
 800bce8:	2520      	movs	r5, #32
 800bcea:	1a9a      	subs	r2, r3, r2
 800bcec:	0092      	lsls	r2, r2, #2
 800bcee:	1aad      	subs	r5, r5, r2
 800bcf0:	6843      	ldr	r3, [r0, #4]
 800bcf2:	6806      	ldr	r6, [r0, #0]
 800bcf4:	001c      	movs	r4, r3
 800bcf6:	40ac      	lsls	r4, r5
 800bcf8:	40d3      	lsrs	r3, r2
 800bcfa:	4334      	orrs	r4, r6
 800bcfc:	6004      	str	r4, [r0, #0]
 800bcfe:	6043      	str	r3, [r0, #4]
 800bd00:	3004      	adds	r0, #4
 800bd02:	4288      	cmp	r0, r1
 800bd04:	d3f4      	bcc.n	800bcf0 <L_shift+0xc>
 800bd06:	bd70      	pop	{r4, r5, r6, pc}

0800bd08 <__match>:
 800bd08:	b530      	push	{r4, r5, lr}
 800bd0a:	6803      	ldr	r3, [r0, #0]
 800bd0c:	780c      	ldrb	r4, [r1, #0]
 800bd0e:	3301      	adds	r3, #1
 800bd10:	2c00      	cmp	r4, #0
 800bd12:	d102      	bne.n	800bd1a <__match+0x12>
 800bd14:	6003      	str	r3, [r0, #0]
 800bd16:	2001      	movs	r0, #1
 800bd18:	bd30      	pop	{r4, r5, pc}
 800bd1a:	781a      	ldrb	r2, [r3, #0]
 800bd1c:	0015      	movs	r5, r2
 800bd1e:	3d41      	subs	r5, #65	; 0x41
 800bd20:	2d19      	cmp	r5, #25
 800bd22:	d800      	bhi.n	800bd26 <__match+0x1e>
 800bd24:	3220      	adds	r2, #32
 800bd26:	3101      	adds	r1, #1
 800bd28:	42a2      	cmp	r2, r4
 800bd2a:	d0ef      	beq.n	800bd0c <__match+0x4>
 800bd2c:	2000      	movs	r0, #0
 800bd2e:	e7f3      	b.n	800bd18 <__match+0x10>

0800bd30 <__hexnan>:
 800bd30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd32:	680b      	ldr	r3, [r1, #0]
 800bd34:	b08b      	sub	sp, #44	; 0x2c
 800bd36:	9201      	str	r2, [sp, #4]
 800bd38:	9901      	ldr	r1, [sp, #4]
 800bd3a:	115a      	asrs	r2, r3, #5
 800bd3c:	0092      	lsls	r2, r2, #2
 800bd3e:	188a      	adds	r2, r1, r2
 800bd40:	9202      	str	r2, [sp, #8]
 800bd42:	0019      	movs	r1, r3
 800bd44:	221f      	movs	r2, #31
 800bd46:	4011      	ands	r1, r2
 800bd48:	9008      	str	r0, [sp, #32]
 800bd4a:	9106      	str	r1, [sp, #24]
 800bd4c:	4213      	tst	r3, r2
 800bd4e:	d002      	beq.n	800bd56 <__hexnan+0x26>
 800bd50:	9b02      	ldr	r3, [sp, #8]
 800bd52:	3304      	adds	r3, #4
 800bd54:	9302      	str	r3, [sp, #8]
 800bd56:	9b02      	ldr	r3, [sp, #8]
 800bd58:	2500      	movs	r5, #0
 800bd5a:	1f1e      	subs	r6, r3, #4
 800bd5c:	0037      	movs	r7, r6
 800bd5e:	0034      	movs	r4, r6
 800bd60:	9b08      	ldr	r3, [sp, #32]
 800bd62:	6035      	str	r5, [r6, #0]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	9507      	str	r5, [sp, #28]
 800bd68:	9305      	str	r3, [sp, #20]
 800bd6a:	9503      	str	r5, [sp, #12]
 800bd6c:	9b05      	ldr	r3, [sp, #20]
 800bd6e:	3301      	adds	r3, #1
 800bd70:	9309      	str	r3, [sp, #36]	; 0x24
 800bd72:	9b05      	ldr	r3, [sp, #20]
 800bd74:	785b      	ldrb	r3, [r3, #1]
 800bd76:	9304      	str	r3, [sp, #16]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d028      	beq.n	800bdce <__hexnan+0x9e>
 800bd7c:	9804      	ldr	r0, [sp, #16]
 800bd7e:	f7ff fd5f 	bl	800b840 <__hexdig_fun>
 800bd82:	2800      	cmp	r0, #0
 800bd84:	d154      	bne.n	800be30 <__hexnan+0x100>
 800bd86:	9b04      	ldr	r3, [sp, #16]
 800bd88:	2b20      	cmp	r3, #32
 800bd8a:	d819      	bhi.n	800bdc0 <__hexnan+0x90>
 800bd8c:	9b03      	ldr	r3, [sp, #12]
 800bd8e:	9a07      	ldr	r2, [sp, #28]
 800bd90:	4293      	cmp	r3, r2
 800bd92:	dd12      	ble.n	800bdba <__hexnan+0x8a>
 800bd94:	42bc      	cmp	r4, r7
 800bd96:	d206      	bcs.n	800bda6 <__hexnan+0x76>
 800bd98:	2d07      	cmp	r5, #7
 800bd9a:	dc04      	bgt.n	800bda6 <__hexnan+0x76>
 800bd9c:	002a      	movs	r2, r5
 800bd9e:	0039      	movs	r1, r7
 800bda0:	0020      	movs	r0, r4
 800bda2:	f7ff ff9f 	bl	800bce4 <L_shift>
 800bda6:	9b01      	ldr	r3, [sp, #4]
 800bda8:	2508      	movs	r5, #8
 800bdaa:	429c      	cmp	r4, r3
 800bdac:	d905      	bls.n	800bdba <__hexnan+0x8a>
 800bdae:	1f27      	subs	r7, r4, #4
 800bdb0:	2500      	movs	r5, #0
 800bdb2:	003c      	movs	r4, r7
 800bdb4:	9b03      	ldr	r3, [sp, #12]
 800bdb6:	603d      	str	r5, [r7, #0]
 800bdb8:	9307      	str	r3, [sp, #28]
 800bdba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdbc:	9305      	str	r3, [sp, #20]
 800bdbe:	e7d5      	b.n	800bd6c <__hexnan+0x3c>
 800bdc0:	9b04      	ldr	r3, [sp, #16]
 800bdc2:	2b29      	cmp	r3, #41	; 0x29
 800bdc4:	d159      	bne.n	800be7a <__hexnan+0x14a>
 800bdc6:	9b05      	ldr	r3, [sp, #20]
 800bdc8:	9a08      	ldr	r2, [sp, #32]
 800bdca:	3302      	adds	r3, #2
 800bdcc:	6013      	str	r3, [r2, #0]
 800bdce:	9b03      	ldr	r3, [sp, #12]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d052      	beq.n	800be7a <__hexnan+0x14a>
 800bdd4:	42bc      	cmp	r4, r7
 800bdd6:	d206      	bcs.n	800bde6 <__hexnan+0xb6>
 800bdd8:	2d07      	cmp	r5, #7
 800bdda:	dc04      	bgt.n	800bde6 <__hexnan+0xb6>
 800bddc:	002a      	movs	r2, r5
 800bdde:	0039      	movs	r1, r7
 800bde0:	0020      	movs	r0, r4
 800bde2:	f7ff ff7f 	bl	800bce4 <L_shift>
 800bde6:	9b01      	ldr	r3, [sp, #4]
 800bde8:	429c      	cmp	r4, r3
 800bdea:	d935      	bls.n	800be58 <__hexnan+0x128>
 800bdec:	001a      	movs	r2, r3
 800bdee:	0023      	movs	r3, r4
 800bdf0:	cb02      	ldmia	r3!, {r1}
 800bdf2:	c202      	stmia	r2!, {r1}
 800bdf4:	429e      	cmp	r6, r3
 800bdf6:	d2fb      	bcs.n	800bdf0 <__hexnan+0xc0>
 800bdf8:	9b02      	ldr	r3, [sp, #8]
 800bdfa:	1c61      	adds	r1, r4, #1
 800bdfc:	1eda      	subs	r2, r3, #3
 800bdfe:	2304      	movs	r3, #4
 800be00:	4291      	cmp	r1, r2
 800be02:	d805      	bhi.n	800be10 <__hexnan+0xe0>
 800be04:	9b02      	ldr	r3, [sp, #8]
 800be06:	3b04      	subs	r3, #4
 800be08:	1b1b      	subs	r3, r3, r4
 800be0a:	089b      	lsrs	r3, r3, #2
 800be0c:	3301      	adds	r3, #1
 800be0e:	009b      	lsls	r3, r3, #2
 800be10:	9a01      	ldr	r2, [sp, #4]
 800be12:	18d3      	adds	r3, r2, r3
 800be14:	2200      	movs	r2, #0
 800be16:	c304      	stmia	r3!, {r2}
 800be18:	429e      	cmp	r6, r3
 800be1a:	d2fc      	bcs.n	800be16 <__hexnan+0xe6>
 800be1c:	6833      	ldr	r3, [r6, #0]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d104      	bne.n	800be2c <__hexnan+0xfc>
 800be22:	9b01      	ldr	r3, [sp, #4]
 800be24:	429e      	cmp	r6, r3
 800be26:	d126      	bne.n	800be76 <__hexnan+0x146>
 800be28:	2301      	movs	r3, #1
 800be2a:	6033      	str	r3, [r6, #0]
 800be2c:	2005      	movs	r0, #5
 800be2e:	e025      	b.n	800be7c <__hexnan+0x14c>
 800be30:	9b03      	ldr	r3, [sp, #12]
 800be32:	3501      	adds	r5, #1
 800be34:	3301      	adds	r3, #1
 800be36:	9303      	str	r3, [sp, #12]
 800be38:	2d08      	cmp	r5, #8
 800be3a:	dd06      	ble.n	800be4a <__hexnan+0x11a>
 800be3c:	9b01      	ldr	r3, [sp, #4]
 800be3e:	429c      	cmp	r4, r3
 800be40:	d9bb      	bls.n	800bdba <__hexnan+0x8a>
 800be42:	2300      	movs	r3, #0
 800be44:	2501      	movs	r5, #1
 800be46:	3c04      	subs	r4, #4
 800be48:	6023      	str	r3, [r4, #0]
 800be4a:	220f      	movs	r2, #15
 800be4c:	6823      	ldr	r3, [r4, #0]
 800be4e:	4010      	ands	r0, r2
 800be50:	011b      	lsls	r3, r3, #4
 800be52:	4318      	orrs	r0, r3
 800be54:	6020      	str	r0, [r4, #0]
 800be56:	e7b0      	b.n	800bdba <__hexnan+0x8a>
 800be58:	9b06      	ldr	r3, [sp, #24]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d0de      	beq.n	800be1c <__hexnan+0xec>
 800be5e:	2120      	movs	r1, #32
 800be60:	9a06      	ldr	r2, [sp, #24]
 800be62:	9b02      	ldr	r3, [sp, #8]
 800be64:	1a89      	subs	r1, r1, r2
 800be66:	2201      	movs	r2, #1
 800be68:	4252      	negs	r2, r2
 800be6a:	40ca      	lsrs	r2, r1
 800be6c:	3b04      	subs	r3, #4
 800be6e:	6819      	ldr	r1, [r3, #0]
 800be70:	400a      	ands	r2, r1
 800be72:	601a      	str	r2, [r3, #0]
 800be74:	e7d2      	b.n	800be1c <__hexnan+0xec>
 800be76:	3e04      	subs	r6, #4
 800be78:	e7d0      	b.n	800be1c <__hexnan+0xec>
 800be7a:	2004      	movs	r0, #4
 800be7c:	b00b      	add	sp, #44	; 0x2c
 800be7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800be80 <_localeconv_r>:
 800be80:	4800      	ldr	r0, [pc, #0]	; (800be84 <_localeconv_r+0x4>)
 800be82:	4770      	bx	lr
 800be84:	20000304 	.word	0x20000304

0800be88 <malloc>:
 800be88:	b510      	push	{r4, lr}
 800be8a:	4b03      	ldr	r3, [pc, #12]	; (800be98 <malloc+0x10>)
 800be8c:	0001      	movs	r1, r0
 800be8e:	6818      	ldr	r0, [r3, #0]
 800be90:	f000 fd8c 	bl	800c9ac <_malloc_r>
 800be94:	bd10      	pop	{r4, pc}
 800be96:	46c0      	nop			; (mov r8, r8)
 800be98:	200001ac 	.word	0x200001ac

0800be9c <__ascii_mbtowc>:
 800be9c:	b082      	sub	sp, #8
 800be9e:	2900      	cmp	r1, #0
 800bea0:	d100      	bne.n	800bea4 <__ascii_mbtowc+0x8>
 800bea2:	a901      	add	r1, sp, #4
 800bea4:	1e10      	subs	r0, r2, #0
 800bea6:	d006      	beq.n	800beb6 <__ascii_mbtowc+0x1a>
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d006      	beq.n	800beba <__ascii_mbtowc+0x1e>
 800beac:	7813      	ldrb	r3, [r2, #0]
 800beae:	600b      	str	r3, [r1, #0]
 800beb0:	7810      	ldrb	r0, [r2, #0]
 800beb2:	1e43      	subs	r3, r0, #1
 800beb4:	4198      	sbcs	r0, r3
 800beb6:	b002      	add	sp, #8
 800beb8:	4770      	bx	lr
 800beba:	2002      	movs	r0, #2
 800bebc:	4240      	negs	r0, r0
 800bebe:	e7fa      	b.n	800beb6 <__ascii_mbtowc+0x1a>

0800bec0 <memchr>:
 800bec0:	b2c9      	uxtb	r1, r1
 800bec2:	1882      	adds	r2, r0, r2
 800bec4:	4290      	cmp	r0, r2
 800bec6:	d101      	bne.n	800becc <memchr+0xc>
 800bec8:	2000      	movs	r0, #0
 800beca:	4770      	bx	lr
 800becc:	7803      	ldrb	r3, [r0, #0]
 800bece:	428b      	cmp	r3, r1
 800bed0:	d0fb      	beq.n	800beca <memchr+0xa>
 800bed2:	3001      	adds	r0, #1
 800bed4:	e7f6      	b.n	800bec4 <memchr+0x4>

0800bed6 <memcpy>:
 800bed6:	2300      	movs	r3, #0
 800bed8:	b510      	push	{r4, lr}
 800beda:	429a      	cmp	r2, r3
 800bedc:	d100      	bne.n	800bee0 <memcpy+0xa>
 800bede:	bd10      	pop	{r4, pc}
 800bee0:	5ccc      	ldrb	r4, [r1, r3]
 800bee2:	54c4      	strb	r4, [r0, r3]
 800bee4:	3301      	adds	r3, #1
 800bee6:	e7f8      	b.n	800beda <memcpy+0x4>

0800bee8 <_Balloc>:
 800bee8:	b570      	push	{r4, r5, r6, lr}
 800beea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800beec:	0006      	movs	r6, r0
 800beee:	000c      	movs	r4, r1
 800bef0:	2d00      	cmp	r5, #0
 800bef2:	d10e      	bne.n	800bf12 <_Balloc+0x2a>
 800bef4:	2010      	movs	r0, #16
 800bef6:	f7ff ffc7 	bl	800be88 <malloc>
 800befa:	1e02      	subs	r2, r0, #0
 800befc:	6270      	str	r0, [r6, #36]	; 0x24
 800befe:	d104      	bne.n	800bf0a <_Balloc+0x22>
 800bf00:	2166      	movs	r1, #102	; 0x66
 800bf02:	4b19      	ldr	r3, [pc, #100]	; (800bf68 <_Balloc+0x80>)
 800bf04:	4819      	ldr	r0, [pc, #100]	; (800bf6c <_Balloc+0x84>)
 800bf06:	f000 ff61 	bl	800cdcc <__assert_func>
 800bf0a:	6045      	str	r5, [r0, #4]
 800bf0c:	6085      	str	r5, [r0, #8]
 800bf0e:	6005      	str	r5, [r0, #0]
 800bf10:	60c5      	str	r5, [r0, #12]
 800bf12:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800bf14:	68eb      	ldr	r3, [r5, #12]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d013      	beq.n	800bf42 <_Balloc+0x5a>
 800bf1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bf1c:	00a2      	lsls	r2, r4, #2
 800bf1e:	68db      	ldr	r3, [r3, #12]
 800bf20:	189b      	adds	r3, r3, r2
 800bf22:	6818      	ldr	r0, [r3, #0]
 800bf24:	2800      	cmp	r0, #0
 800bf26:	d118      	bne.n	800bf5a <_Balloc+0x72>
 800bf28:	2101      	movs	r1, #1
 800bf2a:	000d      	movs	r5, r1
 800bf2c:	40a5      	lsls	r5, r4
 800bf2e:	1d6a      	adds	r2, r5, #5
 800bf30:	0030      	movs	r0, r6
 800bf32:	0092      	lsls	r2, r2, #2
 800bf34:	f000 fca1 	bl	800c87a <_calloc_r>
 800bf38:	2800      	cmp	r0, #0
 800bf3a:	d00c      	beq.n	800bf56 <_Balloc+0x6e>
 800bf3c:	6044      	str	r4, [r0, #4]
 800bf3e:	6085      	str	r5, [r0, #8]
 800bf40:	e00d      	b.n	800bf5e <_Balloc+0x76>
 800bf42:	2221      	movs	r2, #33	; 0x21
 800bf44:	2104      	movs	r1, #4
 800bf46:	0030      	movs	r0, r6
 800bf48:	f000 fc97 	bl	800c87a <_calloc_r>
 800bf4c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bf4e:	60e8      	str	r0, [r5, #12]
 800bf50:	68db      	ldr	r3, [r3, #12]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d1e1      	bne.n	800bf1a <_Balloc+0x32>
 800bf56:	2000      	movs	r0, #0
 800bf58:	bd70      	pop	{r4, r5, r6, pc}
 800bf5a:	6802      	ldr	r2, [r0, #0]
 800bf5c:	601a      	str	r2, [r3, #0]
 800bf5e:	2300      	movs	r3, #0
 800bf60:	6103      	str	r3, [r0, #16]
 800bf62:	60c3      	str	r3, [r0, #12]
 800bf64:	e7f8      	b.n	800bf58 <_Balloc+0x70>
 800bf66:	46c0      	nop			; (mov r8, r8)
 800bf68:	0800ddf6 	.word	0x0800ddf6
 800bf6c:	0800def4 	.word	0x0800def4

0800bf70 <_Bfree>:
 800bf70:	b570      	push	{r4, r5, r6, lr}
 800bf72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bf74:	0005      	movs	r5, r0
 800bf76:	000c      	movs	r4, r1
 800bf78:	2e00      	cmp	r6, #0
 800bf7a:	d10e      	bne.n	800bf9a <_Bfree+0x2a>
 800bf7c:	2010      	movs	r0, #16
 800bf7e:	f7ff ff83 	bl	800be88 <malloc>
 800bf82:	1e02      	subs	r2, r0, #0
 800bf84:	6268      	str	r0, [r5, #36]	; 0x24
 800bf86:	d104      	bne.n	800bf92 <_Bfree+0x22>
 800bf88:	218a      	movs	r1, #138	; 0x8a
 800bf8a:	4b09      	ldr	r3, [pc, #36]	; (800bfb0 <_Bfree+0x40>)
 800bf8c:	4809      	ldr	r0, [pc, #36]	; (800bfb4 <_Bfree+0x44>)
 800bf8e:	f000 ff1d 	bl	800cdcc <__assert_func>
 800bf92:	6046      	str	r6, [r0, #4]
 800bf94:	6086      	str	r6, [r0, #8]
 800bf96:	6006      	str	r6, [r0, #0]
 800bf98:	60c6      	str	r6, [r0, #12]
 800bf9a:	2c00      	cmp	r4, #0
 800bf9c:	d007      	beq.n	800bfae <_Bfree+0x3e>
 800bf9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bfa0:	6862      	ldr	r2, [r4, #4]
 800bfa2:	68db      	ldr	r3, [r3, #12]
 800bfa4:	0092      	lsls	r2, r2, #2
 800bfa6:	189b      	adds	r3, r3, r2
 800bfa8:	681a      	ldr	r2, [r3, #0]
 800bfaa:	6022      	str	r2, [r4, #0]
 800bfac:	601c      	str	r4, [r3, #0]
 800bfae:	bd70      	pop	{r4, r5, r6, pc}
 800bfb0:	0800ddf6 	.word	0x0800ddf6
 800bfb4:	0800def4 	.word	0x0800def4

0800bfb8 <__multadd>:
 800bfb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfba:	000e      	movs	r6, r1
 800bfbc:	9001      	str	r0, [sp, #4]
 800bfbe:	000c      	movs	r4, r1
 800bfc0:	001d      	movs	r5, r3
 800bfc2:	2000      	movs	r0, #0
 800bfc4:	690f      	ldr	r7, [r1, #16]
 800bfc6:	3614      	adds	r6, #20
 800bfc8:	6833      	ldr	r3, [r6, #0]
 800bfca:	3001      	adds	r0, #1
 800bfcc:	b299      	uxth	r1, r3
 800bfce:	4351      	muls	r1, r2
 800bfd0:	0c1b      	lsrs	r3, r3, #16
 800bfd2:	4353      	muls	r3, r2
 800bfd4:	1949      	adds	r1, r1, r5
 800bfd6:	0c0d      	lsrs	r5, r1, #16
 800bfd8:	195b      	adds	r3, r3, r5
 800bfda:	0c1d      	lsrs	r5, r3, #16
 800bfdc:	b289      	uxth	r1, r1
 800bfde:	041b      	lsls	r3, r3, #16
 800bfe0:	185b      	adds	r3, r3, r1
 800bfe2:	c608      	stmia	r6!, {r3}
 800bfe4:	4287      	cmp	r7, r0
 800bfe6:	dcef      	bgt.n	800bfc8 <__multadd+0x10>
 800bfe8:	2d00      	cmp	r5, #0
 800bfea:	d022      	beq.n	800c032 <__multadd+0x7a>
 800bfec:	68a3      	ldr	r3, [r4, #8]
 800bfee:	42bb      	cmp	r3, r7
 800bff0:	dc19      	bgt.n	800c026 <__multadd+0x6e>
 800bff2:	6863      	ldr	r3, [r4, #4]
 800bff4:	9801      	ldr	r0, [sp, #4]
 800bff6:	1c59      	adds	r1, r3, #1
 800bff8:	f7ff ff76 	bl	800bee8 <_Balloc>
 800bffc:	1e06      	subs	r6, r0, #0
 800bffe:	d105      	bne.n	800c00c <__multadd+0x54>
 800c000:	0002      	movs	r2, r0
 800c002:	21b5      	movs	r1, #181	; 0xb5
 800c004:	4b0c      	ldr	r3, [pc, #48]	; (800c038 <__multadd+0x80>)
 800c006:	480d      	ldr	r0, [pc, #52]	; (800c03c <__multadd+0x84>)
 800c008:	f000 fee0 	bl	800cdcc <__assert_func>
 800c00c:	0021      	movs	r1, r4
 800c00e:	6923      	ldr	r3, [r4, #16]
 800c010:	310c      	adds	r1, #12
 800c012:	1c9a      	adds	r2, r3, #2
 800c014:	0092      	lsls	r2, r2, #2
 800c016:	300c      	adds	r0, #12
 800c018:	f7ff ff5d 	bl	800bed6 <memcpy>
 800c01c:	0021      	movs	r1, r4
 800c01e:	9801      	ldr	r0, [sp, #4]
 800c020:	f7ff ffa6 	bl	800bf70 <_Bfree>
 800c024:	0034      	movs	r4, r6
 800c026:	1d3b      	adds	r3, r7, #4
 800c028:	009b      	lsls	r3, r3, #2
 800c02a:	18e3      	adds	r3, r4, r3
 800c02c:	605d      	str	r5, [r3, #4]
 800c02e:	1c7b      	adds	r3, r7, #1
 800c030:	6123      	str	r3, [r4, #16]
 800c032:	0020      	movs	r0, r4
 800c034:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c036:	46c0      	nop			; (mov r8, r8)
 800c038:	0800de68 	.word	0x0800de68
 800c03c:	0800def4 	.word	0x0800def4

0800c040 <__s2b>:
 800c040:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c042:	0006      	movs	r6, r0
 800c044:	0018      	movs	r0, r3
 800c046:	000c      	movs	r4, r1
 800c048:	3008      	adds	r0, #8
 800c04a:	2109      	movs	r1, #9
 800c04c:	9301      	str	r3, [sp, #4]
 800c04e:	0015      	movs	r5, r2
 800c050:	f7f4 f900 	bl	8000254 <__divsi3>
 800c054:	2301      	movs	r3, #1
 800c056:	2100      	movs	r1, #0
 800c058:	4283      	cmp	r3, r0
 800c05a:	db0a      	blt.n	800c072 <__s2b+0x32>
 800c05c:	0030      	movs	r0, r6
 800c05e:	f7ff ff43 	bl	800bee8 <_Balloc>
 800c062:	1e01      	subs	r1, r0, #0
 800c064:	d108      	bne.n	800c078 <__s2b+0x38>
 800c066:	0002      	movs	r2, r0
 800c068:	4b19      	ldr	r3, [pc, #100]	; (800c0d0 <__s2b+0x90>)
 800c06a:	481a      	ldr	r0, [pc, #104]	; (800c0d4 <__s2b+0x94>)
 800c06c:	31ce      	adds	r1, #206	; 0xce
 800c06e:	f000 fead 	bl	800cdcc <__assert_func>
 800c072:	005b      	lsls	r3, r3, #1
 800c074:	3101      	adds	r1, #1
 800c076:	e7ef      	b.n	800c058 <__s2b+0x18>
 800c078:	9b08      	ldr	r3, [sp, #32]
 800c07a:	6143      	str	r3, [r0, #20]
 800c07c:	2301      	movs	r3, #1
 800c07e:	6103      	str	r3, [r0, #16]
 800c080:	2d09      	cmp	r5, #9
 800c082:	dd18      	ble.n	800c0b6 <__s2b+0x76>
 800c084:	0023      	movs	r3, r4
 800c086:	3309      	adds	r3, #9
 800c088:	001f      	movs	r7, r3
 800c08a:	9300      	str	r3, [sp, #0]
 800c08c:	1964      	adds	r4, r4, r5
 800c08e:	783b      	ldrb	r3, [r7, #0]
 800c090:	220a      	movs	r2, #10
 800c092:	0030      	movs	r0, r6
 800c094:	3b30      	subs	r3, #48	; 0x30
 800c096:	f7ff ff8f 	bl	800bfb8 <__multadd>
 800c09a:	3701      	adds	r7, #1
 800c09c:	0001      	movs	r1, r0
 800c09e:	42a7      	cmp	r7, r4
 800c0a0:	d1f5      	bne.n	800c08e <__s2b+0x4e>
 800c0a2:	002c      	movs	r4, r5
 800c0a4:	9b00      	ldr	r3, [sp, #0]
 800c0a6:	3c08      	subs	r4, #8
 800c0a8:	191c      	adds	r4, r3, r4
 800c0aa:	002f      	movs	r7, r5
 800c0ac:	9b01      	ldr	r3, [sp, #4]
 800c0ae:	429f      	cmp	r7, r3
 800c0b0:	db04      	blt.n	800c0bc <__s2b+0x7c>
 800c0b2:	0008      	movs	r0, r1
 800c0b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c0b6:	2509      	movs	r5, #9
 800c0b8:	340a      	adds	r4, #10
 800c0ba:	e7f6      	b.n	800c0aa <__s2b+0x6a>
 800c0bc:	1b63      	subs	r3, r4, r5
 800c0be:	5ddb      	ldrb	r3, [r3, r7]
 800c0c0:	220a      	movs	r2, #10
 800c0c2:	0030      	movs	r0, r6
 800c0c4:	3b30      	subs	r3, #48	; 0x30
 800c0c6:	f7ff ff77 	bl	800bfb8 <__multadd>
 800c0ca:	3701      	adds	r7, #1
 800c0cc:	0001      	movs	r1, r0
 800c0ce:	e7ed      	b.n	800c0ac <__s2b+0x6c>
 800c0d0:	0800de68 	.word	0x0800de68
 800c0d4:	0800def4 	.word	0x0800def4

0800c0d8 <__hi0bits>:
 800c0d8:	0003      	movs	r3, r0
 800c0da:	0c02      	lsrs	r2, r0, #16
 800c0dc:	2000      	movs	r0, #0
 800c0de:	4282      	cmp	r2, r0
 800c0e0:	d101      	bne.n	800c0e6 <__hi0bits+0xe>
 800c0e2:	041b      	lsls	r3, r3, #16
 800c0e4:	3010      	adds	r0, #16
 800c0e6:	0e1a      	lsrs	r2, r3, #24
 800c0e8:	d101      	bne.n	800c0ee <__hi0bits+0x16>
 800c0ea:	3008      	adds	r0, #8
 800c0ec:	021b      	lsls	r3, r3, #8
 800c0ee:	0f1a      	lsrs	r2, r3, #28
 800c0f0:	d101      	bne.n	800c0f6 <__hi0bits+0x1e>
 800c0f2:	3004      	adds	r0, #4
 800c0f4:	011b      	lsls	r3, r3, #4
 800c0f6:	0f9a      	lsrs	r2, r3, #30
 800c0f8:	d101      	bne.n	800c0fe <__hi0bits+0x26>
 800c0fa:	3002      	adds	r0, #2
 800c0fc:	009b      	lsls	r3, r3, #2
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	db03      	blt.n	800c10a <__hi0bits+0x32>
 800c102:	3001      	adds	r0, #1
 800c104:	005b      	lsls	r3, r3, #1
 800c106:	d400      	bmi.n	800c10a <__hi0bits+0x32>
 800c108:	2020      	movs	r0, #32
 800c10a:	4770      	bx	lr

0800c10c <__lo0bits>:
 800c10c:	6803      	ldr	r3, [r0, #0]
 800c10e:	0002      	movs	r2, r0
 800c110:	2107      	movs	r1, #7
 800c112:	0018      	movs	r0, r3
 800c114:	4008      	ands	r0, r1
 800c116:	420b      	tst	r3, r1
 800c118:	d00d      	beq.n	800c136 <__lo0bits+0x2a>
 800c11a:	3906      	subs	r1, #6
 800c11c:	2000      	movs	r0, #0
 800c11e:	420b      	tst	r3, r1
 800c120:	d105      	bne.n	800c12e <__lo0bits+0x22>
 800c122:	3002      	adds	r0, #2
 800c124:	4203      	tst	r3, r0
 800c126:	d003      	beq.n	800c130 <__lo0bits+0x24>
 800c128:	40cb      	lsrs	r3, r1
 800c12a:	0008      	movs	r0, r1
 800c12c:	6013      	str	r3, [r2, #0]
 800c12e:	4770      	bx	lr
 800c130:	089b      	lsrs	r3, r3, #2
 800c132:	6013      	str	r3, [r2, #0]
 800c134:	e7fb      	b.n	800c12e <__lo0bits+0x22>
 800c136:	b299      	uxth	r1, r3
 800c138:	2900      	cmp	r1, #0
 800c13a:	d101      	bne.n	800c140 <__lo0bits+0x34>
 800c13c:	2010      	movs	r0, #16
 800c13e:	0c1b      	lsrs	r3, r3, #16
 800c140:	b2d9      	uxtb	r1, r3
 800c142:	2900      	cmp	r1, #0
 800c144:	d101      	bne.n	800c14a <__lo0bits+0x3e>
 800c146:	3008      	adds	r0, #8
 800c148:	0a1b      	lsrs	r3, r3, #8
 800c14a:	0719      	lsls	r1, r3, #28
 800c14c:	d101      	bne.n	800c152 <__lo0bits+0x46>
 800c14e:	3004      	adds	r0, #4
 800c150:	091b      	lsrs	r3, r3, #4
 800c152:	0799      	lsls	r1, r3, #30
 800c154:	d101      	bne.n	800c15a <__lo0bits+0x4e>
 800c156:	3002      	adds	r0, #2
 800c158:	089b      	lsrs	r3, r3, #2
 800c15a:	07d9      	lsls	r1, r3, #31
 800c15c:	d4e9      	bmi.n	800c132 <__lo0bits+0x26>
 800c15e:	3001      	adds	r0, #1
 800c160:	085b      	lsrs	r3, r3, #1
 800c162:	d1e6      	bne.n	800c132 <__lo0bits+0x26>
 800c164:	2020      	movs	r0, #32
 800c166:	e7e2      	b.n	800c12e <__lo0bits+0x22>

0800c168 <__i2b>:
 800c168:	b510      	push	{r4, lr}
 800c16a:	000c      	movs	r4, r1
 800c16c:	2101      	movs	r1, #1
 800c16e:	f7ff febb 	bl	800bee8 <_Balloc>
 800c172:	2800      	cmp	r0, #0
 800c174:	d106      	bne.n	800c184 <__i2b+0x1c>
 800c176:	21a0      	movs	r1, #160	; 0xa0
 800c178:	0002      	movs	r2, r0
 800c17a:	4b04      	ldr	r3, [pc, #16]	; (800c18c <__i2b+0x24>)
 800c17c:	4804      	ldr	r0, [pc, #16]	; (800c190 <__i2b+0x28>)
 800c17e:	0049      	lsls	r1, r1, #1
 800c180:	f000 fe24 	bl	800cdcc <__assert_func>
 800c184:	2301      	movs	r3, #1
 800c186:	6144      	str	r4, [r0, #20]
 800c188:	6103      	str	r3, [r0, #16]
 800c18a:	bd10      	pop	{r4, pc}
 800c18c:	0800de68 	.word	0x0800de68
 800c190:	0800def4 	.word	0x0800def4

0800c194 <__multiply>:
 800c194:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c196:	690b      	ldr	r3, [r1, #16]
 800c198:	0014      	movs	r4, r2
 800c19a:	6912      	ldr	r2, [r2, #16]
 800c19c:	000d      	movs	r5, r1
 800c19e:	b089      	sub	sp, #36	; 0x24
 800c1a0:	4293      	cmp	r3, r2
 800c1a2:	da01      	bge.n	800c1a8 <__multiply+0x14>
 800c1a4:	0025      	movs	r5, r4
 800c1a6:	000c      	movs	r4, r1
 800c1a8:	692f      	ldr	r7, [r5, #16]
 800c1aa:	6926      	ldr	r6, [r4, #16]
 800c1ac:	6869      	ldr	r1, [r5, #4]
 800c1ae:	19bb      	adds	r3, r7, r6
 800c1b0:	9302      	str	r3, [sp, #8]
 800c1b2:	68ab      	ldr	r3, [r5, #8]
 800c1b4:	19ba      	adds	r2, r7, r6
 800c1b6:	4293      	cmp	r3, r2
 800c1b8:	da00      	bge.n	800c1bc <__multiply+0x28>
 800c1ba:	3101      	adds	r1, #1
 800c1bc:	f7ff fe94 	bl	800bee8 <_Balloc>
 800c1c0:	9001      	str	r0, [sp, #4]
 800c1c2:	2800      	cmp	r0, #0
 800c1c4:	d106      	bne.n	800c1d4 <__multiply+0x40>
 800c1c6:	215e      	movs	r1, #94	; 0x5e
 800c1c8:	0002      	movs	r2, r0
 800c1ca:	4b48      	ldr	r3, [pc, #288]	; (800c2ec <__multiply+0x158>)
 800c1cc:	4848      	ldr	r0, [pc, #288]	; (800c2f0 <__multiply+0x15c>)
 800c1ce:	31ff      	adds	r1, #255	; 0xff
 800c1d0:	f000 fdfc 	bl	800cdcc <__assert_func>
 800c1d4:	9b01      	ldr	r3, [sp, #4]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	3314      	adds	r3, #20
 800c1da:	469c      	mov	ip, r3
 800c1dc:	19bb      	adds	r3, r7, r6
 800c1de:	009b      	lsls	r3, r3, #2
 800c1e0:	4463      	add	r3, ip
 800c1e2:	9303      	str	r3, [sp, #12]
 800c1e4:	4663      	mov	r3, ip
 800c1e6:	9903      	ldr	r1, [sp, #12]
 800c1e8:	428b      	cmp	r3, r1
 800c1ea:	d32c      	bcc.n	800c246 <__multiply+0xb2>
 800c1ec:	002b      	movs	r3, r5
 800c1ee:	0022      	movs	r2, r4
 800c1f0:	3314      	adds	r3, #20
 800c1f2:	00bf      	lsls	r7, r7, #2
 800c1f4:	3214      	adds	r2, #20
 800c1f6:	9306      	str	r3, [sp, #24]
 800c1f8:	00b6      	lsls	r6, r6, #2
 800c1fa:	19db      	adds	r3, r3, r7
 800c1fc:	9304      	str	r3, [sp, #16]
 800c1fe:	1993      	adds	r3, r2, r6
 800c200:	9307      	str	r3, [sp, #28]
 800c202:	2304      	movs	r3, #4
 800c204:	9305      	str	r3, [sp, #20]
 800c206:	002b      	movs	r3, r5
 800c208:	9904      	ldr	r1, [sp, #16]
 800c20a:	3315      	adds	r3, #21
 800c20c:	9200      	str	r2, [sp, #0]
 800c20e:	4299      	cmp	r1, r3
 800c210:	d305      	bcc.n	800c21e <__multiply+0x8a>
 800c212:	1b4b      	subs	r3, r1, r5
 800c214:	3b15      	subs	r3, #21
 800c216:	089b      	lsrs	r3, r3, #2
 800c218:	3301      	adds	r3, #1
 800c21a:	009b      	lsls	r3, r3, #2
 800c21c:	9305      	str	r3, [sp, #20]
 800c21e:	9b07      	ldr	r3, [sp, #28]
 800c220:	9a00      	ldr	r2, [sp, #0]
 800c222:	429a      	cmp	r2, r3
 800c224:	d311      	bcc.n	800c24a <__multiply+0xb6>
 800c226:	9b02      	ldr	r3, [sp, #8]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	dd06      	ble.n	800c23a <__multiply+0xa6>
 800c22c:	9b03      	ldr	r3, [sp, #12]
 800c22e:	3b04      	subs	r3, #4
 800c230:	9303      	str	r3, [sp, #12]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	9300      	str	r3, [sp, #0]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d053      	beq.n	800c2e2 <__multiply+0x14e>
 800c23a:	9b01      	ldr	r3, [sp, #4]
 800c23c:	9a02      	ldr	r2, [sp, #8]
 800c23e:	0018      	movs	r0, r3
 800c240:	611a      	str	r2, [r3, #16]
 800c242:	b009      	add	sp, #36	; 0x24
 800c244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c246:	c304      	stmia	r3!, {r2}
 800c248:	e7cd      	b.n	800c1e6 <__multiply+0x52>
 800c24a:	9b00      	ldr	r3, [sp, #0]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	b298      	uxth	r0, r3
 800c250:	2800      	cmp	r0, #0
 800c252:	d01b      	beq.n	800c28c <__multiply+0xf8>
 800c254:	4667      	mov	r7, ip
 800c256:	2400      	movs	r4, #0
 800c258:	9e06      	ldr	r6, [sp, #24]
 800c25a:	ce02      	ldmia	r6!, {r1}
 800c25c:	683a      	ldr	r2, [r7, #0]
 800c25e:	b28b      	uxth	r3, r1
 800c260:	4343      	muls	r3, r0
 800c262:	b292      	uxth	r2, r2
 800c264:	189b      	adds	r3, r3, r2
 800c266:	191b      	adds	r3, r3, r4
 800c268:	0c0c      	lsrs	r4, r1, #16
 800c26a:	4344      	muls	r4, r0
 800c26c:	683a      	ldr	r2, [r7, #0]
 800c26e:	0c11      	lsrs	r1, r2, #16
 800c270:	1861      	adds	r1, r4, r1
 800c272:	0c1c      	lsrs	r4, r3, #16
 800c274:	1909      	adds	r1, r1, r4
 800c276:	0c0c      	lsrs	r4, r1, #16
 800c278:	b29b      	uxth	r3, r3
 800c27a:	0409      	lsls	r1, r1, #16
 800c27c:	430b      	orrs	r3, r1
 800c27e:	c708      	stmia	r7!, {r3}
 800c280:	9b04      	ldr	r3, [sp, #16]
 800c282:	42b3      	cmp	r3, r6
 800c284:	d8e9      	bhi.n	800c25a <__multiply+0xc6>
 800c286:	4663      	mov	r3, ip
 800c288:	9a05      	ldr	r2, [sp, #20]
 800c28a:	509c      	str	r4, [r3, r2]
 800c28c:	9b00      	ldr	r3, [sp, #0]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	0c1e      	lsrs	r6, r3, #16
 800c292:	d020      	beq.n	800c2d6 <__multiply+0x142>
 800c294:	4663      	mov	r3, ip
 800c296:	002c      	movs	r4, r5
 800c298:	4660      	mov	r0, ip
 800c29a:	2700      	movs	r7, #0
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	3414      	adds	r4, #20
 800c2a0:	6822      	ldr	r2, [r4, #0]
 800c2a2:	b29b      	uxth	r3, r3
 800c2a4:	b291      	uxth	r1, r2
 800c2a6:	4371      	muls	r1, r6
 800c2a8:	6802      	ldr	r2, [r0, #0]
 800c2aa:	0c12      	lsrs	r2, r2, #16
 800c2ac:	1889      	adds	r1, r1, r2
 800c2ae:	19cf      	adds	r7, r1, r7
 800c2b0:	0439      	lsls	r1, r7, #16
 800c2b2:	430b      	orrs	r3, r1
 800c2b4:	6003      	str	r3, [r0, #0]
 800c2b6:	cc02      	ldmia	r4!, {r1}
 800c2b8:	6843      	ldr	r3, [r0, #4]
 800c2ba:	0c09      	lsrs	r1, r1, #16
 800c2bc:	4371      	muls	r1, r6
 800c2be:	b29b      	uxth	r3, r3
 800c2c0:	0c3f      	lsrs	r7, r7, #16
 800c2c2:	18cb      	adds	r3, r1, r3
 800c2c4:	9a04      	ldr	r2, [sp, #16]
 800c2c6:	19db      	adds	r3, r3, r7
 800c2c8:	0c1f      	lsrs	r7, r3, #16
 800c2ca:	3004      	adds	r0, #4
 800c2cc:	42a2      	cmp	r2, r4
 800c2ce:	d8e7      	bhi.n	800c2a0 <__multiply+0x10c>
 800c2d0:	4662      	mov	r2, ip
 800c2d2:	9905      	ldr	r1, [sp, #20]
 800c2d4:	5053      	str	r3, [r2, r1]
 800c2d6:	9b00      	ldr	r3, [sp, #0]
 800c2d8:	3304      	adds	r3, #4
 800c2da:	9300      	str	r3, [sp, #0]
 800c2dc:	2304      	movs	r3, #4
 800c2de:	449c      	add	ip, r3
 800c2e0:	e79d      	b.n	800c21e <__multiply+0x8a>
 800c2e2:	9b02      	ldr	r3, [sp, #8]
 800c2e4:	3b01      	subs	r3, #1
 800c2e6:	9302      	str	r3, [sp, #8]
 800c2e8:	e79d      	b.n	800c226 <__multiply+0x92>
 800c2ea:	46c0      	nop			; (mov r8, r8)
 800c2ec:	0800de68 	.word	0x0800de68
 800c2f0:	0800def4 	.word	0x0800def4

0800c2f4 <__pow5mult>:
 800c2f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c2f6:	2303      	movs	r3, #3
 800c2f8:	0015      	movs	r5, r2
 800c2fa:	0007      	movs	r7, r0
 800c2fc:	000e      	movs	r6, r1
 800c2fe:	401a      	ands	r2, r3
 800c300:	421d      	tst	r5, r3
 800c302:	d008      	beq.n	800c316 <__pow5mult+0x22>
 800c304:	4925      	ldr	r1, [pc, #148]	; (800c39c <__pow5mult+0xa8>)
 800c306:	3a01      	subs	r2, #1
 800c308:	0092      	lsls	r2, r2, #2
 800c30a:	5852      	ldr	r2, [r2, r1]
 800c30c:	2300      	movs	r3, #0
 800c30e:	0031      	movs	r1, r6
 800c310:	f7ff fe52 	bl	800bfb8 <__multadd>
 800c314:	0006      	movs	r6, r0
 800c316:	10ad      	asrs	r5, r5, #2
 800c318:	d03d      	beq.n	800c396 <__pow5mult+0xa2>
 800c31a:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800c31c:	2c00      	cmp	r4, #0
 800c31e:	d10f      	bne.n	800c340 <__pow5mult+0x4c>
 800c320:	2010      	movs	r0, #16
 800c322:	f7ff fdb1 	bl	800be88 <malloc>
 800c326:	1e02      	subs	r2, r0, #0
 800c328:	6278      	str	r0, [r7, #36]	; 0x24
 800c32a:	d105      	bne.n	800c338 <__pow5mult+0x44>
 800c32c:	21d7      	movs	r1, #215	; 0xd7
 800c32e:	4b1c      	ldr	r3, [pc, #112]	; (800c3a0 <__pow5mult+0xac>)
 800c330:	481c      	ldr	r0, [pc, #112]	; (800c3a4 <__pow5mult+0xb0>)
 800c332:	0049      	lsls	r1, r1, #1
 800c334:	f000 fd4a 	bl	800cdcc <__assert_func>
 800c338:	6044      	str	r4, [r0, #4]
 800c33a:	6084      	str	r4, [r0, #8]
 800c33c:	6004      	str	r4, [r0, #0]
 800c33e:	60c4      	str	r4, [r0, #12]
 800c340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c342:	689c      	ldr	r4, [r3, #8]
 800c344:	9301      	str	r3, [sp, #4]
 800c346:	2c00      	cmp	r4, #0
 800c348:	d108      	bne.n	800c35c <__pow5mult+0x68>
 800c34a:	0038      	movs	r0, r7
 800c34c:	4916      	ldr	r1, [pc, #88]	; (800c3a8 <__pow5mult+0xb4>)
 800c34e:	f7ff ff0b 	bl	800c168 <__i2b>
 800c352:	9b01      	ldr	r3, [sp, #4]
 800c354:	0004      	movs	r4, r0
 800c356:	6098      	str	r0, [r3, #8]
 800c358:	2300      	movs	r3, #0
 800c35a:	6003      	str	r3, [r0, #0]
 800c35c:	2301      	movs	r3, #1
 800c35e:	421d      	tst	r5, r3
 800c360:	d00a      	beq.n	800c378 <__pow5mult+0x84>
 800c362:	0031      	movs	r1, r6
 800c364:	0022      	movs	r2, r4
 800c366:	0038      	movs	r0, r7
 800c368:	f7ff ff14 	bl	800c194 <__multiply>
 800c36c:	0031      	movs	r1, r6
 800c36e:	9001      	str	r0, [sp, #4]
 800c370:	0038      	movs	r0, r7
 800c372:	f7ff fdfd 	bl	800bf70 <_Bfree>
 800c376:	9e01      	ldr	r6, [sp, #4]
 800c378:	106d      	asrs	r5, r5, #1
 800c37a:	d00c      	beq.n	800c396 <__pow5mult+0xa2>
 800c37c:	6820      	ldr	r0, [r4, #0]
 800c37e:	2800      	cmp	r0, #0
 800c380:	d107      	bne.n	800c392 <__pow5mult+0x9e>
 800c382:	0022      	movs	r2, r4
 800c384:	0021      	movs	r1, r4
 800c386:	0038      	movs	r0, r7
 800c388:	f7ff ff04 	bl	800c194 <__multiply>
 800c38c:	2300      	movs	r3, #0
 800c38e:	6020      	str	r0, [r4, #0]
 800c390:	6003      	str	r3, [r0, #0]
 800c392:	0004      	movs	r4, r0
 800c394:	e7e2      	b.n	800c35c <__pow5mult+0x68>
 800c396:	0030      	movs	r0, r6
 800c398:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c39a:	46c0      	nop			; (mov r8, r8)
 800c39c:	0800e040 	.word	0x0800e040
 800c3a0:	0800ddf6 	.word	0x0800ddf6
 800c3a4:	0800def4 	.word	0x0800def4
 800c3a8:	00000271 	.word	0x00000271

0800c3ac <__lshift>:
 800c3ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3ae:	000c      	movs	r4, r1
 800c3b0:	0017      	movs	r7, r2
 800c3b2:	6923      	ldr	r3, [r4, #16]
 800c3b4:	1155      	asrs	r5, r2, #5
 800c3b6:	b087      	sub	sp, #28
 800c3b8:	18eb      	adds	r3, r5, r3
 800c3ba:	9302      	str	r3, [sp, #8]
 800c3bc:	3301      	adds	r3, #1
 800c3be:	9301      	str	r3, [sp, #4]
 800c3c0:	6849      	ldr	r1, [r1, #4]
 800c3c2:	68a3      	ldr	r3, [r4, #8]
 800c3c4:	9004      	str	r0, [sp, #16]
 800c3c6:	9a01      	ldr	r2, [sp, #4]
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	db10      	blt.n	800c3ee <__lshift+0x42>
 800c3cc:	9804      	ldr	r0, [sp, #16]
 800c3ce:	f7ff fd8b 	bl	800bee8 <_Balloc>
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	0002      	movs	r2, r0
 800c3d6:	0006      	movs	r6, r0
 800c3d8:	0019      	movs	r1, r3
 800c3da:	3214      	adds	r2, #20
 800c3dc:	4298      	cmp	r0, r3
 800c3de:	d10c      	bne.n	800c3fa <__lshift+0x4e>
 800c3e0:	21da      	movs	r1, #218	; 0xda
 800c3e2:	0002      	movs	r2, r0
 800c3e4:	4b26      	ldr	r3, [pc, #152]	; (800c480 <__lshift+0xd4>)
 800c3e6:	4827      	ldr	r0, [pc, #156]	; (800c484 <__lshift+0xd8>)
 800c3e8:	31ff      	adds	r1, #255	; 0xff
 800c3ea:	f000 fcef 	bl	800cdcc <__assert_func>
 800c3ee:	3101      	adds	r1, #1
 800c3f0:	005b      	lsls	r3, r3, #1
 800c3f2:	e7e8      	b.n	800c3c6 <__lshift+0x1a>
 800c3f4:	0098      	lsls	r0, r3, #2
 800c3f6:	5011      	str	r1, [r2, r0]
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	42ab      	cmp	r3, r5
 800c3fc:	dbfa      	blt.n	800c3f4 <__lshift+0x48>
 800c3fe:	43eb      	mvns	r3, r5
 800c400:	17db      	asrs	r3, r3, #31
 800c402:	401d      	ands	r5, r3
 800c404:	211f      	movs	r1, #31
 800c406:	0023      	movs	r3, r4
 800c408:	0038      	movs	r0, r7
 800c40a:	00ad      	lsls	r5, r5, #2
 800c40c:	1955      	adds	r5, r2, r5
 800c40e:	6922      	ldr	r2, [r4, #16]
 800c410:	3314      	adds	r3, #20
 800c412:	0092      	lsls	r2, r2, #2
 800c414:	4008      	ands	r0, r1
 800c416:	4684      	mov	ip, r0
 800c418:	189a      	adds	r2, r3, r2
 800c41a:	420f      	tst	r7, r1
 800c41c:	d02a      	beq.n	800c474 <__lshift+0xc8>
 800c41e:	3101      	adds	r1, #1
 800c420:	1a09      	subs	r1, r1, r0
 800c422:	9105      	str	r1, [sp, #20]
 800c424:	2100      	movs	r1, #0
 800c426:	9503      	str	r5, [sp, #12]
 800c428:	4667      	mov	r7, ip
 800c42a:	6818      	ldr	r0, [r3, #0]
 800c42c:	40b8      	lsls	r0, r7
 800c42e:	4301      	orrs	r1, r0
 800c430:	9803      	ldr	r0, [sp, #12]
 800c432:	c002      	stmia	r0!, {r1}
 800c434:	cb02      	ldmia	r3!, {r1}
 800c436:	9003      	str	r0, [sp, #12]
 800c438:	9805      	ldr	r0, [sp, #20]
 800c43a:	40c1      	lsrs	r1, r0
 800c43c:	429a      	cmp	r2, r3
 800c43e:	d8f3      	bhi.n	800c428 <__lshift+0x7c>
 800c440:	0020      	movs	r0, r4
 800c442:	3015      	adds	r0, #21
 800c444:	2304      	movs	r3, #4
 800c446:	4282      	cmp	r2, r0
 800c448:	d304      	bcc.n	800c454 <__lshift+0xa8>
 800c44a:	1b13      	subs	r3, r2, r4
 800c44c:	3b15      	subs	r3, #21
 800c44e:	089b      	lsrs	r3, r3, #2
 800c450:	3301      	adds	r3, #1
 800c452:	009b      	lsls	r3, r3, #2
 800c454:	50e9      	str	r1, [r5, r3]
 800c456:	2900      	cmp	r1, #0
 800c458:	d002      	beq.n	800c460 <__lshift+0xb4>
 800c45a:	9b02      	ldr	r3, [sp, #8]
 800c45c:	3302      	adds	r3, #2
 800c45e:	9301      	str	r3, [sp, #4]
 800c460:	9b01      	ldr	r3, [sp, #4]
 800c462:	9804      	ldr	r0, [sp, #16]
 800c464:	3b01      	subs	r3, #1
 800c466:	0021      	movs	r1, r4
 800c468:	6133      	str	r3, [r6, #16]
 800c46a:	f7ff fd81 	bl	800bf70 <_Bfree>
 800c46e:	0030      	movs	r0, r6
 800c470:	b007      	add	sp, #28
 800c472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c474:	cb02      	ldmia	r3!, {r1}
 800c476:	c502      	stmia	r5!, {r1}
 800c478:	429a      	cmp	r2, r3
 800c47a:	d8fb      	bhi.n	800c474 <__lshift+0xc8>
 800c47c:	e7f0      	b.n	800c460 <__lshift+0xb4>
 800c47e:	46c0      	nop			; (mov r8, r8)
 800c480:	0800de68 	.word	0x0800de68
 800c484:	0800def4 	.word	0x0800def4

0800c488 <__mcmp>:
 800c488:	6902      	ldr	r2, [r0, #16]
 800c48a:	690b      	ldr	r3, [r1, #16]
 800c48c:	b530      	push	{r4, r5, lr}
 800c48e:	0004      	movs	r4, r0
 800c490:	1ad0      	subs	r0, r2, r3
 800c492:	429a      	cmp	r2, r3
 800c494:	d10d      	bne.n	800c4b2 <__mcmp+0x2a>
 800c496:	009b      	lsls	r3, r3, #2
 800c498:	3414      	adds	r4, #20
 800c49a:	3114      	adds	r1, #20
 800c49c:	18e2      	adds	r2, r4, r3
 800c49e:	18c9      	adds	r1, r1, r3
 800c4a0:	3a04      	subs	r2, #4
 800c4a2:	3904      	subs	r1, #4
 800c4a4:	6815      	ldr	r5, [r2, #0]
 800c4a6:	680b      	ldr	r3, [r1, #0]
 800c4a8:	429d      	cmp	r5, r3
 800c4aa:	d003      	beq.n	800c4b4 <__mcmp+0x2c>
 800c4ac:	2001      	movs	r0, #1
 800c4ae:	429d      	cmp	r5, r3
 800c4b0:	d303      	bcc.n	800c4ba <__mcmp+0x32>
 800c4b2:	bd30      	pop	{r4, r5, pc}
 800c4b4:	4294      	cmp	r4, r2
 800c4b6:	d3f3      	bcc.n	800c4a0 <__mcmp+0x18>
 800c4b8:	e7fb      	b.n	800c4b2 <__mcmp+0x2a>
 800c4ba:	4240      	negs	r0, r0
 800c4bc:	e7f9      	b.n	800c4b2 <__mcmp+0x2a>
	...

0800c4c0 <__mdiff>:
 800c4c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4c2:	000e      	movs	r6, r1
 800c4c4:	0007      	movs	r7, r0
 800c4c6:	0011      	movs	r1, r2
 800c4c8:	0030      	movs	r0, r6
 800c4ca:	b087      	sub	sp, #28
 800c4cc:	0014      	movs	r4, r2
 800c4ce:	f7ff ffdb 	bl	800c488 <__mcmp>
 800c4d2:	1e05      	subs	r5, r0, #0
 800c4d4:	d110      	bne.n	800c4f8 <__mdiff+0x38>
 800c4d6:	0001      	movs	r1, r0
 800c4d8:	0038      	movs	r0, r7
 800c4da:	f7ff fd05 	bl	800bee8 <_Balloc>
 800c4de:	1e02      	subs	r2, r0, #0
 800c4e0:	d104      	bne.n	800c4ec <__mdiff+0x2c>
 800c4e2:	4b40      	ldr	r3, [pc, #256]	; (800c5e4 <__mdiff+0x124>)
 800c4e4:	4940      	ldr	r1, [pc, #256]	; (800c5e8 <__mdiff+0x128>)
 800c4e6:	4841      	ldr	r0, [pc, #260]	; (800c5ec <__mdiff+0x12c>)
 800c4e8:	f000 fc70 	bl	800cdcc <__assert_func>
 800c4ec:	2301      	movs	r3, #1
 800c4ee:	6145      	str	r5, [r0, #20]
 800c4f0:	6103      	str	r3, [r0, #16]
 800c4f2:	0010      	movs	r0, r2
 800c4f4:	b007      	add	sp, #28
 800c4f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	9301      	str	r3, [sp, #4]
 800c4fc:	2800      	cmp	r0, #0
 800c4fe:	db04      	blt.n	800c50a <__mdiff+0x4a>
 800c500:	0023      	movs	r3, r4
 800c502:	0034      	movs	r4, r6
 800c504:	001e      	movs	r6, r3
 800c506:	2300      	movs	r3, #0
 800c508:	9301      	str	r3, [sp, #4]
 800c50a:	0038      	movs	r0, r7
 800c50c:	6861      	ldr	r1, [r4, #4]
 800c50e:	f7ff fceb 	bl	800bee8 <_Balloc>
 800c512:	1e02      	subs	r2, r0, #0
 800c514:	d103      	bne.n	800c51e <__mdiff+0x5e>
 800c516:	2190      	movs	r1, #144	; 0x90
 800c518:	4b32      	ldr	r3, [pc, #200]	; (800c5e4 <__mdiff+0x124>)
 800c51a:	0089      	lsls	r1, r1, #2
 800c51c:	e7e3      	b.n	800c4e6 <__mdiff+0x26>
 800c51e:	9b01      	ldr	r3, [sp, #4]
 800c520:	2700      	movs	r7, #0
 800c522:	60c3      	str	r3, [r0, #12]
 800c524:	6920      	ldr	r0, [r4, #16]
 800c526:	3414      	adds	r4, #20
 800c528:	9401      	str	r4, [sp, #4]
 800c52a:	9b01      	ldr	r3, [sp, #4]
 800c52c:	0084      	lsls	r4, r0, #2
 800c52e:	191b      	adds	r3, r3, r4
 800c530:	0034      	movs	r4, r6
 800c532:	9302      	str	r3, [sp, #8]
 800c534:	6933      	ldr	r3, [r6, #16]
 800c536:	3414      	adds	r4, #20
 800c538:	0099      	lsls	r1, r3, #2
 800c53a:	1863      	adds	r3, r4, r1
 800c53c:	9303      	str	r3, [sp, #12]
 800c53e:	0013      	movs	r3, r2
 800c540:	3314      	adds	r3, #20
 800c542:	469c      	mov	ip, r3
 800c544:	9305      	str	r3, [sp, #20]
 800c546:	9b01      	ldr	r3, [sp, #4]
 800c548:	9304      	str	r3, [sp, #16]
 800c54a:	9b04      	ldr	r3, [sp, #16]
 800c54c:	cc02      	ldmia	r4!, {r1}
 800c54e:	cb20      	ldmia	r3!, {r5}
 800c550:	9304      	str	r3, [sp, #16]
 800c552:	b2ab      	uxth	r3, r5
 800c554:	19df      	adds	r7, r3, r7
 800c556:	b28b      	uxth	r3, r1
 800c558:	1afb      	subs	r3, r7, r3
 800c55a:	0c09      	lsrs	r1, r1, #16
 800c55c:	0c2d      	lsrs	r5, r5, #16
 800c55e:	1a6d      	subs	r5, r5, r1
 800c560:	1419      	asrs	r1, r3, #16
 800c562:	186d      	adds	r5, r5, r1
 800c564:	4661      	mov	r1, ip
 800c566:	142f      	asrs	r7, r5, #16
 800c568:	b29b      	uxth	r3, r3
 800c56a:	042d      	lsls	r5, r5, #16
 800c56c:	432b      	orrs	r3, r5
 800c56e:	c108      	stmia	r1!, {r3}
 800c570:	9b03      	ldr	r3, [sp, #12]
 800c572:	468c      	mov	ip, r1
 800c574:	42a3      	cmp	r3, r4
 800c576:	d8e8      	bhi.n	800c54a <__mdiff+0x8a>
 800c578:	0031      	movs	r1, r6
 800c57a:	9c03      	ldr	r4, [sp, #12]
 800c57c:	3115      	adds	r1, #21
 800c57e:	2304      	movs	r3, #4
 800c580:	428c      	cmp	r4, r1
 800c582:	d304      	bcc.n	800c58e <__mdiff+0xce>
 800c584:	1ba3      	subs	r3, r4, r6
 800c586:	3b15      	subs	r3, #21
 800c588:	089b      	lsrs	r3, r3, #2
 800c58a:	3301      	adds	r3, #1
 800c58c:	009b      	lsls	r3, r3, #2
 800c58e:	9901      	ldr	r1, [sp, #4]
 800c590:	18cc      	adds	r4, r1, r3
 800c592:	9905      	ldr	r1, [sp, #20]
 800c594:	0026      	movs	r6, r4
 800c596:	18cb      	adds	r3, r1, r3
 800c598:	469c      	mov	ip, r3
 800c59a:	9902      	ldr	r1, [sp, #8]
 800c59c:	428e      	cmp	r6, r1
 800c59e:	d310      	bcc.n	800c5c2 <__mdiff+0x102>
 800c5a0:	9e02      	ldr	r6, [sp, #8]
 800c5a2:	1ee1      	subs	r1, r4, #3
 800c5a4:	2500      	movs	r5, #0
 800c5a6:	428e      	cmp	r6, r1
 800c5a8:	d304      	bcc.n	800c5b4 <__mdiff+0xf4>
 800c5aa:	0031      	movs	r1, r6
 800c5ac:	3103      	adds	r1, #3
 800c5ae:	1b0c      	subs	r4, r1, r4
 800c5b0:	08a4      	lsrs	r4, r4, #2
 800c5b2:	00a5      	lsls	r5, r4, #2
 800c5b4:	195b      	adds	r3, r3, r5
 800c5b6:	3b04      	subs	r3, #4
 800c5b8:	6819      	ldr	r1, [r3, #0]
 800c5ba:	2900      	cmp	r1, #0
 800c5bc:	d00f      	beq.n	800c5de <__mdiff+0x11e>
 800c5be:	6110      	str	r0, [r2, #16]
 800c5c0:	e797      	b.n	800c4f2 <__mdiff+0x32>
 800c5c2:	ce02      	ldmia	r6!, {r1}
 800c5c4:	b28d      	uxth	r5, r1
 800c5c6:	19ed      	adds	r5, r5, r7
 800c5c8:	0c0f      	lsrs	r7, r1, #16
 800c5ca:	1429      	asrs	r1, r5, #16
 800c5cc:	1879      	adds	r1, r7, r1
 800c5ce:	140f      	asrs	r7, r1, #16
 800c5d0:	b2ad      	uxth	r5, r5
 800c5d2:	0409      	lsls	r1, r1, #16
 800c5d4:	430d      	orrs	r5, r1
 800c5d6:	4661      	mov	r1, ip
 800c5d8:	c120      	stmia	r1!, {r5}
 800c5da:	468c      	mov	ip, r1
 800c5dc:	e7dd      	b.n	800c59a <__mdiff+0xda>
 800c5de:	3801      	subs	r0, #1
 800c5e0:	e7e9      	b.n	800c5b6 <__mdiff+0xf6>
 800c5e2:	46c0      	nop			; (mov r8, r8)
 800c5e4:	0800de68 	.word	0x0800de68
 800c5e8:	00000232 	.word	0x00000232
 800c5ec:	0800def4 	.word	0x0800def4

0800c5f0 <__ulp>:
 800c5f0:	4b0f      	ldr	r3, [pc, #60]	; (800c630 <__ulp+0x40>)
 800c5f2:	4019      	ands	r1, r3
 800c5f4:	4b0f      	ldr	r3, [pc, #60]	; (800c634 <__ulp+0x44>)
 800c5f6:	18c9      	adds	r1, r1, r3
 800c5f8:	2900      	cmp	r1, #0
 800c5fa:	dd04      	ble.n	800c606 <__ulp+0x16>
 800c5fc:	2200      	movs	r2, #0
 800c5fe:	000b      	movs	r3, r1
 800c600:	0010      	movs	r0, r2
 800c602:	0019      	movs	r1, r3
 800c604:	4770      	bx	lr
 800c606:	4249      	negs	r1, r1
 800c608:	2200      	movs	r2, #0
 800c60a:	2300      	movs	r3, #0
 800c60c:	1509      	asrs	r1, r1, #20
 800c60e:	2913      	cmp	r1, #19
 800c610:	dc04      	bgt.n	800c61c <__ulp+0x2c>
 800c612:	2080      	movs	r0, #128	; 0x80
 800c614:	0300      	lsls	r0, r0, #12
 800c616:	4108      	asrs	r0, r1
 800c618:	0003      	movs	r3, r0
 800c61a:	e7f1      	b.n	800c600 <__ulp+0x10>
 800c61c:	3914      	subs	r1, #20
 800c61e:	2001      	movs	r0, #1
 800c620:	291e      	cmp	r1, #30
 800c622:	dc02      	bgt.n	800c62a <__ulp+0x3a>
 800c624:	2080      	movs	r0, #128	; 0x80
 800c626:	0600      	lsls	r0, r0, #24
 800c628:	40c8      	lsrs	r0, r1
 800c62a:	0002      	movs	r2, r0
 800c62c:	e7e8      	b.n	800c600 <__ulp+0x10>
 800c62e:	46c0      	nop			; (mov r8, r8)
 800c630:	7ff00000 	.word	0x7ff00000
 800c634:	fcc00000 	.word	0xfcc00000

0800c638 <__b2d>:
 800c638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c63a:	0006      	movs	r6, r0
 800c63c:	6903      	ldr	r3, [r0, #16]
 800c63e:	3614      	adds	r6, #20
 800c640:	009b      	lsls	r3, r3, #2
 800c642:	18f3      	adds	r3, r6, r3
 800c644:	1f1d      	subs	r5, r3, #4
 800c646:	682c      	ldr	r4, [r5, #0]
 800c648:	000f      	movs	r7, r1
 800c64a:	0020      	movs	r0, r4
 800c64c:	9301      	str	r3, [sp, #4]
 800c64e:	f7ff fd43 	bl	800c0d8 <__hi0bits>
 800c652:	2320      	movs	r3, #32
 800c654:	1a1b      	subs	r3, r3, r0
 800c656:	491f      	ldr	r1, [pc, #124]	; (800c6d4 <__b2d+0x9c>)
 800c658:	603b      	str	r3, [r7, #0]
 800c65a:	280a      	cmp	r0, #10
 800c65c:	dc16      	bgt.n	800c68c <__b2d+0x54>
 800c65e:	230b      	movs	r3, #11
 800c660:	0027      	movs	r7, r4
 800c662:	1a1b      	subs	r3, r3, r0
 800c664:	40df      	lsrs	r7, r3
 800c666:	4339      	orrs	r1, r7
 800c668:	469c      	mov	ip, r3
 800c66a:	000b      	movs	r3, r1
 800c66c:	2100      	movs	r1, #0
 800c66e:	42ae      	cmp	r6, r5
 800c670:	d202      	bcs.n	800c678 <__b2d+0x40>
 800c672:	9901      	ldr	r1, [sp, #4]
 800c674:	3908      	subs	r1, #8
 800c676:	6809      	ldr	r1, [r1, #0]
 800c678:	3015      	adds	r0, #21
 800c67a:	4084      	lsls	r4, r0
 800c67c:	4660      	mov	r0, ip
 800c67e:	40c1      	lsrs	r1, r0
 800c680:	430c      	orrs	r4, r1
 800c682:	0022      	movs	r2, r4
 800c684:	0010      	movs	r0, r2
 800c686:	0019      	movs	r1, r3
 800c688:	b003      	add	sp, #12
 800c68a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c68c:	2700      	movs	r7, #0
 800c68e:	42ae      	cmp	r6, r5
 800c690:	d202      	bcs.n	800c698 <__b2d+0x60>
 800c692:	9d01      	ldr	r5, [sp, #4]
 800c694:	3d08      	subs	r5, #8
 800c696:	682f      	ldr	r7, [r5, #0]
 800c698:	230b      	movs	r3, #11
 800c69a:	425b      	negs	r3, r3
 800c69c:	469c      	mov	ip, r3
 800c69e:	4484      	add	ip, r0
 800c6a0:	280b      	cmp	r0, #11
 800c6a2:	d013      	beq.n	800c6cc <__b2d+0x94>
 800c6a4:	4663      	mov	r3, ip
 800c6a6:	2020      	movs	r0, #32
 800c6a8:	409c      	lsls	r4, r3
 800c6aa:	1ac0      	subs	r0, r0, r3
 800c6ac:	003b      	movs	r3, r7
 800c6ae:	40c3      	lsrs	r3, r0
 800c6b0:	431c      	orrs	r4, r3
 800c6b2:	4321      	orrs	r1, r4
 800c6b4:	000b      	movs	r3, r1
 800c6b6:	2100      	movs	r1, #0
 800c6b8:	42b5      	cmp	r5, r6
 800c6ba:	d901      	bls.n	800c6c0 <__b2d+0x88>
 800c6bc:	3d04      	subs	r5, #4
 800c6be:	6829      	ldr	r1, [r5, #0]
 800c6c0:	4664      	mov	r4, ip
 800c6c2:	40c1      	lsrs	r1, r0
 800c6c4:	40a7      	lsls	r7, r4
 800c6c6:	430f      	orrs	r7, r1
 800c6c8:	003a      	movs	r2, r7
 800c6ca:	e7db      	b.n	800c684 <__b2d+0x4c>
 800c6cc:	4321      	orrs	r1, r4
 800c6ce:	000b      	movs	r3, r1
 800c6d0:	e7fa      	b.n	800c6c8 <__b2d+0x90>
 800c6d2:	46c0      	nop			; (mov r8, r8)
 800c6d4:	3ff00000 	.word	0x3ff00000

0800c6d8 <__d2b>:
 800c6d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c6da:	2101      	movs	r1, #1
 800c6dc:	0014      	movs	r4, r2
 800c6de:	001e      	movs	r6, r3
 800c6e0:	9f08      	ldr	r7, [sp, #32]
 800c6e2:	f7ff fc01 	bl	800bee8 <_Balloc>
 800c6e6:	1e05      	subs	r5, r0, #0
 800c6e8:	d105      	bne.n	800c6f6 <__d2b+0x1e>
 800c6ea:	0002      	movs	r2, r0
 800c6ec:	4b26      	ldr	r3, [pc, #152]	; (800c788 <__d2b+0xb0>)
 800c6ee:	4927      	ldr	r1, [pc, #156]	; (800c78c <__d2b+0xb4>)
 800c6f0:	4827      	ldr	r0, [pc, #156]	; (800c790 <__d2b+0xb8>)
 800c6f2:	f000 fb6b 	bl	800cdcc <__assert_func>
 800c6f6:	0333      	lsls	r3, r6, #12
 800c6f8:	0076      	lsls	r6, r6, #1
 800c6fa:	0b1b      	lsrs	r3, r3, #12
 800c6fc:	0d76      	lsrs	r6, r6, #21
 800c6fe:	d124      	bne.n	800c74a <__d2b+0x72>
 800c700:	9301      	str	r3, [sp, #4]
 800c702:	2c00      	cmp	r4, #0
 800c704:	d027      	beq.n	800c756 <__d2b+0x7e>
 800c706:	4668      	mov	r0, sp
 800c708:	9400      	str	r4, [sp, #0]
 800c70a:	f7ff fcff 	bl	800c10c <__lo0bits>
 800c70e:	9c00      	ldr	r4, [sp, #0]
 800c710:	2800      	cmp	r0, #0
 800c712:	d01e      	beq.n	800c752 <__d2b+0x7a>
 800c714:	9b01      	ldr	r3, [sp, #4]
 800c716:	2120      	movs	r1, #32
 800c718:	001a      	movs	r2, r3
 800c71a:	1a09      	subs	r1, r1, r0
 800c71c:	408a      	lsls	r2, r1
 800c71e:	40c3      	lsrs	r3, r0
 800c720:	4322      	orrs	r2, r4
 800c722:	616a      	str	r2, [r5, #20]
 800c724:	9301      	str	r3, [sp, #4]
 800c726:	9c01      	ldr	r4, [sp, #4]
 800c728:	61ac      	str	r4, [r5, #24]
 800c72a:	1e63      	subs	r3, r4, #1
 800c72c:	419c      	sbcs	r4, r3
 800c72e:	3401      	adds	r4, #1
 800c730:	612c      	str	r4, [r5, #16]
 800c732:	2e00      	cmp	r6, #0
 800c734:	d018      	beq.n	800c768 <__d2b+0x90>
 800c736:	4b17      	ldr	r3, [pc, #92]	; (800c794 <__d2b+0xbc>)
 800c738:	18f6      	adds	r6, r6, r3
 800c73a:	2335      	movs	r3, #53	; 0x35
 800c73c:	1836      	adds	r6, r6, r0
 800c73e:	1a18      	subs	r0, r3, r0
 800c740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c742:	603e      	str	r6, [r7, #0]
 800c744:	6018      	str	r0, [r3, #0]
 800c746:	0028      	movs	r0, r5
 800c748:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c74a:	2280      	movs	r2, #128	; 0x80
 800c74c:	0352      	lsls	r2, r2, #13
 800c74e:	4313      	orrs	r3, r2
 800c750:	e7d6      	b.n	800c700 <__d2b+0x28>
 800c752:	616c      	str	r4, [r5, #20]
 800c754:	e7e7      	b.n	800c726 <__d2b+0x4e>
 800c756:	a801      	add	r0, sp, #4
 800c758:	f7ff fcd8 	bl	800c10c <__lo0bits>
 800c75c:	2401      	movs	r4, #1
 800c75e:	9b01      	ldr	r3, [sp, #4]
 800c760:	612c      	str	r4, [r5, #16]
 800c762:	616b      	str	r3, [r5, #20]
 800c764:	3020      	adds	r0, #32
 800c766:	e7e4      	b.n	800c732 <__d2b+0x5a>
 800c768:	4b0b      	ldr	r3, [pc, #44]	; (800c798 <__d2b+0xc0>)
 800c76a:	18c0      	adds	r0, r0, r3
 800c76c:	4b0b      	ldr	r3, [pc, #44]	; (800c79c <__d2b+0xc4>)
 800c76e:	6038      	str	r0, [r7, #0]
 800c770:	18e3      	adds	r3, r4, r3
 800c772:	009b      	lsls	r3, r3, #2
 800c774:	18eb      	adds	r3, r5, r3
 800c776:	6958      	ldr	r0, [r3, #20]
 800c778:	f7ff fcae 	bl	800c0d8 <__hi0bits>
 800c77c:	0164      	lsls	r4, r4, #5
 800c77e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c780:	1a24      	subs	r4, r4, r0
 800c782:	601c      	str	r4, [r3, #0]
 800c784:	e7df      	b.n	800c746 <__d2b+0x6e>
 800c786:	46c0      	nop			; (mov r8, r8)
 800c788:	0800de68 	.word	0x0800de68
 800c78c:	0000030a 	.word	0x0000030a
 800c790:	0800def4 	.word	0x0800def4
 800c794:	fffffbcd 	.word	0xfffffbcd
 800c798:	fffffbce 	.word	0xfffffbce
 800c79c:	3fffffff 	.word	0x3fffffff

0800c7a0 <__ratio>:
 800c7a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7a2:	b087      	sub	sp, #28
 800c7a4:	000f      	movs	r7, r1
 800c7a6:	a904      	add	r1, sp, #16
 800c7a8:	0006      	movs	r6, r0
 800c7aa:	f7ff ff45 	bl	800c638 <__b2d>
 800c7ae:	9000      	str	r0, [sp, #0]
 800c7b0:	9101      	str	r1, [sp, #4]
 800c7b2:	9c00      	ldr	r4, [sp, #0]
 800c7b4:	9d01      	ldr	r5, [sp, #4]
 800c7b6:	0038      	movs	r0, r7
 800c7b8:	a905      	add	r1, sp, #20
 800c7ba:	f7ff ff3d 	bl	800c638 <__b2d>
 800c7be:	9002      	str	r0, [sp, #8]
 800c7c0:	9103      	str	r1, [sp, #12]
 800c7c2:	9a02      	ldr	r2, [sp, #8]
 800c7c4:	9b03      	ldr	r3, [sp, #12]
 800c7c6:	6931      	ldr	r1, [r6, #16]
 800c7c8:	6938      	ldr	r0, [r7, #16]
 800c7ca:	9e05      	ldr	r6, [sp, #20]
 800c7cc:	1a08      	subs	r0, r1, r0
 800c7ce:	9904      	ldr	r1, [sp, #16]
 800c7d0:	0140      	lsls	r0, r0, #5
 800c7d2:	1b89      	subs	r1, r1, r6
 800c7d4:	1841      	adds	r1, r0, r1
 800c7d6:	0508      	lsls	r0, r1, #20
 800c7d8:	2900      	cmp	r1, #0
 800c7da:	dd07      	ble.n	800c7ec <__ratio+0x4c>
 800c7dc:	9901      	ldr	r1, [sp, #4]
 800c7de:	1845      	adds	r5, r0, r1
 800c7e0:	0020      	movs	r0, r4
 800c7e2:	0029      	movs	r1, r5
 800c7e4:	f7f5 f96c 	bl	8001ac0 <__aeabi_ddiv>
 800c7e8:	b007      	add	sp, #28
 800c7ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7ec:	9903      	ldr	r1, [sp, #12]
 800c7ee:	1a0b      	subs	r3, r1, r0
 800c7f0:	e7f6      	b.n	800c7e0 <__ratio+0x40>

0800c7f2 <__copybits>:
 800c7f2:	b570      	push	{r4, r5, r6, lr}
 800c7f4:	0014      	movs	r4, r2
 800c7f6:	0005      	movs	r5, r0
 800c7f8:	3901      	subs	r1, #1
 800c7fa:	6913      	ldr	r3, [r2, #16]
 800c7fc:	1149      	asrs	r1, r1, #5
 800c7fe:	3101      	adds	r1, #1
 800c800:	0089      	lsls	r1, r1, #2
 800c802:	3414      	adds	r4, #20
 800c804:	009b      	lsls	r3, r3, #2
 800c806:	1841      	adds	r1, r0, r1
 800c808:	18e3      	adds	r3, r4, r3
 800c80a:	42a3      	cmp	r3, r4
 800c80c:	d80d      	bhi.n	800c82a <__copybits+0x38>
 800c80e:	0014      	movs	r4, r2
 800c810:	3411      	adds	r4, #17
 800c812:	2500      	movs	r5, #0
 800c814:	429c      	cmp	r4, r3
 800c816:	d803      	bhi.n	800c820 <__copybits+0x2e>
 800c818:	1a9b      	subs	r3, r3, r2
 800c81a:	3b11      	subs	r3, #17
 800c81c:	089b      	lsrs	r3, r3, #2
 800c81e:	009d      	lsls	r5, r3, #2
 800c820:	2300      	movs	r3, #0
 800c822:	1940      	adds	r0, r0, r5
 800c824:	4281      	cmp	r1, r0
 800c826:	d803      	bhi.n	800c830 <__copybits+0x3e>
 800c828:	bd70      	pop	{r4, r5, r6, pc}
 800c82a:	cc40      	ldmia	r4!, {r6}
 800c82c:	c540      	stmia	r5!, {r6}
 800c82e:	e7ec      	b.n	800c80a <__copybits+0x18>
 800c830:	c008      	stmia	r0!, {r3}
 800c832:	e7f7      	b.n	800c824 <__copybits+0x32>

0800c834 <__any_on>:
 800c834:	0002      	movs	r2, r0
 800c836:	6900      	ldr	r0, [r0, #16]
 800c838:	b510      	push	{r4, lr}
 800c83a:	3214      	adds	r2, #20
 800c83c:	114b      	asrs	r3, r1, #5
 800c83e:	4298      	cmp	r0, r3
 800c840:	db13      	blt.n	800c86a <__any_on+0x36>
 800c842:	dd0c      	ble.n	800c85e <__any_on+0x2a>
 800c844:	241f      	movs	r4, #31
 800c846:	0008      	movs	r0, r1
 800c848:	4020      	ands	r0, r4
 800c84a:	4221      	tst	r1, r4
 800c84c:	d007      	beq.n	800c85e <__any_on+0x2a>
 800c84e:	0099      	lsls	r1, r3, #2
 800c850:	588c      	ldr	r4, [r1, r2]
 800c852:	0021      	movs	r1, r4
 800c854:	40c1      	lsrs	r1, r0
 800c856:	4081      	lsls	r1, r0
 800c858:	2001      	movs	r0, #1
 800c85a:	428c      	cmp	r4, r1
 800c85c:	d104      	bne.n	800c868 <__any_on+0x34>
 800c85e:	009b      	lsls	r3, r3, #2
 800c860:	18d3      	adds	r3, r2, r3
 800c862:	4293      	cmp	r3, r2
 800c864:	d803      	bhi.n	800c86e <__any_on+0x3a>
 800c866:	2000      	movs	r0, #0
 800c868:	bd10      	pop	{r4, pc}
 800c86a:	0003      	movs	r3, r0
 800c86c:	e7f7      	b.n	800c85e <__any_on+0x2a>
 800c86e:	3b04      	subs	r3, #4
 800c870:	6819      	ldr	r1, [r3, #0]
 800c872:	2900      	cmp	r1, #0
 800c874:	d0f5      	beq.n	800c862 <__any_on+0x2e>
 800c876:	2001      	movs	r0, #1
 800c878:	e7f6      	b.n	800c868 <__any_on+0x34>

0800c87a <_calloc_r>:
 800c87a:	b570      	push	{r4, r5, r6, lr}
 800c87c:	0c13      	lsrs	r3, r2, #16
 800c87e:	0c0d      	lsrs	r5, r1, #16
 800c880:	d11e      	bne.n	800c8c0 <_calloc_r+0x46>
 800c882:	2b00      	cmp	r3, #0
 800c884:	d10c      	bne.n	800c8a0 <_calloc_r+0x26>
 800c886:	b289      	uxth	r1, r1
 800c888:	b294      	uxth	r4, r2
 800c88a:	434c      	muls	r4, r1
 800c88c:	0021      	movs	r1, r4
 800c88e:	f000 f88d 	bl	800c9ac <_malloc_r>
 800c892:	1e05      	subs	r5, r0, #0
 800c894:	d01b      	beq.n	800c8ce <_calloc_r+0x54>
 800c896:	0022      	movs	r2, r4
 800c898:	2100      	movs	r1, #0
 800c89a:	f7fc fb6f 	bl	8008f7c <memset>
 800c89e:	e016      	b.n	800c8ce <_calloc_r+0x54>
 800c8a0:	1c1d      	adds	r5, r3, #0
 800c8a2:	1c0b      	adds	r3, r1, #0
 800c8a4:	b292      	uxth	r2, r2
 800c8a6:	b289      	uxth	r1, r1
 800c8a8:	b29c      	uxth	r4, r3
 800c8aa:	4351      	muls	r1, r2
 800c8ac:	b2ab      	uxth	r3, r5
 800c8ae:	4363      	muls	r3, r4
 800c8b0:	0c0c      	lsrs	r4, r1, #16
 800c8b2:	191c      	adds	r4, r3, r4
 800c8b4:	0c22      	lsrs	r2, r4, #16
 800c8b6:	d107      	bne.n	800c8c8 <_calloc_r+0x4e>
 800c8b8:	0424      	lsls	r4, r4, #16
 800c8ba:	b289      	uxth	r1, r1
 800c8bc:	430c      	orrs	r4, r1
 800c8be:	e7e5      	b.n	800c88c <_calloc_r+0x12>
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d101      	bne.n	800c8c8 <_calloc_r+0x4e>
 800c8c4:	1c13      	adds	r3, r2, #0
 800c8c6:	e7ed      	b.n	800c8a4 <_calloc_r+0x2a>
 800c8c8:	230c      	movs	r3, #12
 800c8ca:	2500      	movs	r5, #0
 800c8cc:	6003      	str	r3, [r0, #0]
 800c8ce:	0028      	movs	r0, r5
 800c8d0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c8d4 <_free_r>:
 800c8d4:	b570      	push	{r4, r5, r6, lr}
 800c8d6:	0005      	movs	r5, r0
 800c8d8:	2900      	cmp	r1, #0
 800c8da:	d010      	beq.n	800c8fe <_free_r+0x2a>
 800c8dc:	1f0c      	subs	r4, r1, #4
 800c8de:	6823      	ldr	r3, [r4, #0]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	da00      	bge.n	800c8e6 <_free_r+0x12>
 800c8e4:	18e4      	adds	r4, r4, r3
 800c8e6:	0028      	movs	r0, r5
 800c8e8:	f000 fab2 	bl	800ce50 <__malloc_lock>
 800c8ec:	4a1d      	ldr	r2, [pc, #116]	; (800c964 <_free_r+0x90>)
 800c8ee:	6813      	ldr	r3, [r2, #0]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d105      	bne.n	800c900 <_free_r+0x2c>
 800c8f4:	6063      	str	r3, [r4, #4]
 800c8f6:	6014      	str	r4, [r2, #0]
 800c8f8:	0028      	movs	r0, r5
 800c8fa:	f000 fab1 	bl	800ce60 <__malloc_unlock>
 800c8fe:	bd70      	pop	{r4, r5, r6, pc}
 800c900:	42a3      	cmp	r3, r4
 800c902:	d908      	bls.n	800c916 <_free_r+0x42>
 800c904:	6821      	ldr	r1, [r4, #0]
 800c906:	1860      	adds	r0, r4, r1
 800c908:	4283      	cmp	r3, r0
 800c90a:	d1f3      	bne.n	800c8f4 <_free_r+0x20>
 800c90c:	6818      	ldr	r0, [r3, #0]
 800c90e:	685b      	ldr	r3, [r3, #4]
 800c910:	1841      	adds	r1, r0, r1
 800c912:	6021      	str	r1, [r4, #0]
 800c914:	e7ee      	b.n	800c8f4 <_free_r+0x20>
 800c916:	001a      	movs	r2, r3
 800c918:	685b      	ldr	r3, [r3, #4]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d001      	beq.n	800c922 <_free_r+0x4e>
 800c91e:	42a3      	cmp	r3, r4
 800c920:	d9f9      	bls.n	800c916 <_free_r+0x42>
 800c922:	6811      	ldr	r1, [r2, #0]
 800c924:	1850      	adds	r0, r2, r1
 800c926:	42a0      	cmp	r0, r4
 800c928:	d10b      	bne.n	800c942 <_free_r+0x6e>
 800c92a:	6820      	ldr	r0, [r4, #0]
 800c92c:	1809      	adds	r1, r1, r0
 800c92e:	1850      	adds	r0, r2, r1
 800c930:	6011      	str	r1, [r2, #0]
 800c932:	4283      	cmp	r3, r0
 800c934:	d1e0      	bne.n	800c8f8 <_free_r+0x24>
 800c936:	6818      	ldr	r0, [r3, #0]
 800c938:	685b      	ldr	r3, [r3, #4]
 800c93a:	1841      	adds	r1, r0, r1
 800c93c:	6011      	str	r1, [r2, #0]
 800c93e:	6053      	str	r3, [r2, #4]
 800c940:	e7da      	b.n	800c8f8 <_free_r+0x24>
 800c942:	42a0      	cmp	r0, r4
 800c944:	d902      	bls.n	800c94c <_free_r+0x78>
 800c946:	230c      	movs	r3, #12
 800c948:	602b      	str	r3, [r5, #0]
 800c94a:	e7d5      	b.n	800c8f8 <_free_r+0x24>
 800c94c:	6821      	ldr	r1, [r4, #0]
 800c94e:	1860      	adds	r0, r4, r1
 800c950:	4283      	cmp	r3, r0
 800c952:	d103      	bne.n	800c95c <_free_r+0x88>
 800c954:	6818      	ldr	r0, [r3, #0]
 800c956:	685b      	ldr	r3, [r3, #4]
 800c958:	1841      	adds	r1, r0, r1
 800c95a:	6021      	str	r1, [r4, #0]
 800c95c:	6063      	str	r3, [r4, #4]
 800c95e:	6054      	str	r4, [r2, #4]
 800c960:	e7ca      	b.n	800c8f8 <_free_r+0x24>
 800c962:	46c0      	nop			; (mov r8, r8)
 800c964:	2000193c 	.word	0x2000193c

0800c968 <sbrk_aligned>:
 800c968:	b570      	push	{r4, r5, r6, lr}
 800c96a:	4e0f      	ldr	r6, [pc, #60]	; (800c9a8 <sbrk_aligned+0x40>)
 800c96c:	000d      	movs	r5, r1
 800c96e:	6831      	ldr	r1, [r6, #0]
 800c970:	0004      	movs	r4, r0
 800c972:	2900      	cmp	r1, #0
 800c974:	d102      	bne.n	800c97c <sbrk_aligned+0x14>
 800c976:	f000 f9f7 	bl	800cd68 <_sbrk_r>
 800c97a:	6030      	str	r0, [r6, #0]
 800c97c:	0029      	movs	r1, r5
 800c97e:	0020      	movs	r0, r4
 800c980:	f000 f9f2 	bl	800cd68 <_sbrk_r>
 800c984:	1c43      	adds	r3, r0, #1
 800c986:	d00a      	beq.n	800c99e <sbrk_aligned+0x36>
 800c988:	2303      	movs	r3, #3
 800c98a:	1cc5      	adds	r5, r0, #3
 800c98c:	439d      	bics	r5, r3
 800c98e:	42a8      	cmp	r0, r5
 800c990:	d007      	beq.n	800c9a2 <sbrk_aligned+0x3a>
 800c992:	1a29      	subs	r1, r5, r0
 800c994:	0020      	movs	r0, r4
 800c996:	f000 f9e7 	bl	800cd68 <_sbrk_r>
 800c99a:	1c43      	adds	r3, r0, #1
 800c99c:	d101      	bne.n	800c9a2 <sbrk_aligned+0x3a>
 800c99e:	2501      	movs	r5, #1
 800c9a0:	426d      	negs	r5, r5
 800c9a2:	0028      	movs	r0, r5
 800c9a4:	bd70      	pop	{r4, r5, r6, pc}
 800c9a6:	46c0      	nop			; (mov r8, r8)
 800c9a8:	20001940 	.word	0x20001940

0800c9ac <_malloc_r>:
 800c9ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c9ae:	2203      	movs	r2, #3
 800c9b0:	1ccb      	adds	r3, r1, #3
 800c9b2:	4393      	bics	r3, r2
 800c9b4:	3308      	adds	r3, #8
 800c9b6:	0006      	movs	r6, r0
 800c9b8:	001f      	movs	r7, r3
 800c9ba:	2b0c      	cmp	r3, #12
 800c9bc:	d232      	bcs.n	800ca24 <_malloc_r+0x78>
 800c9be:	270c      	movs	r7, #12
 800c9c0:	42b9      	cmp	r1, r7
 800c9c2:	d831      	bhi.n	800ca28 <_malloc_r+0x7c>
 800c9c4:	0030      	movs	r0, r6
 800c9c6:	f000 fa43 	bl	800ce50 <__malloc_lock>
 800c9ca:	4d32      	ldr	r5, [pc, #200]	; (800ca94 <_malloc_r+0xe8>)
 800c9cc:	682b      	ldr	r3, [r5, #0]
 800c9ce:	001c      	movs	r4, r3
 800c9d0:	2c00      	cmp	r4, #0
 800c9d2:	d12e      	bne.n	800ca32 <_malloc_r+0x86>
 800c9d4:	0039      	movs	r1, r7
 800c9d6:	0030      	movs	r0, r6
 800c9d8:	f7ff ffc6 	bl	800c968 <sbrk_aligned>
 800c9dc:	0004      	movs	r4, r0
 800c9de:	1c43      	adds	r3, r0, #1
 800c9e0:	d11e      	bne.n	800ca20 <_malloc_r+0x74>
 800c9e2:	682c      	ldr	r4, [r5, #0]
 800c9e4:	0025      	movs	r5, r4
 800c9e6:	2d00      	cmp	r5, #0
 800c9e8:	d14a      	bne.n	800ca80 <_malloc_r+0xd4>
 800c9ea:	6823      	ldr	r3, [r4, #0]
 800c9ec:	0029      	movs	r1, r5
 800c9ee:	18e3      	adds	r3, r4, r3
 800c9f0:	0030      	movs	r0, r6
 800c9f2:	9301      	str	r3, [sp, #4]
 800c9f4:	f000 f9b8 	bl	800cd68 <_sbrk_r>
 800c9f8:	9b01      	ldr	r3, [sp, #4]
 800c9fa:	4283      	cmp	r3, r0
 800c9fc:	d143      	bne.n	800ca86 <_malloc_r+0xda>
 800c9fe:	6823      	ldr	r3, [r4, #0]
 800ca00:	3703      	adds	r7, #3
 800ca02:	1aff      	subs	r7, r7, r3
 800ca04:	2303      	movs	r3, #3
 800ca06:	439f      	bics	r7, r3
 800ca08:	3708      	adds	r7, #8
 800ca0a:	2f0c      	cmp	r7, #12
 800ca0c:	d200      	bcs.n	800ca10 <_malloc_r+0x64>
 800ca0e:	270c      	movs	r7, #12
 800ca10:	0039      	movs	r1, r7
 800ca12:	0030      	movs	r0, r6
 800ca14:	f7ff ffa8 	bl	800c968 <sbrk_aligned>
 800ca18:	1c43      	adds	r3, r0, #1
 800ca1a:	d034      	beq.n	800ca86 <_malloc_r+0xda>
 800ca1c:	6823      	ldr	r3, [r4, #0]
 800ca1e:	19df      	adds	r7, r3, r7
 800ca20:	6027      	str	r7, [r4, #0]
 800ca22:	e013      	b.n	800ca4c <_malloc_r+0xa0>
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	dacb      	bge.n	800c9c0 <_malloc_r+0x14>
 800ca28:	230c      	movs	r3, #12
 800ca2a:	2500      	movs	r5, #0
 800ca2c:	6033      	str	r3, [r6, #0]
 800ca2e:	0028      	movs	r0, r5
 800ca30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ca32:	6822      	ldr	r2, [r4, #0]
 800ca34:	1bd1      	subs	r1, r2, r7
 800ca36:	d420      	bmi.n	800ca7a <_malloc_r+0xce>
 800ca38:	290b      	cmp	r1, #11
 800ca3a:	d917      	bls.n	800ca6c <_malloc_r+0xc0>
 800ca3c:	19e2      	adds	r2, r4, r7
 800ca3e:	6027      	str	r7, [r4, #0]
 800ca40:	42a3      	cmp	r3, r4
 800ca42:	d111      	bne.n	800ca68 <_malloc_r+0xbc>
 800ca44:	602a      	str	r2, [r5, #0]
 800ca46:	6863      	ldr	r3, [r4, #4]
 800ca48:	6011      	str	r1, [r2, #0]
 800ca4a:	6053      	str	r3, [r2, #4]
 800ca4c:	0030      	movs	r0, r6
 800ca4e:	0025      	movs	r5, r4
 800ca50:	f000 fa06 	bl	800ce60 <__malloc_unlock>
 800ca54:	2207      	movs	r2, #7
 800ca56:	350b      	adds	r5, #11
 800ca58:	1d23      	adds	r3, r4, #4
 800ca5a:	4395      	bics	r5, r2
 800ca5c:	1aea      	subs	r2, r5, r3
 800ca5e:	429d      	cmp	r5, r3
 800ca60:	d0e5      	beq.n	800ca2e <_malloc_r+0x82>
 800ca62:	1b5b      	subs	r3, r3, r5
 800ca64:	50a3      	str	r3, [r4, r2]
 800ca66:	e7e2      	b.n	800ca2e <_malloc_r+0x82>
 800ca68:	605a      	str	r2, [r3, #4]
 800ca6a:	e7ec      	b.n	800ca46 <_malloc_r+0x9a>
 800ca6c:	6862      	ldr	r2, [r4, #4]
 800ca6e:	42a3      	cmp	r3, r4
 800ca70:	d101      	bne.n	800ca76 <_malloc_r+0xca>
 800ca72:	602a      	str	r2, [r5, #0]
 800ca74:	e7ea      	b.n	800ca4c <_malloc_r+0xa0>
 800ca76:	605a      	str	r2, [r3, #4]
 800ca78:	e7e8      	b.n	800ca4c <_malloc_r+0xa0>
 800ca7a:	0023      	movs	r3, r4
 800ca7c:	6864      	ldr	r4, [r4, #4]
 800ca7e:	e7a7      	b.n	800c9d0 <_malloc_r+0x24>
 800ca80:	002c      	movs	r4, r5
 800ca82:	686d      	ldr	r5, [r5, #4]
 800ca84:	e7af      	b.n	800c9e6 <_malloc_r+0x3a>
 800ca86:	230c      	movs	r3, #12
 800ca88:	0030      	movs	r0, r6
 800ca8a:	6033      	str	r3, [r6, #0]
 800ca8c:	f000 f9e8 	bl	800ce60 <__malloc_unlock>
 800ca90:	e7cd      	b.n	800ca2e <_malloc_r+0x82>
 800ca92:	46c0      	nop			; (mov r8, r8)
 800ca94:	2000193c 	.word	0x2000193c

0800ca98 <__ssputs_r>:
 800ca98:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca9a:	688e      	ldr	r6, [r1, #8]
 800ca9c:	b085      	sub	sp, #20
 800ca9e:	0007      	movs	r7, r0
 800caa0:	000c      	movs	r4, r1
 800caa2:	9203      	str	r2, [sp, #12]
 800caa4:	9301      	str	r3, [sp, #4]
 800caa6:	429e      	cmp	r6, r3
 800caa8:	d83c      	bhi.n	800cb24 <__ssputs_r+0x8c>
 800caaa:	2390      	movs	r3, #144	; 0x90
 800caac:	898a      	ldrh	r2, [r1, #12]
 800caae:	00db      	lsls	r3, r3, #3
 800cab0:	421a      	tst	r2, r3
 800cab2:	d034      	beq.n	800cb1e <__ssputs_r+0x86>
 800cab4:	6909      	ldr	r1, [r1, #16]
 800cab6:	6823      	ldr	r3, [r4, #0]
 800cab8:	6960      	ldr	r0, [r4, #20]
 800caba:	1a5b      	subs	r3, r3, r1
 800cabc:	9302      	str	r3, [sp, #8]
 800cabe:	2303      	movs	r3, #3
 800cac0:	4343      	muls	r3, r0
 800cac2:	0fdd      	lsrs	r5, r3, #31
 800cac4:	18ed      	adds	r5, r5, r3
 800cac6:	9b01      	ldr	r3, [sp, #4]
 800cac8:	9802      	ldr	r0, [sp, #8]
 800caca:	3301      	adds	r3, #1
 800cacc:	181b      	adds	r3, r3, r0
 800cace:	106d      	asrs	r5, r5, #1
 800cad0:	42ab      	cmp	r3, r5
 800cad2:	d900      	bls.n	800cad6 <__ssputs_r+0x3e>
 800cad4:	001d      	movs	r5, r3
 800cad6:	0553      	lsls	r3, r2, #21
 800cad8:	d532      	bpl.n	800cb40 <__ssputs_r+0xa8>
 800cada:	0029      	movs	r1, r5
 800cadc:	0038      	movs	r0, r7
 800cade:	f7ff ff65 	bl	800c9ac <_malloc_r>
 800cae2:	1e06      	subs	r6, r0, #0
 800cae4:	d109      	bne.n	800cafa <__ssputs_r+0x62>
 800cae6:	230c      	movs	r3, #12
 800cae8:	603b      	str	r3, [r7, #0]
 800caea:	2340      	movs	r3, #64	; 0x40
 800caec:	2001      	movs	r0, #1
 800caee:	89a2      	ldrh	r2, [r4, #12]
 800caf0:	4240      	negs	r0, r0
 800caf2:	4313      	orrs	r3, r2
 800caf4:	81a3      	strh	r3, [r4, #12]
 800caf6:	b005      	add	sp, #20
 800caf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cafa:	9a02      	ldr	r2, [sp, #8]
 800cafc:	6921      	ldr	r1, [r4, #16]
 800cafe:	f7ff f9ea 	bl	800bed6 <memcpy>
 800cb02:	89a3      	ldrh	r3, [r4, #12]
 800cb04:	4a14      	ldr	r2, [pc, #80]	; (800cb58 <__ssputs_r+0xc0>)
 800cb06:	401a      	ands	r2, r3
 800cb08:	2380      	movs	r3, #128	; 0x80
 800cb0a:	4313      	orrs	r3, r2
 800cb0c:	81a3      	strh	r3, [r4, #12]
 800cb0e:	9b02      	ldr	r3, [sp, #8]
 800cb10:	6126      	str	r6, [r4, #16]
 800cb12:	18f6      	adds	r6, r6, r3
 800cb14:	6026      	str	r6, [r4, #0]
 800cb16:	6165      	str	r5, [r4, #20]
 800cb18:	9e01      	ldr	r6, [sp, #4]
 800cb1a:	1aed      	subs	r5, r5, r3
 800cb1c:	60a5      	str	r5, [r4, #8]
 800cb1e:	9b01      	ldr	r3, [sp, #4]
 800cb20:	429e      	cmp	r6, r3
 800cb22:	d900      	bls.n	800cb26 <__ssputs_r+0x8e>
 800cb24:	9e01      	ldr	r6, [sp, #4]
 800cb26:	0032      	movs	r2, r6
 800cb28:	9903      	ldr	r1, [sp, #12]
 800cb2a:	6820      	ldr	r0, [r4, #0]
 800cb2c:	f000 f97c 	bl	800ce28 <memmove>
 800cb30:	68a3      	ldr	r3, [r4, #8]
 800cb32:	2000      	movs	r0, #0
 800cb34:	1b9b      	subs	r3, r3, r6
 800cb36:	60a3      	str	r3, [r4, #8]
 800cb38:	6823      	ldr	r3, [r4, #0]
 800cb3a:	199e      	adds	r6, r3, r6
 800cb3c:	6026      	str	r6, [r4, #0]
 800cb3e:	e7da      	b.n	800caf6 <__ssputs_r+0x5e>
 800cb40:	002a      	movs	r2, r5
 800cb42:	0038      	movs	r0, r7
 800cb44:	f000 f994 	bl	800ce70 <_realloc_r>
 800cb48:	1e06      	subs	r6, r0, #0
 800cb4a:	d1e0      	bne.n	800cb0e <__ssputs_r+0x76>
 800cb4c:	0038      	movs	r0, r7
 800cb4e:	6921      	ldr	r1, [r4, #16]
 800cb50:	f7ff fec0 	bl	800c8d4 <_free_r>
 800cb54:	e7c7      	b.n	800cae6 <__ssputs_r+0x4e>
 800cb56:	46c0      	nop			; (mov r8, r8)
 800cb58:	fffffb7f 	.word	0xfffffb7f

0800cb5c <_svfiprintf_r>:
 800cb5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cb5e:	b0a1      	sub	sp, #132	; 0x84
 800cb60:	9003      	str	r0, [sp, #12]
 800cb62:	001d      	movs	r5, r3
 800cb64:	898b      	ldrh	r3, [r1, #12]
 800cb66:	000f      	movs	r7, r1
 800cb68:	0016      	movs	r6, r2
 800cb6a:	061b      	lsls	r3, r3, #24
 800cb6c:	d511      	bpl.n	800cb92 <_svfiprintf_r+0x36>
 800cb6e:	690b      	ldr	r3, [r1, #16]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d10e      	bne.n	800cb92 <_svfiprintf_r+0x36>
 800cb74:	2140      	movs	r1, #64	; 0x40
 800cb76:	f7ff ff19 	bl	800c9ac <_malloc_r>
 800cb7a:	6038      	str	r0, [r7, #0]
 800cb7c:	6138      	str	r0, [r7, #16]
 800cb7e:	2800      	cmp	r0, #0
 800cb80:	d105      	bne.n	800cb8e <_svfiprintf_r+0x32>
 800cb82:	230c      	movs	r3, #12
 800cb84:	9a03      	ldr	r2, [sp, #12]
 800cb86:	3801      	subs	r0, #1
 800cb88:	6013      	str	r3, [r2, #0]
 800cb8a:	b021      	add	sp, #132	; 0x84
 800cb8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb8e:	2340      	movs	r3, #64	; 0x40
 800cb90:	617b      	str	r3, [r7, #20]
 800cb92:	2300      	movs	r3, #0
 800cb94:	ac08      	add	r4, sp, #32
 800cb96:	6163      	str	r3, [r4, #20]
 800cb98:	3320      	adds	r3, #32
 800cb9a:	7663      	strb	r3, [r4, #25]
 800cb9c:	3310      	adds	r3, #16
 800cb9e:	76a3      	strb	r3, [r4, #26]
 800cba0:	9507      	str	r5, [sp, #28]
 800cba2:	0035      	movs	r5, r6
 800cba4:	782b      	ldrb	r3, [r5, #0]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d001      	beq.n	800cbae <_svfiprintf_r+0x52>
 800cbaa:	2b25      	cmp	r3, #37	; 0x25
 800cbac:	d147      	bne.n	800cc3e <_svfiprintf_r+0xe2>
 800cbae:	1bab      	subs	r3, r5, r6
 800cbb0:	9305      	str	r3, [sp, #20]
 800cbb2:	42b5      	cmp	r5, r6
 800cbb4:	d00c      	beq.n	800cbd0 <_svfiprintf_r+0x74>
 800cbb6:	0032      	movs	r2, r6
 800cbb8:	0039      	movs	r1, r7
 800cbba:	9803      	ldr	r0, [sp, #12]
 800cbbc:	f7ff ff6c 	bl	800ca98 <__ssputs_r>
 800cbc0:	1c43      	adds	r3, r0, #1
 800cbc2:	d100      	bne.n	800cbc6 <_svfiprintf_r+0x6a>
 800cbc4:	e0ae      	b.n	800cd24 <_svfiprintf_r+0x1c8>
 800cbc6:	6962      	ldr	r2, [r4, #20]
 800cbc8:	9b05      	ldr	r3, [sp, #20]
 800cbca:	4694      	mov	ip, r2
 800cbcc:	4463      	add	r3, ip
 800cbce:	6163      	str	r3, [r4, #20]
 800cbd0:	782b      	ldrb	r3, [r5, #0]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d100      	bne.n	800cbd8 <_svfiprintf_r+0x7c>
 800cbd6:	e0a5      	b.n	800cd24 <_svfiprintf_r+0x1c8>
 800cbd8:	2201      	movs	r2, #1
 800cbda:	2300      	movs	r3, #0
 800cbdc:	4252      	negs	r2, r2
 800cbde:	6062      	str	r2, [r4, #4]
 800cbe0:	a904      	add	r1, sp, #16
 800cbe2:	3254      	adds	r2, #84	; 0x54
 800cbe4:	1852      	adds	r2, r2, r1
 800cbe6:	1c6e      	adds	r6, r5, #1
 800cbe8:	6023      	str	r3, [r4, #0]
 800cbea:	60e3      	str	r3, [r4, #12]
 800cbec:	60a3      	str	r3, [r4, #8]
 800cbee:	7013      	strb	r3, [r2, #0]
 800cbf0:	65a3      	str	r3, [r4, #88]	; 0x58
 800cbf2:	2205      	movs	r2, #5
 800cbf4:	7831      	ldrb	r1, [r6, #0]
 800cbf6:	4854      	ldr	r0, [pc, #336]	; (800cd48 <_svfiprintf_r+0x1ec>)
 800cbf8:	f7ff f962 	bl	800bec0 <memchr>
 800cbfc:	1c75      	adds	r5, r6, #1
 800cbfe:	2800      	cmp	r0, #0
 800cc00:	d11f      	bne.n	800cc42 <_svfiprintf_r+0xe6>
 800cc02:	6822      	ldr	r2, [r4, #0]
 800cc04:	06d3      	lsls	r3, r2, #27
 800cc06:	d504      	bpl.n	800cc12 <_svfiprintf_r+0xb6>
 800cc08:	2353      	movs	r3, #83	; 0x53
 800cc0a:	a904      	add	r1, sp, #16
 800cc0c:	185b      	adds	r3, r3, r1
 800cc0e:	2120      	movs	r1, #32
 800cc10:	7019      	strb	r1, [r3, #0]
 800cc12:	0713      	lsls	r3, r2, #28
 800cc14:	d504      	bpl.n	800cc20 <_svfiprintf_r+0xc4>
 800cc16:	2353      	movs	r3, #83	; 0x53
 800cc18:	a904      	add	r1, sp, #16
 800cc1a:	185b      	adds	r3, r3, r1
 800cc1c:	212b      	movs	r1, #43	; 0x2b
 800cc1e:	7019      	strb	r1, [r3, #0]
 800cc20:	7833      	ldrb	r3, [r6, #0]
 800cc22:	2b2a      	cmp	r3, #42	; 0x2a
 800cc24:	d016      	beq.n	800cc54 <_svfiprintf_r+0xf8>
 800cc26:	0035      	movs	r5, r6
 800cc28:	2100      	movs	r1, #0
 800cc2a:	200a      	movs	r0, #10
 800cc2c:	68e3      	ldr	r3, [r4, #12]
 800cc2e:	782a      	ldrb	r2, [r5, #0]
 800cc30:	1c6e      	adds	r6, r5, #1
 800cc32:	3a30      	subs	r2, #48	; 0x30
 800cc34:	2a09      	cmp	r2, #9
 800cc36:	d94e      	bls.n	800ccd6 <_svfiprintf_r+0x17a>
 800cc38:	2900      	cmp	r1, #0
 800cc3a:	d111      	bne.n	800cc60 <_svfiprintf_r+0x104>
 800cc3c:	e017      	b.n	800cc6e <_svfiprintf_r+0x112>
 800cc3e:	3501      	adds	r5, #1
 800cc40:	e7b0      	b.n	800cba4 <_svfiprintf_r+0x48>
 800cc42:	4b41      	ldr	r3, [pc, #260]	; (800cd48 <_svfiprintf_r+0x1ec>)
 800cc44:	6822      	ldr	r2, [r4, #0]
 800cc46:	1ac0      	subs	r0, r0, r3
 800cc48:	2301      	movs	r3, #1
 800cc4a:	4083      	lsls	r3, r0
 800cc4c:	4313      	orrs	r3, r2
 800cc4e:	002e      	movs	r6, r5
 800cc50:	6023      	str	r3, [r4, #0]
 800cc52:	e7ce      	b.n	800cbf2 <_svfiprintf_r+0x96>
 800cc54:	9b07      	ldr	r3, [sp, #28]
 800cc56:	1d19      	adds	r1, r3, #4
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	9107      	str	r1, [sp, #28]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	db01      	blt.n	800cc64 <_svfiprintf_r+0x108>
 800cc60:	930b      	str	r3, [sp, #44]	; 0x2c
 800cc62:	e004      	b.n	800cc6e <_svfiprintf_r+0x112>
 800cc64:	425b      	negs	r3, r3
 800cc66:	60e3      	str	r3, [r4, #12]
 800cc68:	2302      	movs	r3, #2
 800cc6a:	4313      	orrs	r3, r2
 800cc6c:	6023      	str	r3, [r4, #0]
 800cc6e:	782b      	ldrb	r3, [r5, #0]
 800cc70:	2b2e      	cmp	r3, #46	; 0x2e
 800cc72:	d10a      	bne.n	800cc8a <_svfiprintf_r+0x12e>
 800cc74:	786b      	ldrb	r3, [r5, #1]
 800cc76:	2b2a      	cmp	r3, #42	; 0x2a
 800cc78:	d135      	bne.n	800cce6 <_svfiprintf_r+0x18a>
 800cc7a:	9b07      	ldr	r3, [sp, #28]
 800cc7c:	3502      	adds	r5, #2
 800cc7e:	1d1a      	adds	r2, r3, #4
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	9207      	str	r2, [sp, #28]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	db2b      	blt.n	800cce0 <_svfiprintf_r+0x184>
 800cc88:	9309      	str	r3, [sp, #36]	; 0x24
 800cc8a:	4e30      	ldr	r6, [pc, #192]	; (800cd4c <_svfiprintf_r+0x1f0>)
 800cc8c:	2203      	movs	r2, #3
 800cc8e:	0030      	movs	r0, r6
 800cc90:	7829      	ldrb	r1, [r5, #0]
 800cc92:	f7ff f915 	bl	800bec0 <memchr>
 800cc96:	2800      	cmp	r0, #0
 800cc98:	d006      	beq.n	800cca8 <_svfiprintf_r+0x14c>
 800cc9a:	2340      	movs	r3, #64	; 0x40
 800cc9c:	1b80      	subs	r0, r0, r6
 800cc9e:	4083      	lsls	r3, r0
 800cca0:	6822      	ldr	r2, [r4, #0]
 800cca2:	3501      	adds	r5, #1
 800cca4:	4313      	orrs	r3, r2
 800cca6:	6023      	str	r3, [r4, #0]
 800cca8:	7829      	ldrb	r1, [r5, #0]
 800ccaa:	2206      	movs	r2, #6
 800ccac:	4828      	ldr	r0, [pc, #160]	; (800cd50 <_svfiprintf_r+0x1f4>)
 800ccae:	1c6e      	adds	r6, r5, #1
 800ccb0:	7621      	strb	r1, [r4, #24]
 800ccb2:	f7ff f905 	bl	800bec0 <memchr>
 800ccb6:	2800      	cmp	r0, #0
 800ccb8:	d03c      	beq.n	800cd34 <_svfiprintf_r+0x1d8>
 800ccba:	4b26      	ldr	r3, [pc, #152]	; (800cd54 <_svfiprintf_r+0x1f8>)
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d125      	bne.n	800cd0c <_svfiprintf_r+0x1b0>
 800ccc0:	2207      	movs	r2, #7
 800ccc2:	9b07      	ldr	r3, [sp, #28]
 800ccc4:	3307      	adds	r3, #7
 800ccc6:	4393      	bics	r3, r2
 800ccc8:	3308      	adds	r3, #8
 800ccca:	9307      	str	r3, [sp, #28]
 800cccc:	6963      	ldr	r3, [r4, #20]
 800ccce:	9a04      	ldr	r2, [sp, #16]
 800ccd0:	189b      	adds	r3, r3, r2
 800ccd2:	6163      	str	r3, [r4, #20]
 800ccd4:	e765      	b.n	800cba2 <_svfiprintf_r+0x46>
 800ccd6:	4343      	muls	r3, r0
 800ccd8:	0035      	movs	r5, r6
 800ccda:	2101      	movs	r1, #1
 800ccdc:	189b      	adds	r3, r3, r2
 800ccde:	e7a6      	b.n	800cc2e <_svfiprintf_r+0xd2>
 800cce0:	2301      	movs	r3, #1
 800cce2:	425b      	negs	r3, r3
 800cce4:	e7d0      	b.n	800cc88 <_svfiprintf_r+0x12c>
 800cce6:	2300      	movs	r3, #0
 800cce8:	200a      	movs	r0, #10
 800ccea:	001a      	movs	r2, r3
 800ccec:	3501      	adds	r5, #1
 800ccee:	6063      	str	r3, [r4, #4]
 800ccf0:	7829      	ldrb	r1, [r5, #0]
 800ccf2:	1c6e      	adds	r6, r5, #1
 800ccf4:	3930      	subs	r1, #48	; 0x30
 800ccf6:	2909      	cmp	r1, #9
 800ccf8:	d903      	bls.n	800cd02 <_svfiprintf_r+0x1a6>
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d0c5      	beq.n	800cc8a <_svfiprintf_r+0x12e>
 800ccfe:	9209      	str	r2, [sp, #36]	; 0x24
 800cd00:	e7c3      	b.n	800cc8a <_svfiprintf_r+0x12e>
 800cd02:	4342      	muls	r2, r0
 800cd04:	0035      	movs	r5, r6
 800cd06:	2301      	movs	r3, #1
 800cd08:	1852      	adds	r2, r2, r1
 800cd0a:	e7f1      	b.n	800ccf0 <_svfiprintf_r+0x194>
 800cd0c:	ab07      	add	r3, sp, #28
 800cd0e:	9300      	str	r3, [sp, #0]
 800cd10:	003a      	movs	r2, r7
 800cd12:	0021      	movs	r1, r4
 800cd14:	4b10      	ldr	r3, [pc, #64]	; (800cd58 <_svfiprintf_r+0x1fc>)
 800cd16:	9803      	ldr	r0, [sp, #12]
 800cd18:	f7fc f9e2 	bl	80090e0 <_printf_float>
 800cd1c:	9004      	str	r0, [sp, #16]
 800cd1e:	9b04      	ldr	r3, [sp, #16]
 800cd20:	3301      	adds	r3, #1
 800cd22:	d1d3      	bne.n	800cccc <_svfiprintf_r+0x170>
 800cd24:	89bb      	ldrh	r3, [r7, #12]
 800cd26:	980d      	ldr	r0, [sp, #52]	; 0x34
 800cd28:	065b      	lsls	r3, r3, #25
 800cd2a:	d400      	bmi.n	800cd2e <_svfiprintf_r+0x1d2>
 800cd2c:	e72d      	b.n	800cb8a <_svfiprintf_r+0x2e>
 800cd2e:	2001      	movs	r0, #1
 800cd30:	4240      	negs	r0, r0
 800cd32:	e72a      	b.n	800cb8a <_svfiprintf_r+0x2e>
 800cd34:	ab07      	add	r3, sp, #28
 800cd36:	9300      	str	r3, [sp, #0]
 800cd38:	003a      	movs	r2, r7
 800cd3a:	0021      	movs	r1, r4
 800cd3c:	4b06      	ldr	r3, [pc, #24]	; (800cd58 <_svfiprintf_r+0x1fc>)
 800cd3e:	9803      	ldr	r0, [sp, #12]
 800cd40:	f7fc fc80 	bl	8009644 <_printf_i>
 800cd44:	e7ea      	b.n	800cd1c <_svfiprintf_r+0x1c0>
 800cd46:	46c0      	nop			; (mov r8, r8)
 800cd48:	0800e04c 	.word	0x0800e04c
 800cd4c:	0800e052 	.word	0x0800e052
 800cd50:	0800e056 	.word	0x0800e056
 800cd54:	080090e1 	.word	0x080090e1
 800cd58:	0800ca99 	.word	0x0800ca99

0800cd5c <nan>:
 800cd5c:	2000      	movs	r0, #0
 800cd5e:	4901      	ldr	r1, [pc, #4]	; (800cd64 <nan+0x8>)
 800cd60:	4770      	bx	lr
 800cd62:	46c0      	nop			; (mov r8, r8)
 800cd64:	7ff80000 	.word	0x7ff80000

0800cd68 <_sbrk_r>:
 800cd68:	2300      	movs	r3, #0
 800cd6a:	b570      	push	{r4, r5, r6, lr}
 800cd6c:	4d06      	ldr	r5, [pc, #24]	; (800cd88 <_sbrk_r+0x20>)
 800cd6e:	0004      	movs	r4, r0
 800cd70:	0008      	movs	r0, r1
 800cd72:	602b      	str	r3, [r5, #0]
 800cd74:	f7f6 fc48 	bl	8003608 <_sbrk>
 800cd78:	1c43      	adds	r3, r0, #1
 800cd7a:	d103      	bne.n	800cd84 <_sbrk_r+0x1c>
 800cd7c:	682b      	ldr	r3, [r5, #0]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d000      	beq.n	800cd84 <_sbrk_r+0x1c>
 800cd82:	6023      	str	r3, [r4, #0]
 800cd84:	bd70      	pop	{r4, r5, r6, pc}
 800cd86:	46c0      	nop			; (mov r8, r8)
 800cd88:	20001944 	.word	0x20001944

0800cd8c <strncmp>:
 800cd8c:	b530      	push	{r4, r5, lr}
 800cd8e:	0005      	movs	r5, r0
 800cd90:	1e10      	subs	r0, r2, #0
 800cd92:	d008      	beq.n	800cda6 <strncmp+0x1a>
 800cd94:	2400      	movs	r4, #0
 800cd96:	3a01      	subs	r2, #1
 800cd98:	5d2b      	ldrb	r3, [r5, r4]
 800cd9a:	5d08      	ldrb	r0, [r1, r4]
 800cd9c:	4283      	cmp	r3, r0
 800cd9e:	d101      	bne.n	800cda4 <strncmp+0x18>
 800cda0:	4294      	cmp	r4, r2
 800cda2:	d101      	bne.n	800cda8 <strncmp+0x1c>
 800cda4:	1a18      	subs	r0, r3, r0
 800cda6:	bd30      	pop	{r4, r5, pc}
 800cda8:	3401      	adds	r4, #1
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d1f4      	bne.n	800cd98 <strncmp+0xc>
 800cdae:	e7f9      	b.n	800cda4 <strncmp+0x18>

0800cdb0 <__ascii_wctomb>:
 800cdb0:	0003      	movs	r3, r0
 800cdb2:	1e08      	subs	r0, r1, #0
 800cdb4:	d005      	beq.n	800cdc2 <__ascii_wctomb+0x12>
 800cdb6:	2aff      	cmp	r2, #255	; 0xff
 800cdb8:	d904      	bls.n	800cdc4 <__ascii_wctomb+0x14>
 800cdba:	228a      	movs	r2, #138	; 0x8a
 800cdbc:	2001      	movs	r0, #1
 800cdbe:	601a      	str	r2, [r3, #0]
 800cdc0:	4240      	negs	r0, r0
 800cdc2:	4770      	bx	lr
 800cdc4:	2001      	movs	r0, #1
 800cdc6:	700a      	strb	r2, [r1, #0]
 800cdc8:	e7fb      	b.n	800cdc2 <__ascii_wctomb+0x12>
	...

0800cdcc <__assert_func>:
 800cdcc:	b530      	push	{r4, r5, lr}
 800cdce:	0014      	movs	r4, r2
 800cdd0:	001a      	movs	r2, r3
 800cdd2:	4b09      	ldr	r3, [pc, #36]	; (800cdf8 <__assert_func+0x2c>)
 800cdd4:	0005      	movs	r5, r0
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	b085      	sub	sp, #20
 800cdda:	68d8      	ldr	r0, [r3, #12]
 800cddc:	4b07      	ldr	r3, [pc, #28]	; (800cdfc <__assert_func+0x30>)
 800cdde:	2c00      	cmp	r4, #0
 800cde0:	d101      	bne.n	800cde6 <__assert_func+0x1a>
 800cde2:	4b07      	ldr	r3, [pc, #28]	; (800ce00 <__assert_func+0x34>)
 800cde4:	001c      	movs	r4, r3
 800cde6:	9301      	str	r3, [sp, #4]
 800cde8:	9100      	str	r1, [sp, #0]
 800cdea:	002b      	movs	r3, r5
 800cdec:	4905      	ldr	r1, [pc, #20]	; (800ce04 <__assert_func+0x38>)
 800cdee:	9402      	str	r4, [sp, #8]
 800cdf0:	f000 f80a 	bl	800ce08 <fiprintf>
 800cdf4:	f000 fa9a 	bl	800d32c <abort>
 800cdf8:	200001ac 	.word	0x200001ac
 800cdfc:	0800e05d 	.word	0x0800e05d
 800ce00:	0800e098 	.word	0x0800e098
 800ce04:	0800e06a 	.word	0x0800e06a

0800ce08 <fiprintf>:
 800ce08:	b40e      	push	{r1, r2, r3}
 800ce0a:	b503      	push	{r0, r1, lr}
 800ce0c:	0001      	movs	r1, r0
 800ce0e:	ab03      	add	r3, sp, #12
 800ce10:	4804      	ldr	r0, [pc, #16]	; (800ce24 <fiprintf+0x1c>)
 800ce12:	cb04      	ldmia	r3!, {r2}
 800ce14:	6800      	ldr	r0, [r0, #0]
 800ce16:	9301      	str	r3, [sp, #4]
 800ce18:	f000 f880 	bl	800cf1c <_vfiprintf_r>
 800ce1c:	b002      	add	sp, #8
 800ce1e:	bc08      	pop	{r3}
 800ce20:	b003      	add	sp, #12
 800ce22:	4718      	bx	r3
 800ce24:	200001ac 	.word	0x200001ac

0800ce28 <memmove>:
 800ce28:	b510      	push	{r4, lr}
 800ce2a:	4288      	cmp	r0, r1
 800ce2c:	d902      	bls.n	800ce34 <memmove+0xc>
 800ce2e:	188b      	adds	r3, r1, r2
 800ce30:	4298      	cmp	r0, r3
 800ce32:	d303      	bcc.n	800ce3c <memmove+0x14>
 800ce34:	2300      	movs	r3, #0
 800ce36:	e007      	b.n	800ce48 <memmove+0x20>
 800ce38:	5c8b      	ldrb	r3, [r1, r2]
 800ce3a:	5483      	strb	r3, [r0, r2]
 800ce3c:	3a01      	subs	r2, #1
 800ce3e:	d2fb      	bcs.n	800ce38 <memmove+0x10>
 800ce40:	bd10      	pop	{r4, pc}
 800ce42:	5ccc      	ldrb	r4, [r1, r3]
 800ce44:	54c4      	strb	r4, [r0, r3]
 800ce46:	3301      	adds	r3, #1
 800ce48:	429a      	cmp	r2, r3
 800ce4a:	d1fa      	bne.n	800ce42 <memmove+0x1a>
 800ce4c:	e7f8      	b.n	800ce40 <memmove+0x18>
	...

0800ce50 <__malloc_lock>:
 800ce50:	b510      	push	{r4, lr}
 800ce52:	4802      	ldr	r0, [pc, #8]	; (800ce5c <__malloc_lock+0xc>)
 800ce54:	f000 fc41 	bl	800d6da <__retarget_lock_acquire_recursive>
 800ce58:	bd10      	pop	{r4, pc}
 800ce5a:	46c0      	nop			; (mov r8, r8)
 800ce5c:	20001948 	.word	0x20001948

0800ce60 <__malloc_unlock>:
 800ce60:	b510      	push	{r4, lr}
 800ce62:	4802      	ldr	r0, [pc, #8]	; (800ce6c <__malloc_unlock+0xc>)
 800ce64:	f000 fc3a 	bl	800d6dc <__retarget_lock_release_recursive>
 800ce68:	bd10      	pop	{r4, pc}
 800ce6a:	46c0      	nop			; (mov r8, r8)
 800ce6c:	20001948 	.word	0x20001948

0800ce70 <_realloc_r>:
 800ce70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce72:	0007      	movs	r7, r0
 800ce74:	000e      	movs	r6, r1
 800ce76:	0014      	movs	r4, r2
 800ce78:	2900      	cmp	r1, #0
 800ce7a:	d105      	bne.n	800ce88 <_realloc_r+0x18>
 800ce7c:	0011      	movs	r1, r2
 800ce7e:	f7ff fd95 	bl	800c9ac <_malloc_r>
 800ce82:	0005      	movs	r5, r0
 800ce84:	0028      	movs	r0, r5
 800ce86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ce88:	2a00      	cmp	r2, #0
 800ce8a:	d103      	bne.n	800ce94 <_realloc_r+0x24>
 800ce8c:	f7ff fd22 	bl	800c8d4 <_free_r>
 800ce90:	0025      	movs	r5, r4
 800ce92:	e7f7      	b.n	800ce84 <_realloc_r+0x14>
 800ce94:	f000 fc90 	bl	800d7b8 <_malloc_usable_size_r>
 800ce98:	9001      	str	r0, [sp, #4]
 800ce9a:	4284      	cmp	r4, r0
 800ce9c:	d803      	bhi.n	800cea6 <_realloc_r+0x36>
 800ce9e:	0035      	movs	r5, r6
 800cea0:	0843      	lsrs	r3, r0, #1
 800cea2:	42a3      	cmp	r3, r4
 800cea4:	d3ee      	bcc.n	800ce84 <_realloc_r+0x14>
 800cea6:	0021      	movs	r1, r4
 800cea8:	0038      	movs	r0, r7
 800ceaa:	f7ff fd7f 	bl	800c9ac <_malloc_r>
 800ceae:	1e05      	subs	r5, r0, #0
 800ceb0:	d0e8      	beq.n	800ce84 <_realloc_r+0x14>
 800ceb2:	9b01      	ldr	r3, [sp, #4]
 800ceb4:	0022      	movs	r2, r4
 800ceb6:	429c      	cmp	r4, r3
 800ceb8:	d900      	bls.n	800cebc <_realloc_r+0x4c>
 800ceba:	001a      	movs	r2, r3
 800cebc:	0031      	movs	r1, r6
 800cebe:	0028      	movs	r0, r5
 800cec0:	f7ff f809 	bl	800bed6 <memcpy>
 800cec4:	0031      	movs	r1, r6
 800cec6:	0038      	movs	r0, r7
 800cec8:	f7ff fd04 	bl	800c8d4 <_free_r>
 800cecc:	e7da      	b.n	800ce84 <_realloc_r+0x14>

0800cece <__sfputc_r>:
 800cece:	6893      	ldr	r3, [r2, #8]
 800ced0:	b510      	push	{r4, lr}
 800ced2:	3b01      	subs	r3, #1
 800ced4:	6093      	str	r3, [r2, #8]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	da04      	bge.n	800cee4 <__sfputc_r+0x16>
 800ceda:	6994      	ldr	r4, [r2, #24]
 800cedc:	42a3      	cmp	r3, r4
 800cede:	db07      	blt.n	800cef0 <__sfputc_r+0x22>
 800cee0:	290a      	cmp	r1, #10
 800cee2:	d005      	beq.n	800cef0 <__sfputc_r+0x22>
 800cee4:	6813      	ldr	r3, [r2, #0]
 800cee6:	1c58      	adds	r0, r3, #1
 800cee8:	6010      	str	r0, [r2, #0]
 800ceea:	7019      	strb	r1, [r3, #0]
 800ceec:	0008      	movs	r0, r1
 800ceee:	bd10      	pop	{r4, pc}
 800cef0:	f000 f94e 	bl	800d190 <__swbuf_r>
 800cef4:	0001      	movs	r1, r0
 800cef6:	e7f9      	b.n	800ceec <__sfputc_r+0x1e>

0800cef8 <__sfputs_r>:
 800cef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cefa:	0006      	movs	r6, r0
 800cefc:	000f      	movs	r7, r1
 800cefe:	0014      	movs	r4, r2
 800cf00:	18d5      	adds	r5, r2, r3
 800cf02:	42ac      	cmp	r4, r5
 800cf04:	d101      	bne.n	800cf0a <__sfputs_r+0x12>
 800cf06:	2000      	movs	r0, #0
 800cf08:	e007      	b.n	800cf1a <__sfputs_r+0x22>
 800cf0a:	7821      	ldrb	r1, [r4, #0]
 800cf0c:	003a      	movs	r2, r7
 800cf0e:	0030      	movs	r0, r6
 800cf10:	f7ff ffdd 	bl	800cece <__sfputc_r>
 800cf14:	3401      	adds	r4, #1
 800cf16:	1c43      	adds	r3, r0, #1
 800cf18:	d1f3      	bne.n	800cf02 <__sfputs_r+0xa>
 800cf1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cf1c <_vfiprintf_r>:
 800cf1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf1e:	b0a1      	sub	sp, #132	; 0x84
 800cf20:	0006      	movs	r6, r0
 800cf22:	000c      	movs	r4, r1
 800cf24:	001f      	movs	r7, r3
 800cf26:	9203      	str	r2, [sp, #12]
 800cf28:	2800      	cmp	r0, #0
 800cf2a:	d004      	beq.n	800cf36 <_vfiprintf_r+0x1a>
 800cf2c:	6983      	ldr	r3, [r0, #24]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d101      	bne.n	800cf36 <_vfiprintf_r+0x1a>
 800cf32:	f000 fb31 	bl	800d598 <__sinit>
 800cf36:	4b8e      	ldr	r3, [pc, #568]	; (800d170 <_vfiprintf_r+0x254>)
 800cf38:	429c      	cmp	r4, r3
 800cf3a:	d11c      	bne.n	800cf76 <_vfiprintf_r+0x5a>
 800cf3c:	6874      	ldr	r4, [r6, #4]
 800cf3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cf40:	07db      	lsls	r3, r3, #31
 800cf42:	d405      	bmi.n	800cf50 <_vfiprintf_r+0x34>
 800cf44:	89a3      	ldrh	r3, [r4, #12]
 800cf46:	059b      	lsls	r3, r3, #22
 800cf48:	d402      	bmi.n	800cf50 <_vfiprintf_r+0x34>
 800cf4a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf4c:	f000 fbc5 	bl	800d6da <__retarget_lock_acquire_recursive>
 800cf50:	89a3      	ldrh	r3, [r4, #12]
 800cf52:	071b      	lsls	r3, r3, #28
 800cf54:	d502      	bpl.n	800cf5c <_vfiprintf_r+0x40>
 800cf56:	6923      	ldr	r3, [r4, #16]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d11d      	bne.n	800cf98 <_vfiprintf_r+0x7c>
 800cf5c:	0021      	movs	r1, r4
 800cf5e:	0030      	movs	r0, r6
 800cf60:	f000 f96c 	bl	800d23c <__swsetup_r>
 800cf64:	2800      	cmp	r0, #0
 800cf66:	d017      	beq.n	800cf98 <_vfiprintf_r+0x7c>
 800cf68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cf6a:	07db      	lsls	r3, r3, #31
 800cf6c:	d50d      	bpl.n	800cf8a <_vfiprintf_r+0x6e>
 800cf6e:	2001      	movs	r0, #1
 800cf70:	4240      	negs	r0, r0
 800cf72:	b021      	add	sp, #132	; 0x84
 800cf74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf76:	4b7f      	ldr	r3, [pc, #508]	; (800d174 <_vfiprintf_r+0x258>)
 800cf78:	429c      	cmp	r4, r3
 800cf7a:	d101      	bne.n	800cf80 <_vfiprintf_r+0x64>
 800cf7c:	68b4      	ldr	r4, [r6, #8]
 800cf7e:	e7de      	b.n	800cf3e <_vfiprintf_r+0x22>
 800cf80:	4b7d      	ldr	r3, [pc, #500]	; (800d178 <_vfiprintf_r+0x25c>)
 800cf82:	429c      	cmp	r4, r3
 800cf84:	d1db      	bne.n	800cf3e <_vfiprintf_r+0x22>
 800cf86:	68f4      	ldr	r4, [r6, #12]
 800cf88:	e7d9      	b.n	800cf3e <_vfiprintf_r+0x22>
 800cf8a:	89a3      	ldrh	r3, [r4, #12]
 800cf8c:	059b      	lsls	r3, r3, #22
 800cf8e:	d4ee      	bmi.n	800cf6e <_vfiprintf_r+0x52>
 800cf90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf92:	f000 fba3 	bl	800d6dc <__retarget_lock_release_recursive>
 800cf96:	e7ea      	b.n	800cf6e <_vfiprintf_r+0x52>
 800cf98:	2300      	movs	r3, #0
 800cf9a:	ad08      	add	r5, sp, #32
 800cf9c:	616b      	str	r3, [r5, #20]
 800cf9e:	3320      	adds	r3, #32
 800cfa0:	766b      	strb	r3, [r5, #25]
 800cfa2:	3310      	adds	r3, #16
 800cfa4:	76ab      	strb	r3, [r5, #26]
 800cfa6:	9707      	str	r7, [sp, #28]
 800cfa8:	9f03      	ldr	r7, [sp, #12]
 800cfaa:	783b      	ldrb	r3, [r7, #0]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d001      	beq.n	800cfb4 <_vfiprintf_r+0x98>
 800cfb0:	2b25      	cmp	r3, #37	; 0x25
 800cfb2:	d14e      	bne.n	800d052 <_vfiprintf_r+0x136>
 800cfb4:	9b03      	ldr	r3, [sp, #12]
 800cfb6:	1afb      	subs	r3, r7, r3
 800cfb8:	9305      	str	r3, [sp, #20]
 800cfba:	9b03      	ldr	r3, [sp, #12]
 800cfbc:	429f      	cmp	r7, r3
 800cfbe:	d00d      	beq.n	800cfdc <_vfiprintf_r+0xc0>
 800cfc0:	9b05      	ldr	r3, [sp, #20]
 800cfc2:	0021      	movs	r1, r4
 800cfc4:	0030      	movs	r0, r6
 800cfc6:	9a03      	ldr	r2, [sp, #12]
 800cfc8:	f7ff ff96 	bl	800cef8 <__sfputs_r>
 800cfcc:	1c43      	adds	r3, r0, #1
 800cfce:	d100      	bne.n	800cfd2 <_vfiprintf_r+0xb6>
 800cfd0:	e0b5      	b.n	800d13e <_vfiprintf_r+0x222>
 800cfd2:	696a      	ldr	r2, [r5, #20]
 800cfd4:	9b05      	ldr	r3, [sp, #20]
 800cfd6:	4694      	mov	ip, r2
 800cfd8:	4463      	add	r3, ip
 800cfda:	616b      	str	r3, [r5, #20]
 800cfdc:	783b      	ldrb	r3, [r7, #0]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d100      	bne.n	800cfe4 <_vfiprintf_r+0xc8>
 800cfe2:	e0ac      	b.n	800d13e <_vfiprintf_r+0x222>
 800cfe4:	2201      	movs	r2, #1
 800cfe6:	1c7b      	adds	r3, r7, #1
 800cfe8:	9303      	str	r3, [sp, #12]
 800cfea:	2300      	movs	r3, #0
 800cfec:	4252      	negs	r2, r2
 800cfee:	606a      	str	r2, [r5, #4]
 800cff0:	a904      	add	r1, sp, #16
 800cff2:	3254      	adds	r2, #84	; 0x54
 800cff4:	1852      	adds	r2, r2, r1
 800cff6:	602b      	str	r3, [r5, #0]
 800cff8:	60eb      	str	r3, [r5, #12]
 800cffa:	60ab      	str	r3, [r5, #8]
 800cffc:	7013      	strb	r3, [r2, #0]
 800cffe:	65ab      	str	r3, [r5, #88]	; 0x58
 800d000:	9b03      	ldr	r3, [sp, #12]
 800d002:	2205      	movs	r2, #5
 800d004:	7819      	ldrb	r1, [r3, #0]
 800d006:	485d      	ldr	r0, [pc, #372]	; (800d17c <_vfiprintf_r+0x260>)
 800d008:	f7fe ff5a 	bl	800bec0 <memchr>
 800d00c:	9b03      	ldr	r3, [sp, #12]
 800d00e:	1c5f      	adds	r7, r3, #1
 800d010:	2800      	cmp	r0, #0
 800d012:	d120      	bne.n	800d056 <_vfiprintf_r+0x13a>
 800d014:	682a      	ldr	r2, [r5, #0]
 800d016:	06d3      	lsls	r3, r2, #27
 800d018:	d504      	bpl.n	800d024 <_vfiprintf_r+0x108>
 800d01a:	2353      	movs	r3, #83	; 0x53
 800d01c:	a904      	add	r1, sp, #16
 800d01e:	185b      	adds	r3, r3, r1
 800d020:	2120      	movs	r1, #32
 800d022:	7019      	strb	r1, [r3, #0]
 800d024:	0713      	lsls	r3, r2, #28
 800d026:	d504      	bpl.n	800d032 <_vfiprintf_r+0x116>
 800d028:	2353      	movs	r3, #83	; 0x53
 800d02a:	a904      	add	r1, sp, #16
 800d02c:	185b      	adds	r3, r3, r1
 800d02e:	212b      	movs	r1, #43	; 0x2b
 800d030:	7019      	strb	r1, [r3, #0]
 800d032:	9b03      	ldr	r3, [sp, #12]
 800d034:	781b      	ldrb	r3, [r3, #0]
 800d036:	2b2a      	cmp	r3, #42	; 0x2a
 800d038:	d016      	beq.n	800d068 <_vfiprintf_r+0x14c>
 800d03a:	2100      	movs	r1, #0
 800d03c:	68eb      	ldr	r3, [r5, #12]
 800d03e:	9f03      	ldr	r7, [sp, #12]
 800d040:	783a      	ldrb	r2, [r7, #0]
 800d042:	1c78      	adds	r0, r7, #1
 800d044:	3a30      	subs	r2, #48	; 0x30
 800d046:	4684      	mov	ip, r0
 800d048:	2a09      	cmp	r2, #9
 800d04a:	d94f      	bls.n	800d0ec <_vfiprintf_r+0x1d0>
 800d04c:	2900      	cmp	r1, #0
 800d04e:	d111      	bne.n	800d074 <_vfiprintf_r+0x158>
 800d050:	e017      	b.n	800d082 <_vfiprintf_r+0x166>
 800d052:	3701      	adds	r7, #1
 800d054:	e7a9      	b.n	800cfaa <_vfiprintf_r+0x8e>
 800d056:	4b49      	ldr	r3, [pc, #292]	; (800d17c <_vfiprintf_r+0x260>)
 800d058:	682a      	ldr	r2, [r5, #0]
 800d05a:	1ac0      	subs	r0, r0, r3
 800d05c:	2301      	movs	r3, #1
 800d05e:	4083      	lsls	r3, r0
 800d060:	4313      	orrs	r3, r2
 800d062:	602b      	str	r3, [r5, #0]
 800d064:	9703      	str	r7, [sp, #12]
 800d066:	e7cb      	b.n	800d000 <_vfiprintf_r+0xe4>
 800d068:	9b07      	ldr	r3, [sp, #28]
 800d06a:	1d19      	adds	r1, r3, #4
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	9107      	str	r1, [sp, #28]
 800d070:	2b00      	cmp	r3, #0
 800d072:	db01      	blt.n	800d078 <_vfiprintf_r+0x15c>
 800d074:	930b      	str	r3, [sp, #44]	; 0x2c
 800d076:	e004      	b.n	800d082 <_vfiprintf_r+0x166>
 800d078:	425b      	negs	r3, r3
 800d07a:	60eb      	str	r3, [r5, #12]
 800d07c:	2302      	movs	r3, #2
 800d07e:	4313      	orrs	r3, r2
 800d080:	602b      	str	r3, [r5, #0]
 800d082:	783b      	ldrb	r3, [r7, #0]
 800d084:	2b2e      	cmp	r3, #46	; 0x2e
 800d086:	d10a      	bne.n	800d09e <_vfiprintf_r+0x182>
 800d088:	787b      	ldrb	r3, [r7, #1]
 800d08a:	2b2a      	cmp	r3, #42	; 0x2a
 800d08c:	d137      	bne.n	800d0fe <_vfiprintf_r+0x1e2>
 800d08e:	9b07      	ldr	r3, [sp, #28]
 800d090:	3702      	adds	r7, #2
 800d092:	1d1a      	adds	r2, r3, #4
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	9207      	str	r2, [sp, #28]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	db2d      	blt.n	800d0f8 <_vfiprintf_r+0x1dc>
 800d09c:	9309      	str	r3, [sp, #36]	; 0x24
 800d09e:	2203      	movs	r2, #3
 800d0a0:	7839      	ldrb	r1, [r7, #0]
 800d0a2:	4837      	ldr	r0, [pc, #220]	; (800d180 <_vfiprintf_r+0x264>)
 800d0a4:	f7fe ff0c 	bl	800bec0 <memchr>
 800d0a8:	2800      	cmp	r0, #0
 800d0aa:	d007      	beq.n	800d0bc <_vfiprintf_r+0x1a0>
 800d0ac:	4b34      	ldr	r3, [pc, #208]	; (800d180 <_vfiprintf_r+0x264>)
 800d0ae:	682a      	ldr	r2, [r5, #0]
 800d0b0:	1ac0      	subs	r0, r0, r3
 800d0b2:	2340      	movs	r3, #64	; 0x40
 800d0b4:	4083      	lsls	r3, r0
 800d0b6:	4313      	orrs	r3, r2
 800d0b8:	3701      	adds	r7, #1
 800d0ba:	602b      	str	r3, [r5, #0]
 800d0bc:	7839      	ldrb	r1, [r7, #0]
 800d0be:	1c7b      	adds	r3, r7, #1
 800d0c0:	2206      	movs	r2, #6
 800d0c2:	4830      	ldr	r0, [pc, #192]	; (800d184 <_vfiprintf_r+0x268>)
 800d0c4:	9303      	str	r3, [sp, #12]
 800d0c6:	7629      	strb	r1, [r5, #24]
 800d0c8:	f7fe fefa 	bl	800bec0 <memchr>
 800d0cc:	2800      	cmp	r0, #0
 800d0ce:	d045      	beq.n	800d15c <_vfiprintf_r+0x240>
 800d0d0:	4b2d      	ldr	r3, [pc, #180]	; (800d188 <_vfiprintf_r+0x26c>)
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d127      	bne.n	800d126 <_vfiprintf_r+0x20a>
 800d0d6:	2207      	movs	r2, #7
 800d0d8:	9b07      	ldr	r3, [sp, #28]
 800d0da:	3307      	adds	r3, #7
 800d0dc:	4393      	bics	r3, r2
 800d0de:	3308      	adds	r3, #8
 800d0e0:	9307      	str	r3, [sp, #28]
 800d0e2:	696b      	ldr	r3, [r5, #20]
 800d0e4:	9a04      	ldr	r2, [sp, #16]
 800d0e6:	189b      	adds	r3, r3, r2
 800d0e8:	616b      	str	r3, [r5, #20]
 800d0ea:	e75d      	b.n	800cfa8 <_vfiprintf_r+0x8c>
 800d0ec:	210a      	movs	r1, #10
 800d0ee:	434b      	muls	r3, r1
 800d0f0:	4667      	mov	r7, ip
 800d0f2:	189b      	adds	r3, r3, r2
 800d0f4:	3909      	subs	r1, #9
 800d0f6:	e7a3      	b.n	800d040 <_vfiprintf_r+0x124>
 800d0f8:	2301      	movs	r3, #1
 800d0fa:	425b      	negs	r3, r3
 800d0fc:	e7ce      	b.n	800d09c <_vfiprintf_r+0x180>
 800d0fe:	2300      	movs	r3, #0
 800d100:	001a      	movs	r2, r3
 800d102:	3701      	adds	r7, #1
 800d104:	606b      	str	r3, [r5, #4]
 800d106:	7839      	ldrb	r1, [r7, #0]
 800d108:	1c78      	adds	r0, r7, #1
 800d10a:	3930      	subs	r1, #48	; 0x30
 800d10c:	4684      	mov	ip, r0
 800d10e:	2909      	cmp	r1, #9
 800d110:	d903      	bls.n	800d11a <_vfiprintf_r+0x1fe>
 800d112:	2b00      	cmp	r3, #0
 800d114:	d0c3      	beq.n	800d09e <_vfiprintf_r+0x182>
 800d116:	9209      	str	r2, [sp, #36]	; 0x24
 800d118:	e7c1      	b.n	800d09e <_vfiprintf_r+0x182>
 800d11a:	230a      	movs	r3, #10
 800d11c:	435a      	muls	r2, r3
 800d11e:	4667      	mov	r7, ip
 800d120:	1852      	adds	r2, r2, r1
 800d122:	3b09      	subs	r3, #9
 800d124:	e7ef      	b.n	800d106 <_vfiprintf_r+0x1ea>
 800d126:	ab07      	add	r3, sp, #28
 800d128:	9300      	str	r3, [sp, #0]
 800d12a:	0022      	movs	r2, r4
 800d12c:	0029      	movs	r1, r5
 800d12e:	0030      	movs	r0, r6
 800d130:	4b16      	ldr	r3, [pc, #88]	; (800d18c <_vfiprintf_r+0x270>)
 800d132:	f7fb ffd5 	bl	80090e0 <_printf_float>
 800d136:	9004      	str	r0, [sp, #16]
 800d138:	9b04      	ldr	r3, [sp, #16]
 800d13a:	3301      	adds	r3, #1
 800d13c:	d1d1      	bne.n	800d0e2 <_vfiprintf_r+0x1c6>
 800d13e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d140:	07db      	lsls	r3, r3, #31
 800d142:	d405      	bmi.n	800d150 <_vfiprintf_r+0x234>
 800d144:	89a3      	ldrh	r3, [r4, #12]
 800d146:	059b      	lsls	r3, r3, #22
 800d148:	d402      	bmi.n	800d150 <_vfiprintf_r+0x234>
 800d14a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d14c:	f000 fac6 	bl	800d6dc <__retarget_lock_release_recursive>
 800d150:	89a3      	ldrh	r3, [r4, #12]
 800d152:	065b      	lsls	r3, r3, #25
 800d154:	d500      	bpl.n	800d158 <_vfiprintf_r+0x23c>
 800d156:	e70a      	b.n	800cf6e <_vfiprintf_r+0x52>
 800d158:	980d      	ldr	r0, [sp, #52]	; 0x34
 800d15a:	e70a      	b.n	800cf72 <_vfiprintf_r+0x56>
 800d15c:	ab07      	add	r3, sp, #28
 800d15e:	9300      	str	r3, [sp, #0]
 800d160:	0022      	movs	r2, r4
 800d162:	0029      	movs	r1, r5
 800d164:	0030      	movs	r0, r6
 800d166:	4b09      	ldr	r3, [pc, #36]	; (800d18c <_vfiprintf_r+0x270>)
 800d168:	f7fc fa6c 	bl	8009644 <_printf_i>
 800d16c:	e7e3      	b.n	800d136 <_vfiprintf_r+0x21a>
 800d16e:	46c0      	nop			; (mov r8, r8)
 800d170:	0800e0bc 	.word	0x0800e0bc
 800d174:	0800e0dc 	.word	0x0800e0dc
 800d178:	0800e09c 	.word	0x0800e09c
 800d17c:	0800e04c 	.word	0x0800e04c
 800d180:	0800e052 	.word	0x0800e052
 800d184:	0800e056 	.word	0x0800e056
 800d188:	080090e1 	.word	0x080090e1
 800d18c:	0800cef9 	.word	0x0800cef9

0800d190 <__swbuf_r>:
 800d190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d192:	0005      	movs	r5, r0
 800d194:	000e      	movs	r6, r1
 800d196:	0014      	movs	r4, r2
 800d198:	2800      	cmp	r0, #0
 800d19a:	d004      	beq.n	800d1a6 <__swbuf_r+0x16>
 800d19c:	6983      	ldr	r3, [r0, #24]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d101      	bne.n	800d1a6 <__swbuf_r+0x16>
 800d1a2:	f000 f9f9 	bl	800d598 <__sinit>
 800d1a6:	4b22      	ldr	r3, [pc, #136]	; (800d230 <__swbuf_r+0xa0>)
 800d1a8:	429c      	cmp	r4, r3
 800d1aa:	d12e      	bne.n	800d20a <__swbuf_r+0x7a>
 800d1ac:	686c      	ldr	r4, [r5, #4]
 800d1ae:	69a3      	ldr	r3, [r4, #24]
 800d1b0:	60a3      	str	r3, [r4, #8]
 800d1b2:	89a3      	ldrh	r3, [r4, #12]
 800d1b4:	071b      	lsls	r3, r3, #28
 800d1b6:	d532      	bpl.n	800d21e <__swbuf_r+0x8e>
 800d1b8:	6923      	ldr	r3, [r4, #16]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d02f      	beq.n	800d21e <__swbuf_r+0x8e>
 800d1be:	6823      	ldr	r3, [r4, #0]
 800d1c0:	6922      	ldr	r2, [r4, #16]
 800d1c2:	b2f7      	uxtb	r7, r6
 800d1c4:	1a98      	subs	r0, r3, r2
 800d1c6:	6963      	ldr	r3, [r4, #20]
 800d1c8:	b2f6      	uxtb	r6, r6
 800d1ca:	4283      	cmp	r3, r0
 800d1cc:	dc05      	bgt.n	800d1da <__swbuf_r+0x4a>
 800d1ce:	0021      	movs	r1, r4
 800d1d0:	0028      	movs	r0, r5
 800d1d2:	f000 f93f 	bl	800d454 <_fflush_r>
 800d1d6:	2800      	cmp	r0, #0
 800d1d8:	d127      	bne.n	800d22a <__swbuf_r+0x9a>
 800d1da:	68a3      	ldr	r3, [r4, #8]
 800d1dc:	3001      	adds	r0, #1
 800d1de:	3b01      	subs	r3, #1
 800d1e0:	60a3      	str	r3, [r4, #8]
 800d1e2:	6823      	ldr	r3, [r4, #0]
 800d1e4:	1c5a      	adds	r2, r3, #1
 800d1e6:	6022      	str	r2, [r4, #0]
 800d1e8:	701f      	strb	r7, [r3, #0]
 800d1ea:	6963      	ldr	r3, [r4, #20]
 800d1ec:	4283      	cmp	r3, r0
 800d1ee:	d004      	beq.n	800d1fa <__swbuf_r+0x6a>
 800d1f0:	89a3      	ldrh	r3, [r4, #12]
 800d1f2:	07db      	lsls	r3, r3, #31
 800d1f4:	d507      	bpl.n	800d206 <__swbuf_r+0x76>
 800d1f6:	2e0a      	cmp	r6, #10
 800d1f8:	d105      	bne.n	800d206 <__swbuf_r+0x76>
 800d1fa:	0021      	movs	r1, r4
 800d1fc:	0028      	movs	r0, r5
 800d1fe:	f000 f929 	bl	800d454 <_fflush_r>
 800d202:	2800      	cmp	r0, #0
 800d204:	d111      	bne.n	800d22a <__swbuf_r+0x9a>
 800d206:	0030      	movs	r0, r6
 800d208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d20a:	4b0a      	ldr	r3, [pc, #40]	; (800d234 <__swbuf_r+0xa4>)
 800d20c:	429c      	cmp	r4, r3
 800d20e:	d101      	bne.n	800d214 <__swbuf_r+0x84>
 800d210:	68ac      	ldr	r4, [r5, #8]
 800d212:	e7cc      	b.n	800d1ae <__swbuf_r+0x1e>
 800d214:	4b08      	ldr	r3, [pc, #32]	; (800d238 <__swbuf_r+0xa8>)
 800d216:	429c      	cmp	r4, r3
 800d218:	d1c9      	bne.n	800d1ae <__swbuf_r+0x1e>
 800d21a:	68ec      	ldr	r4, [r5, #12]
 800d21c:	e7c7      	b.n	800d1ae <__swbuf_r+0x1e>
 800d21e:	0021      	movs	r1, r4
 800d220:	0028      	movs	r0, r5
 800d222:	f000 f80b 	bl	800d23c <__swsetup_r>
 800d226:	2800      	cmp	r0, #0
 800d228:	d0c9      	beq.n	800d1be <__swbuf_r+0x2e>
 800d22a:	2601      	movs	r6, #1
 800d22c:	4276      	negs	r6, r6
 800d22e:	e7ea      	b.n	800d206 <__swbuf_r+0x76>
 800d230:	0800e0bc 	.word	0x0800e0bc
 800d234:	0800e0dc 	.word	0x0800e0dc
 800d238:	0800e09c 	.word	0x0800e09c

0800d23c <__swsetup_r>:
 800d23c:	4b37      	ldr	r3, [pc, #220]	; (800d31c <__swsetup_r+0xe0>)
 800d23e:	b570      	push	{r4, r5, r6, lr}
 800d240:	681d      	ldr	r5, [r3, #0]
 800d242:	0006      	movs	r6, r0
 800d244:	000c      	movs	r4, r1
 800d246:	2d00      	cmp	r5, #0
 800d248:	d005      	beq.n	800d256 <__swsetup_r+0x1a>
 800d24a:	69ab      	ldr	r3, [r5, #24]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d102      	bne.n	800d256 <__swsetup_r+0x1a>
 800d250:	0028      	movs	r0, r5
 800d252:	f000 f9a1 	bl	800d598 <__sinit>
 800d256:	4b32      	ldr	r3, [pc, #200]	; (800d320 <__swsetup_r+0xe4>)
 800d258:	429c      	cmp	r4, r3
 800d25a:	d10f      	bne.n	800d27c <__swsetup_r+0x40>
 800d25c:	686c      	ldr	r4, [r5, #4]
 800d25e:	230c      	movs	r3, #12
 800d260:	5ee2      	ldrsh	r2, [r4, r3]
 800d262:	b293      	uxth	r3, r2
 800d264:	0711      	lsls	r1, r2, #28
 800d266:	d42d      	bmi.n	800d2c4 <__swsetup_r+0x88>
 800d268:	06d9      	lsls	r1, r3, #27
 800d26a:	d411      	bmi.n	800d290 <__swsetup_r+0x54>
 800d26c:	2309      	movs	r3, #9
 800d26e:	2001      	movs	r0, #1
 800d270:	6033      	str	r3, [r6, #0]
 800d272:	3337      	adds	r3, #55	; 0x37
 800d274:	4313      	orrs	r3, r2
 800d276:	81a3      	strh	r3, [r4, #12]
 800d278:	4240      	negs	r0, r0
 800d27a:	bd70      	pop	{r4, r5, r6, pc}
 800d27c:	4b29      	ldr	r3, [pc, #164]	; (800d324 <__swsetup_r+0xe8>)
 800d27e:	429c      	cmp	r4, r3
 800d280:	d101      	bne.n	800d286 <__swsetup_r+0x4a>
 800d282:	68ac      	ldr	r4, [r5, #8]
 800d284:	e7eb      	b.n	800d25e <__swsetup_r+0x22>
 800d286:	4b28      	ldr	r3, [pc, #160]	; (800d328 <__swsetup_r+0xec>)
 800d288:	429c      	cmp	r4, r3
 800d28a:	d1e8      	bne.n	800d25e <__swsetup_r+0x22>
 800d28c:	68ec      	ldr	r4, [r5, #12]
 800d28e:	e7e6      	b.n	800d25e <__swsetup_r+0x22>
 800d290:	075b      	lsls	r3, r3, #29
 800d292:	d513      	bpl.n	800d2bc <__swsetup_r+0x80>
 800d294:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d296:	2900      	cmp	r1, #0
 800d298:	d008      	beq.n	800d2ac <__swsetup_r+0x70>
 800d29a:	0023      	movs	r3, r4
 800d29c:	3344      	adds	r3, #68	; 0x44
 800d29e:	4299      	cmp	r1, r3
 800d2a0:	d002      	beq.n	800d2a8 <__swsetup_r+0x6c>
 800d2a2:	0030      	movs	r0, r6
 800d2a4:	f7ff fb16 	bl	800c8d4 <_free_r>
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	6363      	str	r3, [r4, #52]	; 0x34
 800d2ac:	2224      	movs	r2, #36	; 0x24
 800d2ae:	89a3      	ldrh	r3, [r4, #12]
 800d2b0:	4393      	bics	r3, r2
 800d2b2:	81a3      	strh	r3, [r4, #12]
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	6063      	str	r3, [r4, #4]
 800d2b8:	6923      	ldr	r3, [r4, #16]
 800d2ba:	6023      	str	r3, [r4, #0]
 800d2bc:	2308      	movs	r3, #8
 800d2be:	89a2      	ldrh	r2, [r4, #12]
 800d2c0:	4313      	orrs	r3, r2
 800d2c2:	81a3      	strh	r3, [r4, #12]
 800d2c4:	6923      	ldr	r3, [r4, #16]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d10b      	bne.n	800d2e2 <__swsetup_r+0xa6>
 800d2ca:	21a0      	movs	r1, #160	; 0xa0
 800d2cc:	2280      	movs	r2, #128	; 0x80
 800d2ce:	89a3      	ldrh	r3, [r4, #12]
 800d2d0:	0089      	lsls	r1, r1, #2
 800d2d2:	0092      	lsls	r2, r2, #2
 800d2d4:	400b      	ands	r3, r1
 800d2d6:	4293      	cmp	r3, r2
 800d2d8:	d003      	beq.n	800d2e2 <__swsetup_r+0xa6>
 800d2da:	0021      	movs	r1, r4
 800d2dc:	0030      	movs	r0, r6
 800d2de:	f000 fa27 	bl	800d730 <__smakebuf_r>
 800d2e2:	220c      	movs	r2, #12
 800d2e4:	5ea3      	ldrsh	r3, [r4, r2]
 800d2e6:	2001      	movs	r0, #1
 800d2e8:	001a      	movs	r2, r3
 800d2ea:	b299      	uxth	r1, r3
 800d2ec:	4002      	ands	r2, r0
 800d2ee:	4203      	tst	r3, r0
 800d2f0:	d00f      	beq.n	800d312 <__swsetup_r+0xd6>
 800d2f2:	2200      	movs	r2, #0
 800d2f4:	60a2      	str	r2, [r4, #8]
 800d2f6:	6962      	ldr	r2, [r4, #20]
 800d2f8:	4252      	negs	r2, r2
 800d2fa:	61a2      	str	r2, [r4, #24]
 800d2fc:	2000      	movs	r0, #0
 800d2fe:	6922      	ldr	r2, [r4, #16]
 800d300:	4282      	cmp	r2, r0
 800d302:	d1ba      	bne.n	800d27a <__swsetup_r+0x3e>
 800d304:	060a      	lsls	r2, r1, #24
 800d306:	d5b8      	bpl.n	800d27a <__swsetup_r+0x3e>
 800d308:	2240      	movs	r2, #64	; 0x40
 800d30a:	4313      	orrs	r3, r2
 800d30c:	81a3      	strh	r3, [r4, #12]
 800d30e:	3801      	subs	r0, #1
 800d310:	e7b3      	b.n	800d27a <__swsetup_r+0x3e>
 800d312:	0788      	lsls	r0, r1, #30
 800d314:	d400      	bmi.n	800d318 <__swsetup_r+0xdc>
 800d316:	6962      	ldr	r2, [r4, #20]
 800d318:	60a2      	str	r2, [r4, #8]
 800d31a:	e7ef      	b.n	800d2fc <__swsetup_r+0xc0>
 800d31c:	200001ac 	.word	0x200001ac
 800d320:	0800e0bc 	.word	0x0800e0bc
 800d324:	0800e0dc 	.word	0x0800e0dc
 800d328:	0800e09c 	.word	0x0800e09c

0800d32c <abort>:
 800d32c:	2006      	movs	r0, #6
 800d32e:	b510      	push	{r4, lr}
 800d330:	f000 fa74 	bl	800d81c <raise>
 800d334:	2001      	movs	r0, #1
 800d336:	f7f6 f939 	bl	80035ac <_exit>
	...

0800d33c <__sflush_r>:
 800d33c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d33e:	898b      	ldrh	r3, [r1, #12]
 800d340:	0005      	movs	r5, r0
 800d342:	000c      	movs	r4, r1
 800d344:	071a      	lsls	r2, r3, #28
 800d346:	d45f      	bmi.n	800d408 <__sflush_r+0xcc>
 800d348:	684a      	ldr	r2, [r1, #4]
 800d34a:	2a00      	cmp	r2, #0
 800d34c:	dc04      	bgt.n	800d358 <__sflush_r+0x1c>
 800d34e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800d350:	2a00      	cmp	r2, #0
 800d352:	dc01      	bgt.n	800d358 <__sflush_r+0x1c>
 800d354:	2000      	movs	r0, #0
 800d356:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d358:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800d35a:	2f00      	cmp	r7, #0
 800d35c:	d0fa      	beq.n	800d354 <__sflush_r+0x18>
 800d35e:	2200      	movs	r2, #0
 800d360:	2180      	movs	r1, #128	; 0x80
 800d362:	682e      	ldr	r6, [r5, #0]
 800d364:	602a      	str	r2, [r5, #0]
 800d366:	001a      	movs	r2, r3
 800d368:	0149      	lsls	r1, r1, #5
 800d36a:	400a      	ands	r2, r1
 800d36c:	420b      	tst	r3, r1
 800d36e:	d034      	beq.n	800d3da <__sflush_r+0x9e>
 800d370:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d372:	89a3      	ldrh	r3, [r4, #12]
 800d374:	075b      	lsls	r3, r3, #29
 800d376:	d506      	bpl.n	800d386 <__sflush_r+0x4a>
 800d378:	6863      	ldr	r3, [r4, #4]
 800d37a:	1ac0      	subs	r0, r0, r3
 800d37c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d001      	beq.n	800d386 <__sflush_r+0x4a>
 800d382:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d384:	1ac0      	subs	r0, r0, r3
 800d386:	0002      	movs	r2, r0
 800d388:	6a21      	ldr	r1, [r4, #32]
 800d38a:	2300      	movs	r3, #0
 800d38c:	0028      	movs	r0, r5
 800d38e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800d390:	47b8      	blx	r7
 800d392:	89a1      	ldrh	r1, [r4, #12]
 800d394:	1c43      	adds	r3, r0, #1
 800d396:	d106      	bne.n	800d3a6 <__sflush_r+0x6a>
 800d398:	682b      	ldr	r3, [r5, #0]
 800d39a:	2b1d      	cmp	r3, #29
 800d39c:	d831      	bhi.n	800d402 <__sflush_r+0xc6>
 800d39e:	4a2c      	ldr	r2, [pc, #176]	; (800d450 <__sflush_r+0x114>)
 800d3a0:	40da      	lsrs	r2, r3
 800d3a2:	07d3      	lsls	r3, r2, #31
 800d3a4:	d52d      	bpl.n	800d402 <__sflush_r+0xc6>
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	6063      	str	r3, [r4, #4]
 800d3aa:	6923      	ldr	r3, [r4, #16]
 800d3ac:	6023      	str	r3, [r4, #0]
 800d3ae:	04cb      	lsls	r3, r1, #19
 800d3b0:	d505      	bpl.n	800d3be <__sflush_r+0x82>
 800d3b2:	1c43      	adds	r3, r0, #1
 800d3b4:	d102      	bne.n	800d3bc <__sflush_r+0x80>
 800d3b6:	682b      	ldr	r3, [r5, #0]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d100      	bne.n	800d3be <__sflush_r+0x82>
 800d3bc:	6560      	str	r0, [r4, #84]	; 0x54
 800d3be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d3c0:	602e      	str	r6, [r5, #0]
 800d3c2:	2900      	cmp	r1, #0
 800d3c4:	d0c6      	beq.n	800d354 <__sflush_r+0x18>
 800d3c6:	0023      	movs	r3, r4
 800d3c8:	3344      	adds	r3, #68	; 0x44
 800d3ca:	4299      	cmp	r1, r3
 800d3cc:	d002      	beq.n	800d3d4 <__sflush_r+0x98>
 800d3ce:	0028      	movs	r0, r5
 800d3d0:	f7ff fa80 	bl	800c8d4 <_free_r>
 800d3d4:	2000      	movs	r0, #0
 800d3d6:	6360      	str	r0, [r4, #52]	; 0x34
 800d3d8:	e7bd      	b.n	800d356 <__sflush_r+0x1a>
 800d3da:	2301      	movs	r3, #1
 800d3dc:	0028      	movs	r0, r5
 800d3de:	6a21      	ldr	r1, [r4, #32]
 800d3e0:	47b8      	blx	r7
 800d3e2:	1c43      	adds	r3, r0, #1
 800d3e4:	d1c5      	bne.n	800d372 <__sflush_r+0x36>
 800d3e6:	682b      	ldr	r3, [r5, #0]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d0c2      	beq.n	800d372 <__sflush_r+0x36>
 800d3ec:	2b1d      	cmp	r3, #29
 800d3ee:	d001      	beq.n	800d3f4 <__sflush_r+0xb8>
 800d3f0:	2b16      	cmp	r3, #22
 800d3f2:	d101      	bne.n	800d3f8 <__sflush_r+0xbc>
 800d3f4:	602e      	str	r6, [r5, #0]
 800d3f6:	e7ad      	b.n	800d354 <__sflush_r+0x18>
 800d3f8:	2340      	movs	r3, #64	; 0x40
 800d3fa:	89a2      	ldrh	r2, [r4, #12]
 800d3fc:	4313      	orrs	r3, r2
 800d3fe:	81a3      	strh	r3, [r4, #12]
 800d400:	e7a9      	b.n	800d356 <__sflush_r+0x1a>
 800d402:	2340      	movs	r3, #64	; 0x40
 800d404:	430b      	orrs	r3, r1
 800d406:	e7fa      	b.n	800d3fe <__sflush_r+0xc2>
 800d408:	690f      	ldr	r7, [r1, #16]
 800d40a:	2f00      	cmp	r7, #0
 800d40c:	d0a2      	beq.n	800d354 <__sflush_r+0x18>
 800d40e:	680a      	ldr	r2, [r1, #0]
 800d410:	600f      	str	r7, [r1, #0]
 800d412:	1bd2      	subs	r2, r2, r7
 800d414:	9201      	str	r2, [sp, #4]
 800d416:	2200      	movs	r2, #0
 800d418:	079b      	lsls	r3, r3, #30
 800d41a:	d100      	bne.n	800d41e <__sflush_r+0xe2>
 800d41c:	694a      	ldr	r2, [r1, #20]
 800d41e:	60a2      	str	r2, [r4, #8]
 800d420:	9b01      	ldr	r3, [sp, #4]
 800d422:	2b00      	cmp	r3, #0
 800d424:	dc00      	bgt.n	800d428 <__sflush_r+0xec>
 800d426:	e795      	b.n	800d354 <__sflush_r+0x18>
 800d428:	003a      	movs	r2, r7
 800d42a:	0028      	movs	r0, r5
 800d42c:	9b01      	ldr	r3, [sp, #4]
 800d42e:	6a21      	ldr	r1, [r4, #32]
 800d430:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d432:	47b0      	blx	r6
 800d434:	2800      	cmp	r0, #0
 800d436:	dc06      	bgt.n	800d446 <__sflush_r+0x10a>
 800d438:	2340      	movs	r3, #64	; 0x40
 800d43a:	2001      	movs	r0, #1
 800d43c:	89a2      	ldrh	r2, [r4, #12]
 800d43e:	4240      	negs	r0, r0
 800d440:	4313      	orrs	r3, r2
 800d442:	81a3      	strh	r3, [r4, #12]
 800d444:	e787      	b.n	800d356 <__sflush_r+0x1a>
 800d446:	9b01      	ldr	r3, [sp, #4]
 800d448:	183f      	adds	r7, r7, r0
 800d44a:	1a1b      	subs	r3, r3, r0
 800d44c:	9301      	str	r3, [sp, #4]
 800d44e:	e7e7      	b.n	800d420 <__sflush_r+0xe4>
 800d450:	20400001 	.word	0x20400001

0800d454 <_fflush_r>:
 800d454:	690b      	ldr	r3, [r1, #16]
 800d456:	b570      	push	{r4, r5, r6, lr}
 800d458:	0005      	movs	r5, r0
 800d45a:	000c      	movs	r4, r1
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d102      	bne.n	800d466 <_fflush_r+0x12>
 800d460:	2500      	movs	r5, #0
 800d462:	0028      	movs	r0, r5
 800d464:	bd70      	pop	{r4, r5, r6, pc}
 800d466:	2800      	cmp	r0, #0
 800d468:	d004      	beq.n	800d474 <_fflush_r+0x20>
 800d46a:	6983      	ldr	r3, [r0, #24]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d101      	bne.n	800d474 <_fflush_r+0x20>
 800d470:	f000 f892 	bl	800d598 <__sinit>
 800d474:	4b14      	ldr	r3, [pc, #80]	; (800d4c8 <_fflush_r+0x74>)
 800d476:	429c      	cmp	r4, r3
 800d478:	d11b      	bne.n	800d4b2 <_fflush_r+0x5e>
 800d47a:	686c      	ldr	r4, [r5, #4]
 800d47c:	220c      	movs	r2, #12
 800d47e:	5ea3      	ldrsh	r3, [r4, r2]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d0ed      	beq.n	800d460 <_fflush_r+0xc>
 800d484:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d486:	07d2      	lsls	r2, r2, #31
 800d488:	d404      	bmi.n	800d494 <_fflush_r+0x40>
 800d48a:	059b      	lsls	r3, r3, #22
 800d48c:	d402      	bmi.n	800d494 <_fflush_r+0x40>
 800d48e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d490:	f000 f923 	bl	800d6da <__retarget_lock_acquire_recursive>
 800d494:	0028      	movs	r0, r5
 800d496:	0021      	movs	r1, r4
 800d498:	f7ff ff50 	bl	800d33c <__sflush_r>
 800d49c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d49e:	0005      	movs	r5, r0
 800d4a0:	07db      	lsls	r3, r3, #31
 800d4a2:	d4de      	bmi.n	800d462 <_fflush_r+0xe>
 800d4a4:	89a3      	ldrh	r3, [r4, #12]
 800d4a6:	059b      	lsls	r3, r3, #22
 800d4a8:	d4db      	bmi.n	800d462 <_fflush_r+0xe>
 800d4aa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d4ac:	f000 f916 	bl	800d6dc <__retarget_lock_release_recursive>
 800d4b0:	e7d7      	b.n	800d462 <_fflush_r+0xe>
 800d4b2:	4b06      	ldr	r3, [pc, #24]	; (800d4cc <_fflush_r+0x78>)
 800d4b4:	429c      	cmp	r4, r3
 800d4b6:	d101      	bne.n	800d4bc <_fflush_r+0x68>
 800d4b8:	68ac      	ldr	r4, [r5, #8]
 800d4ba:	e7df      	b.n	800d47c <_fflush_r+0x28>
 800d4bc:	4b04      	ldr	r3, [pc, #16]	; (800d4d0 <_fflush_r+0x7c>)
 800d4be:	429c      	cmp	r4, r3
 800d4c0:	d1dc      	bne.n	800d47c <_fflush_r+0x28>
 800d4c2:	68ec      	ldr	r4, [r5, #12]
 800d4c4:	e7da      	b.n	800d47c <_fflush_r+0x28>
 800d4c6:	46c0      	nop			; (mov r8, r8)
 800d4c8:	0800e0bc 	.word	0x0800e0bc
 800d4cc:	0800e0dc 	.word	0x0800e0dc
 800d4d0:	0800e09c 	.word	0x0800e09c

0800d4d4 <std>:
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	b510      	push	{r4, lr}
 800d4d8:	0004      	movs	r4, r0
 800d4da:	6003      	str	r3, [r0, #0]
 800d4dc:	6043      	str	r3, [r0, #4]
 800d4de:	6083      	str	r3, [r0, #8]
 800d4e0:	8181      	strh	r1, [r0, #12]
 800d4e2:	6643      	str	r3, [r0, #100]	; 0x64
 800d4e4:	0019      	movs	r1, r3
 800d4e6:	81c2      	strh	r2, [r0, #14]
 800d4e8:	6103      	str	r3, [r0, #16]
 800d4ea:	6143      	str	r3, [r0, #20]
 800d4ec:	6183      	str	r3, [r0, #24]
 800d4ee:	2208      	movs	r2, #8
 800d4f0:	305c      	adds	r0, #92	; 0x5c
 800d4f2:	f7fb fd43 	bl	8008f7c <memset>
 800d4f6:	4b05      	ldr	r3, [pc, #20]	; (800d50c <std+0x38>)
 800d4f8:	6224      	str	r4, [r4, #32]
 800d4fa:	6263      	str	r3, [r4, #36]	; 0x24
 800d4fc:	4b04      	ldr	r3, [pc, #16]	; (800d510 <std+0x3c>)
 800d4fe:	62a3      	str	r3, [r4, #40]	; 0x28
 800d500:	4b04      	ldr	r3, [pc, #16]	; (800d514 <std+0x40>)
 800d502:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d504:	4b04      	ldr	r3, [pc, #16]	; (800d518 <std+0x44>)
 800d506:	6323      	str	r3, [r4, #48]	; 0x30
 800d508:	bd10      	pop	{r4, pc}
 800d50a:	46c0      	nop			; (mov r8, r8)
 800d50c:	0800d85d 	.word	0x0800d85d
 800d510:	0800d885 	.word	0x0800d885
 800d514:	0800d8bd 	.word	0x0800d8bd
 800d518:	0800d8e9 	.word	0x0800d8e9

0800d51c <_cleanup_r>:
 800d51c:	b510      	push	{r4, lr}
 800d51e:	4902      	ldr	r1, [pc, #8]	; (800d528 <_cleanup_r+0xc>)
 800d520:	f000 f8ba 	bl	800d698 <_fwalk_reent>
 800d524:	bd10      	pop	{r4, pc}
 800d526:	46c0      	nop			; (mov r8, r8)
 800d528:	0800d455 	.word	0x0800d455

0800d52c <__sfmoreglue>:
 800d52c:	b570      	push	{r4, r5, r6, lr}
 800d52e:	2568      	movs	r5, #104	; 0x68
 800d530:	1e4a      	subs	r2, r1, #1
 800d532:	4355      	muls	r5, r2
 800d534:	000e      	movs	r6, r1
 800d536:	0029      	movs	r1, r5
 800d538:	3174      	adds	r1, #116	; 0x74
 800d53a:	f7ff fa37 	bl	800c9ac <_malloc_r>
 800d53e:	1e04      	subs	r4, r0, #0
 800d540:	d008      	beq.n	800d554 <__sfmoreglue+0x28>
 800d542:	2100      	movs	r1, #0
 800d544:	002a      	movs	r2, r5
 800d546:	6001      	str	r1, [r0, #0]
 800d548:	6046      	str	r6, [r0, #4]
 800d54a:	300c      	adds	r0, #12
 800d54c:	60a0      	str	r0, [r4, #8]
 800d54e:	3268      	adds	r2, #104	; 0x68
 800d550:	f7fb fd14 	bl	8008f7c <memset>
 800d554:	0020      	movs	r0, r4
 800d556:	bd70      	pop	{r4, r5, r6, pc}

0800d558 <__sfp_lock_acquire>:
 800d558:	b510      	push	{r4, lr}
 800d55a:	4802      	ldr	r0, [pc, #8]	; (800d564 <__sfp_lock_acquire+0xc>)
 800d55c:	f000 f8bd 	bl	800d6da <__retarget_lock_acquire_recursive>
 800d560:	bd10      	pop	{r4, pc}
 800d562:	46c0      	nop			; (mov r8, r8)
 800d564:	20001949 	.word	0x20001949

0800d568 <__sfp_lock_release>:
 800d568:	b510      	push	{r4, lr}
 800d56a:	4802      	ldr	r0, [pc, #8]	; (800d574 <__sfp_lock_release+0xc>)
 800d56c:	f000 f8b6 	bl	800d6dc <__retarget_lock_release_recursive>
 800d570:	bd10      	pop	{r4, pc}
 800d572:	46c0      	nop			; (mov r8, r8)
 800d574:	20001949 	.word	0x20001949

0800d578 <__sinit_lock_acquire>:
 800d578:	b510      	push	{r4, lr}
 800d57a:	4802      	ldr	r0, [pc, #8]	; (800d584 <__sinit_lock_acquire+0xc>)
 800d57c:	f000 f8ad 	bl	800d6da <__retarget_lock_acquire_recursive>
 800d580:	bd10      	pop	{r4, pc}
 800d582:	46c0      	nop			; (mov r8, r8)
 800d584:	2000194a 	.word	0x2000194a

0800d588 <__sinit_lock_release>:
 800d588:	b510      	push	{r4, lr}
 800d58a:	4802      	ldr	r0, [pc, #8]	; (800d594 <__sinit_lock_release+0xc>)
 800d58c:	f000 f8a6 	bl	800d6dc <__retarget_lock_release_recursive>
 800d590:	bd10      	pop	{r4, pc}
 800d592:	46c0      	nop			; (mov r8, r8)
 800d594:	2000194a 	.word	0x2000194a

0800d598 <__sinit>:
 800d598:	b513      	push	{r0, r1, r4, lr}
 800d59a:	0004      	movs	r4, r0
 800d59c:	f7ff ffec 	bl	800d578 <__sinit_lock_acquire>
 800d5a0:	69a3      	ldr	r3, [r4, #24]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d002      	beq.n	800d5ac <__sinit+0x14>
 800d5a6:	f7ff ffef 	bl	800d588 <__sinit_lock_release>
 800d5aa:	bd13      	pop	{r0, r1, r4, pc}
 800d5ac:	64a3      	str	r3, [r4, #72]	; 0x48
 800d5ae:	64e3      	str	r3, [r4, #76]	; 0x4c
 800d5b0:	6523      	str	r3, [r4, #80]	; 0x50
 800d5b2:	4b13      	ldr	r3, [pc, #76]	; (800d600 <__sinit+0x68>)
 800d5b4:	4a13      	ldr	r2, [pc, #76]	; (800d604 <__sinit+0x6c>)
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	62a2      	str	r2, [r4, #40]	; 0x28
 800d5ba:	9301      	str	r3, [sp, #4]
 800d5bc:	42a3      	cmp	r3, r4
 800d5be:	d101      	bne.n	800d5c4 <__sinit+0x2c>
 800d5c0:	2301      	movs	r3, #1
 800d5c2:	61a3      	str	r3, [r4, #24]
 800d5c4:	0020      	movs	r0, r4
 800d5c6:	f000 f81f 	bl	800d608 <__sfp>
 800d5ca:	6060      	str	r0, [r4, #4]
 800d5cc:	0020      	movs	r0, r4
 800d5ce:	f000 f81b 	bl	800d608 <__sfp>
 800d5d2:	60a0      	str	r0, [r4, #8]
 800d5d4:	0020      	movs	r0, r4
 800d5d6:	f000 f817 	bl	800d608 <__sfp>
 800d5da:	2200      	movs	r2, #0
 800d5dc:	2104      	movs	r1, #4
 800d5de:	60e0      	str	r0, [r4, #12]
 800d5e0:	6860      	ldr	r0, [r4, #4]
 800d5e2:	f7ff ff77 	bl	800d4d4 <std>
 800d5e6:	2201      	movs	r2, #1
 800d5e8:	2109      	movs	r1, #9
 800d5ea:	68a0      	ldr	r0, [r4, #8]
 800d5ec:	f7ff ff72 	bl	800d4d4 <std>
 800d5f0:	2202      	movs	r2, #2
 800d5f2:	2112      	movs	r1, #18
 800d5f4:	68e0      	ldr	r0, [r4, #12]
 800d5f6:	f7ff ff6d 	bl	800d4d4 <std>
 800d5fa:	2301      	movs	r3, #1
 800d5fc:	61a3      	str	r3, [r4, #24]
 800d5fe:	e7d2      	b.n	800d5a6 <__sinit+0xe>
 800d600:	0800dc58 	.word	0x0800dc58
 800d604:	0800d51d 	.word	0x0800d51d

0800d608 <__sfp>:
 800d608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d60a:	0007      	movs	r7, r0
 800d60c:	f7ff ffa4 	bl	800d558 <__sfp_lock_acquire>
 800d610:	4b1f      	ldr	r3, [pc, #124]	; (800d690 <__sfp+0x88>)
 800d612:	681e      	ldr	r6, [r3, #0]
 800d614:	69b3      	ldr	r3, [r6, #24]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d102      	bne.n	800d620 <__sfp+0x18>
 800d61a:	0030      	movs	r0, r6
 800d61c:	f7ff ffbc 	bl	800d598 <__sinit>
 800d620:	3648      	adds	r6, #72	; 0x48
 800d622:	68b4      	ldr	r4, [r6, #8]
 800d624:	6873      	ldr	r3, [r6, #4]
 800d626:	3b01      	subs	r3, #1
 800d628:	d504      	bpl.n	800d634 <__sfp+0x2c>
 800d62a:	6833      	ldr	r3, [r6, #0]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d022      	beq.n	800d676 <__sfp+0x6e>
 800d630:	6836      	ldr	r6, [r6, #0]
 800d632:	e7f6      	b.n	800d622 <__sfp+0x1a>
 800d634:	220c      	movs	r2, #12
 800d636:	5ea5      	ldrsh	r5, [r4, r2]
 800d638:	2d00      	cmp	r5, #0
 800d63a:	d11a      	bne.n	800d672 <__sfp+0x6a>
 800d63c:	0020      	movs	r0, r4
 800d63e:	4b15      	ldr	r3, [pc, #84]	; (800d694 <__sfp+0x8c>)
 800d640:	3058      	adds	r0, #88	; 0x58
 800d642:	60e3      	str	r3, [r4, #12]
 800d644:	6665      	str	r5, [r4, #100]	; 0x64
 800d646:	f000 f847 	bl	800d6d8 <__retarget_lock_init_recursive>
 800d64a:	f7ff ff8d 	bl	800d568 <__sfp_lock_release>
 800d64e:	0020      	movs	r0, r4
 800d650:	2208      	movs	r2, #8
 800d652:	0029      	movs	r1, r5
 800d654:	6025      	str	r5, [r4, #0]
 800d656:	60a5      	str	r5, [r4, #8]
 800d658:	6065      	str	r5, [r4, #4]
 800d65a:	6125      	str	r5, [r4, #16]
 800d65c:	6165      	str	r5, [r4, #20]
 800d65e:	61a5      	str	r5, [r4, #24]
 800d660:	305c      	adds	r0, #92	; 0x5c
 800d662:	f7fb fc8b 	bl	8008f7c <memset>
 800d666:	6365      	str	r5, [r4, #52]	; 0x34
 800d668:	63a5      	str	r5, [r4, #56]	; 0x38
 800d66a:	64a5      	str	r5, [r4, #72]	; 0x48
 800d66c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800d66e:	0020      	movs	r0, r4
 800d670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d672:	3468      	adds	r4, #104	; 0x68
 800d674:	e7d7      	b.n	800d626 <__sfp+0x1e>
 800d676:	2104      	movs	r1, #4
 800d678:	0038      	movs	r0, r7
 800d67a:	f7ff ff57 	bl	800d52c <__sfmoreglue>
 800d67e:	1e04      	subs	r4, r0, #0
 800d680:	6030      	str	r0, [r6, #0]
 800d682:	d1d5      	bne.n	800d630 <__sfp+0x28>
 800d684:	f7ff ff70 	bl	800d568 <__sfp_lock_release>
 800d688:	230c      	movs	r3, #12
 800d68a:	603b      	str	r3, [r7, #0]
 800d68c:	e7ef      	b.n	800d66e <__sfp+0x66>
 800d68e:	46c0      	nop			; (mov r8, r8)
 800d690:	0800dc58 	.word	0x0800dc58
 800d694:	ffff0001 	.word	0xffff0001

0800d698 <_fwalk_reent>:
 800d698:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d69a:	0004      	movs	r4, r0
 800d69c:	0006      	movs	r6, r0
 800d69e:	2700      	movs	r7, #0
 800d6a0:	9101      	str	r1, [sp, #4]
 800d6a2:	3448      	adds	r4, #72	; 0x48
 800d6a4:	6863      	ldr	r3, [r4, #4]
 800d6a6:	68a5      	ldr	r5, [r4, #8]
 800d6a8:	9300      	str	r3, [sp, #0]
 800d6aa:	9b00      	ldr	r3, [sp, #0]
 800d6ac:	3b01      	subs	r3, #1
 800d6ae:	9300      	str	r3, [sp, #0]
 800d6b0:	d504      	bpl.n	800d6bc <_fwalk_reent+0x24>
 800d6b2:	6824      	ldr	r4, [r4, #0]
 800d6b4:	2c00      	cmp	r4, #0
 800d6b6:	d1f5      	bne.n	800d6a4 <_fwalk_reent+0xc>
 800d6b8:	0038      	movs	r0, r7
 800d6ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d6bc:	89ab      	ldrh	r3, [r5, #12]
 800d6be:	2b01      	cmp	r3, #1
 800d6c0:	d908      	bls.n	800d6d4 <_fwalk_reent+0x3c>
 800d6c2:	220e      	movs	r2, #14
 800d6c4:	5eab      	ldrsh	r3, [r5, r2]
 800d6c6:	3301      	adds	r3, #1
 800d6c8:	d004      	beq.n	800d6d4 <_fwalk_reent+0x3c>
 800d6ca:	0029      	movs	r1, r5
 800d6cc:	0030      	movs	r0, r6
 800d6ce:	9b01      	ldr	r3, [sp, #4]
 800d6d0:	4798      	blx	r3
 800d6d2:	4307      	orrs	r7, r0
 800d6d4:	3568      	adds	r5, #104	; 0x68
 800d6d6:	e7e8      	b.n	800d6aa <_fwalk_reent+0x12>

0800d6d8 <__retarget_lock_init_recursive>:
 800d6d8:	4770      	bx	lr

0800d6da <__retarget_lock_acquire_recursive>:
 800d6da:	4770      	bx	lr

0800d6dc <__retarget_lock_release_recursive>:
 800d6dc:	4770      	bx	lr
	...

0800d6e0 <__swhatbuf_r>:
 800d6e0:	b570      	push	{r4, r5, r6, lr}
 800d6e2:	000e      	movs	r6, r1
 800d6e4:	001d      	movs	r5, r3
 800d6e6:	230e      	movs	r3, #14
 800d6e8:	5ec9      	ldrsh	r1, [r1, r3]
 800d6ea:	0014      	movs	r4, r2
 800d6ec:	b096      	sub	sp, #88	; 0x58
 800d6ee:	2900      	cmp	r1, #0
 800d6f0:	da08      	bge.n	800d704 <__swhatbuf_r+0x24>
 800d6f2:	220c      	movs	r2, #12
 800d6f4:	5eb3      	ldrsh	r3, [r6, r2]
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	602a      	str	r2, [r5, #0]
 800d6fa:	061b      	lsls	r3, r3, #24
 800d6fc:	d411      	bmi.n	800d722 <__swhatbuf_r+0x42>
 800d6fe:	2380      	movs	r3, #128	; 0x80
 800d700:	00db      	lsls	r3, r3, #3
 800d702:	e00f      	b.n	800d724 <__swhatbuf_r+0x44>
 800d704:	466a      	mov	r2, sp
 800d706:	f000 f91b 	bl	800d940 <_fstat_r>
 800d70a:	2800      	cmp	r0, #0
 800d70c:	dbf1      	blt.n	800d6f2 <__swhatbuf_r+0x12>
 800d70e:	23f0      	movs	r3, #240	; 0xf0
 800d710:	9901      	ldr	r1, [sp, #4]
 800d712:	021b      	lsls	r3, r3, #8
 800d714:	4019      	ands	r1, r3
 800d716:	4b05      	ldr	r3, [pc, #20]	; (800d72c <__swhatbuf_r+0x4c>)
 800d718:	18c9      	adds	r1, r1, r3
 800d71a:	424b      	negs	r3, r1
 800d71c:	4159      	adcs	r1, r3
 800d71e:	6029      	str	r1, [r5, #0]
 800d720:	e7ed      	b.n	800d6fe <__swhatbuf_r+0x1e>
 800d722:	2340      	movs	r3, #64	; 0x40
 800d724:	2000      	movs	r0, #0
 800d726:	6023      	str	r3, [r4, #0]
 800d728:	b016      	add	sp, #88	; 0x58
 800d72a:	bd70      	pop	{r4, r5, r6, pc}
 800d72c:	ffffe000 	.word	0xffffe000

0800d730 <__smakebuf_r>:
 800d730:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d732:	2602      	movs	r6, #2
 800d734:	898b      	ldrh	r3, [r1, #12]
 800d736:	0005      	movs	r5, r0
 800d738:	000c      	movs	r4, r1
 800d73a:	4233      	tst	r3, r6
 800d73c:	d006      	beq.n	800d74c <__smakebuf_r+0x1c>
 800d73e:	0023      	movs	r3, r4
 800d740:	3347      	adds	r3, #71	; 0x47
 800d742:	6023      	str	r3, [r4, #0]
 800d744:	6123      	str	r3, [r4, #16]
 800d746:	2301      	movs	r3, #1
 800d748:	6163      	str	r3, [r4, #20]
 800d74a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800d74c:	466a      	mov	r2, sp
 800d74e:	ab01      	add	r3, sp, #4
 800d750:	f7ff ffc6 	bl	800d6e0 <__swhatbuf_r>
 800d754:	9900      	ldr	r1, [sp, #0]
 800d756:	0007      	movs	r7, r0
 800d758:	0028      	movs	r0, r5
 800d75a:	f7ff f927 	bl	800c9ac <_malloc_r>
 800d75e:	2800      	cmp	r0, #0
 800d760:	d108      	bne.n	800d774 <__smakebuf_r+0x44>
 800d762:	220c      	movs	r2, #12
 800d764:	5ea3      	ldrsh	r3, [r4, r2]
 800d766:	059a      	lsls	r2, r3, #22
 800d768:	d4ef      	bmi.n	800d74a <__smakebuf_r+0x1a>
 800d76a:	2203      	movs	r2, #3
 800d76c:	4393      	bics	r3, r2
 800d76e:	431e      	orrs	r6, r3
 800d770:	81a6      	strh	r6, [r4, #12]
 800d772:	e7e4      	b.n	800d73e <__smakebuf_r+0xe>
 800d774:	4b0f      	ldr	r3, [pc, #60]	; (800d7b4 <__smakebuf_r+0x84>)
 800d776:	62ab      	str	r3, [r5, #40]	; 0x28
 800d778:	2380      	movs	r3, #128	; 0x80
 800d77a:	89a2      	ldrh	r2, [r4, #12]
 800d77c:	6020      	str	r0, [r4, #0]
 800d77e:	4313      	orrs	r3, r2
 800d780:	81a3      	strh	r3, [r4, #12]
 800d782:	9b00      	ldr	r3, [sp, #0]
 800d784:	6120      	str	r0, [r4, #16]
 800d786:	6163      	str	r3, [r4, #20]
 800d788:	9b01      	ldr	r3, [sp, #4]
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d00d      	beq.n	800d7aa <__smakebuf_r+0x7a>
 800d78e:	0028      	movs	r0, r5
 800d790:	230e      	movs	r3, #14
 800d792:	5ee1      	ldrsh	r1, [r4, r3]
 800d794:	f000 f8e6 	bl	800d964 <_isatty_r>
 800d798:	2800      	cmp	r0, #0
 800d79a:	d006      	beq.n	800d7aa <__smakebuf_r+0x7a>
 800d79c:	2203      	movs	r2, #3
 800d79e:	89a3      	ldrh	r3, [r4, #12]
 800d7a0:	4393      	bics	r3, r2
 800d7a2:	001a      	movs	r2, r3
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	4313      	orrs	r3, r2
 800d7a8:	81a3      	strh	r3, [r4, #12]
 800d7aa:	89a0      	ldrh	r0, [r4, #12]
 800d7ac:	4307      	orrs	r7, r0
 800d7ae:	81a7      	strh	r7, [r4, #12]
 800d7b0:	e7cb      	b.n	800d74a <__smakebuf_r+0x1a>
 800d7b2:	46c0      	nop			; (mov r8, r8)
 800d7b4:	0800d51d 	.word	0x0800d51d

0800d7b8 <_malloc_usable_size_r>:
 800d7b8:	1f0b      	subs	r3, r1, #4
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	1f18      	subs	r0, r3, #4
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	da01      	bge.n	800d7c6 <_malloc_usable_size_r+0xe>
 800d7c2:	580b      	ldr	r3, [r1, r0]
 800d7c4:	18c0      	adds	r0, r0, r3
 800d7c6:	4770      	bx	lr

0800d7c8 <_raise_r>:
 800d7c8:	b570      	push	{r4, r5, r6, lr}
 800d7ca:	0004      	movs	r4, r0
 800d7cc:	000d      	movs	r5, r1
 800d7ce:	291f      	cmp	r1, #31
 800d7d0:	d904      	bls.n	800d7dc <_raise_r+0x14>
 800d7d2:	2316      	movs	r3, #22
 800d7d4:	6003      	str	r3, [r0, #0]
 800d7d6:	2001      	movs	r0, #1
 800d7d8:	4240      	negs	r0, r0
 800d7da:	bd70      	pop	{r4, r5, r6, pc}
 800d7dc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d004      	beq.n	800d7ec <_raise_r+0x24>
 800d7e2:	008a      	lsls	r2, r1, #2
 800d7e4:	189b      	adds	r3, r3, r2
 800d7e6:	681a      	ldr	r2, [r3, #0]
 800d7e8:	2a00      	cmp	r2, #0
 800d7ea:	d108      	bne.n	800d7fe <_raise_r+0x36>
 800d7ec:	0020      	movs	r0, r4
 800d7ee:	f000 f831 	bl	800d854 <_getpid_r>
 800d7f2:	002a      	movs	r2, r5
 800d7f4:	0001      	movs	r1, r0
 800d7f6:	0020      	movs	r0, r4
 800d7f8:	f000 f81a 	bl	800d830 <_kill_r>
 800d7fc:	e7ed      	b.n	800d7da <_raise_r+0x12>
 800d7fe:	2000      	movs	r0, #0
 800d800:	2a01      	cmp	r2, #1
 800d802:	d0ea      	beq.n	800d7da <_raise_r+0x12>
 800d804:	1c51      	adds	r1, r2, #1
 800d806:	d103      	bne.n	800d810 <_raise_r+0x48>
 800d808:	2316      	movs	r3, #22
 800d80a:	3001      	adds	r0, #1
 800d80c:	6023      	str	r3, [r4, #0]
 800d80e:	e7e4      	b.n	800d7da <_raise_r+0x12>
 800d810:	2400      	movs	r4, #0
 800d812:	0028      	movs	r0, r5
 800d814:	601c      	str	r4, [r3, #0]
 800d816:	4790      	blx	r2
 800d818:	0020      	movs	r0, r4
 800d81a:	e7de      	b.n	800d7da <_raise_r+0x12>

0800d81c <raise>:
 800d81c:	b510      	push	{r4, lr}
 800d81e:	4b03      	ldr	r3, [pc, #12]	; (800d82c <raise+0x10>)
 800d820:	0001      	movs	r1, r0
 800d822:	6818      	ldr	r0, [r3, #0]
 800d824:	f7ff ffd0 	bl	800d7c8 <_raise_r>
 800d828:	bd10      	pop	{r4, pc}
 800d82a:	46c0      	nop			; (mov r8, r8)
 800d82c:	200001ac 	.word	0x200001ac

0800d830 <_kill_r>:
 800d830:	2300      	movs	r3, #0
 800d832:	b570      	push	{r4, r5, r6, lr}
 800d834:	4d06      	ldr	r5, [pc, #24]	; (800d850 <_kill_r+0x20>)
 800d836:	0004      	movs	r4, r0
 800d838:	0008      	movs	r0, r1
 800d83a:	0011      	movs	r1, r2
 800d83c:	602b      	str	r3, [r5, #0]
 800d83e:	f7f5 fead 	bl	800359c <_kill>
 800d842:	1c43      	adds	r3, r0, #1
 800d844:	d103      	bne.n	800d84e <_kill_r+0x1e>
 800d846:	682b      	ldr	r3, [r5, #0]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d000      	beq.n	800d84e <_kill_r+0x1e>
 800d84c:	6023      	str	r3, [r4, #0]
 800d84e:	bd70      	pop	{r4, r5, r6, pc}
 800d850:	20001944 	.word	0x20001944

0800d854 <_getpid_r>:
 800d854:	b510      	push	{r4, lr}
 800d856:	f7f5 fe9f 	bl	8003598 <_getpid>
 800d85a:	bd10      	pop	{r4, pc}

0800d85c <__sread>:
 800d85c:	b570      	push	{r4, r5, r6, lr}
 800d85e:	000c      	movs	r4, r1
 800d860:	250e      	movs	r5, #14
 800d862:	5f49      	ldrsh	r1, [r1, r5]
 800d864:	f000 f8a4 	bl	800d9b0 <_read_r>
 800d868:	2800      	cmp	r0, #0
 800d86a:	db03      	blt.n	800d874 <__sread+0x18>
 800d86c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800d86e:	181b      	adds	r3, r3, r0
 800d870:	6563      	str	r3, [r4, #84]	; 0x54
 800d872:	bd70      	pop	{r4, r5, r6, pc}
 800d874:	89a3      	ldrh	r3, [r4, #12]
 800d876:	4a02      	ldr	r2, [pc, #8]	; (800d880 <__sread+0x24>)
 800d878:	4013      	ands	r3, r2
 800d87a:	81a3      	strh	r3, [r4, #12]
 800d87c:	e7f9      	b.n	800d872 <__sread+0x16>
 800d87e:	46c0      	nop			; (mov r8, r8)
 800d880:	ffffefff 	.word	0xffffefff

0800d884 <__swrite>:
 800d884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d886:	001f      	movs	r7, r3
 800d888:	898b      	ldrh	r3, [r1, #12]
 800d88a:	0005      	movs	r5, r0
 800d88c:	000c      	movs	r4, r1
 800d88e:	0016      	movs	r6, r2
 800d890:	05db      	lsls	r3, r3, #23
 800d892:	d505      	bpl.n	800d8a0 <__swrite+0x1c>
 800d894:	230e      	movs	r3, #14
 800d896:	5ec9      	ldrsh	r1, [r1, r3]
 800d898:	2200      	movs	r2, #0
 800d89a:	2302      	movs	r3, #2
 800d89c:	f000 f874 	bl	800d988 <_lseek_r>
 800d8a0:	89a3      	ldrh	r3, [r4, #12]
 800d8a2:	4a05      	ldr	r2, [pc, #20]	; (800d8b8 <__swrite+0x34>)
 800d8a4:	0028      	movs	r0, r5
 800d8a6:	4013      	ands	r3, r2
 800d8a8:	81a3      	strh	r3, [r4, #12]
 800d8aa:	0032      	movs	r2, r6
 800d8ac:	230e      	movs	r3, #14
 800d8ae:	5ee1      	ldrsh	r1, [r4, r3]
 800d8b0:	003b      	movs	r3, r7
 800d8b2:	f000 f81f 	bl	800d8f4 <_write_r>
 800d8b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8b8:	ffffefff 	.word	0xffffefff

0800d8bc <__sseek>:
 800d8bc:	b570      	push	{r4, r5, r6, lr}
 800d8be:	000c      	movs	r4, r1
 800d8c0:	250e      	movs	r5, #14
 800d8c2:	5f49      	ldrsh	r1, [r1, r5]
 800d8c4:	f000 f860 	bl	800d988 <_lseek_r>
 800d8c8:	89a3      	ldrh	r3, [r4, #12]
 800d8ca:	1c42      	adds	r2, r0, #1
 800d8cc:	d103      	bne.n	800d8d6 <__sseek+0x1a>
 800d8ce:	4a05      	ldr	r2, [pc, #20]	; (800d8e4 <__sseek+0x28>)
 800d8d0:	4013      	ands	r3, r2
 800d8d2:	81a3      	strh	r3, [r4, #12]
 800d8d4:	bd70      	pop	{r4, r5, r6, pc}
 800d8d6:	2280      	movs	r2, #128	; 0x80
 800d8d8:	0152      	lsls	r2, r2, #5
 800d8da:	4313      	orrs	r3, r2
 800d8dc:	81a3      	strh	r3, [r4, #12]
 800d8de:	6560      	str	r0, [r4, #84]	; 0x54
 800d8e0:	e7f8      	b.n	800d8d4 <__sseek+0x18>
 800d8e2:	46c0      	nop			; (mov r8, r8)
 800d8e4:	ffffefff 	.word	0xffffefff

0800d8e8 <__sclose>:
 800d8e8:	b510      	push	{r4, lr}
 800d8ea:	230e      	movs	r3, #14
 800d8ec:	5ec9      	ldrsh	r1, [r1, r3]
 800d8ee:	f000 f815 	bl	800d91c <_close_r>
 800d8f2:	bd10      	pop	{r4, pc}

0800d8f4 <_write_r>:
 800d8f4:	b570      	push	{r4, r5, r6, lr}
 800d8f6:	0004      	movs	r4, r0
 800d8f8:	0008      	movs	r0, r1
 800d8fa:	0011      	movs	r1, r2
 800d8fc:	001a      	movs	r2, r3
 800d8fe:	2300      	movs	r3, #0
 800d900:	4d05      	ldr	r5, [pc, #20]	; (800d918 <_write_r+0x24>)
 800d902:	602b      	str	r3, [r5, #0]
 800d904:	f7f5 fe66 	bl	80035d4 <_write>
 800d908:	1c43      	adds	r3, r0, #1
 800d90a:	d103      	bne.n	800d914 <_write_r+0x20>
 800d90c:	682b      	ldr	r3, [r5, #0]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d000      	beq.n	800d914 <_write_r+0x20>
 800d912:	6023      	str	r3, [r4, #0]
 800d914:	bd70      	pop	{r4, r5, r6, pc}
 800d916:	46c0      	nop			; (mov r8, r8)
 800d918:	20001944 	.word	0x20001944

0800d91c <_close_r>:
 800d91c:	2300      	movs	r3, #0
 800d91e:	b570      	push	{r4, r5, r6, lr}
 800d920:	4d06      	ldr	r5, [pc, #24]	; (800d93c <_close_r+0x20>)
 800d922:	0004      	movs	r4, r0
 800d924:	0008      	movs	r0, r1
 800d926:	602b      	str	r3, [r5, #0]
 800d928:	f7f5 fe62 	bl	80035f0 <_close>
 800d92c:	1c43      	adds	r3, r0, #1
 800d92e:	d103      	bne.n	800d938 <_close_r+0x1c>
 800d930:	682b      	ldr	r3, [r5, #0]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d000      	beq.n	800d938 <_close_r+0x1c>
 800d936:	6023      	str	r3, [r4, #0]
 800d938:	bd70      	pop	{r4, r5, r6, pc}
 800d93a:	46c0      	nop			; (mov r8, r8)
 800d93c:	20001944 	.word	0x20001944

0800d940 <_fstat_r>:
 800d940:	2300      	movs	r3, #0
 800d942:	b570      	push	{r4, r5, r6, lr}
 800d944:	4d06      	ldr	r5, [pc, #24]	; (800d960 <_fstat_r+0x20>)
 800d946:	0004      	movs	r4, r0
 800d948:	0008      	movs	r0, r1
 800d94a:	0011      	movs	r1, r2
 800d94c:	602b      	str	r3, [r5, #0]
 800d94e:	f7f5 fe52 	bl	80035f6 <_fstat>
 800d952:	1c43      	adds	r3, r0, #1
 800d954:	d103      	bne.n	800d95e <_fstat_r+0x1e>
 800d956:	682b      	ldr	r3, [r5, #0]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d000      	beq.n	800d95e <_fstat_r+0x1e>
 800d95c:	6023      	str	r3, [r4, #0]
 800d95e:	bd70      	pop	{r4, r5, r6, pc}
 800d960:	20001944 	.word	0x20001944

0800d964 <_isatty_r>:
 800d964:	2300      	movs	r3, #0
 800d966:	b570      	push	{r4, r5, r6, lr}
 800d968:	4d06      	ldr	r5, [pc, #24]	; (800d984 <_isatty_r+0x20>)
 800d96a:	0004      	movs	r4, r0
 800d96c:	0008      	movs	r0, r1
 800d96e:	602b      	str	r3, [r5, #0]
 800d970:	f7f5 fe46 	bl	8003600 <_isatty>
 800d974:	1c43      	adds	r3, r0, #1
 800d976:	d103      	bne.n	800d980 <_isatty_r+0x1c>
 800d978:	682b      	ldr	r3, [r5, #0]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d000      	beq.n	800d980 <_isatty_r+0x1c>
 800d97e:	6023      	str	r3, [r4, #0]
 800d980:	bd70      	pop	{r4, r5, r6, pc}
 800d982:	46c0      	nop			; (mov r8, r8)
 800d984:	20001944 	.word	0x20001944

0800d988 <_lseek_r>:
 800d988:	b570      	push	{r4, r5, r6, lr}
 800d98a:	0004      	movs	r4, r0
 800d98c:	0008      	movs	r0, r1
 800d98e:	0011      	movs	r1, r2
 800d990:	001a      	movs	r2, r3
 800d992:	2300      	movs	r3, #0
 800d994:	4d05      	ldr	r5, [pc, #20]	; (800d9ac <_lseek_r+0x24>)
 800d996:	602b      	str	r3, [r5, #0]
 800d998:	f7f5 fe34 	bl	8003604 <_lseek>
 800d99c:	1c43      	adds	r3, r0, #1
 800d99e:	d103      	bne.n	800d9a8 <_lseek_r+0x20>
 800d9a0:	682b      	ldr	r3, [r5, #0]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d000      	beq.n	800d9a8 <_lseek_r+0x20>
 800d9a6:	6023      	str	r3, [r4, #0]
 800d9a8:	bd70      	pop	{r4, r5, r6, pc}
 800d9aa:	46c0      	nop			; (mov r8, r8)
 800d9ac:	20001944 	.word	0x20001944

0800d9b0 <_read_r>:
 800d9b0:	b570      	push	{r4, r5, r6, lr}
 800d9b2:	0004      	movs	r4, r0
 800d9b4:	0008      	movs	r0, r1
 800d9b6:	0011      	movs	r1, r2
 800d9b8:	001a      	movs	r2, r3
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	4d05      	ldr	r5, [pc, #20]	; (800d9d4 <_read_r+0x24>)
 800d9be:	602b      	str	r3, [r5, #0]
 800d9c0:	f7f5 fdfa 	bl	80035b8 <_read>
 800d9c4:	1c43      	adds	r3, r0, #1
 800d9c6:	d103      	bne.n	800d9d0 <_read_r+0x20>
 800d9c8:	682b      	ldr	r3, [r5, #0]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d000      	beq.n	800d9d0 <_read_r+0x20>
 800d9ce:	6023      	str	r3, [r4, #0]
 800d9d0:	bd70      	pop	{r4, r5, r6, pc}
 800d9d2:	46c0      	nop			; (mov r8, r8)
 800d9d4:	20001944 	.word	0x20001944

0800d9d8 <_init>:
 800d9d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9da:	46c0      	nop			; (mov r8, r8)
 800d9dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9de:	bc08      	pop	{r3}
 800d9e0:	469e      	mov	lr, r3
 800d9e2:	4770      	bx	lr

0800d9e4 <_fini>:
 800d9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9e6:	46c0      	nop			; (mov r8, r8)
 800d9e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9ea:	bc08      	pop	{r3}
 800d9ec:	469e      	mov	lr, r3
 800d9ee:	4770      	bx	lr
