// Seed: 2767277265
`timescale 1ps / 1ps
module module_0;
  assign id_0 = id_0;
  logic id_2 = 1 | {!id_0, id_2};
  logic id_3;
  logic id_4;
  always @(id_3 or id_2) begin
    id_0 = 1;
  end
  logic id_5 = id_2;
  logic id_6;
endmodule
