
steering-wheel-dashboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fdd4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007c38  0800ff74  0800ff74  00010f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017bac  08017bac  00019184  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017bac  08017bac  00018bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017bb4  08017bb4  00019184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08017bb4  08017bb4  00018bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017bc0  08017bc0  00018bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000184  20000000  08017bc4  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017ec  20000184  08017d48  00019184  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001970  08017d48  00019970  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00019184  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023cdb  00000000  00000000  000191b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f77  00000000  00000000  0003ce8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001da0  00000000  00000000  00042e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001680  00000000  00000000  00044ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000205fd  00000000  00000000  00046228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025596  00000000  00000000  00066825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ad63  00000000  00000000  0008bdbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00126b1e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008140  00000000  00000000  00126b64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0012eca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000184 	.word	0x20000184
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ff5c 	.word	0x0800ff5c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000188 	.word	0x20000188
 80001dc:	0800ff5c 	.word	0x0800ff5c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005c2:	2300      	movs	r3, #0
 80005c4:	607b      	str	r3, [r7, #4]
 80005c6:	4b17      	ldr	r3, [pc, #92]	@ (8000624 <MX_DMA_Init+0x68>)
 80005c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ca:	4a16      	ldr	r2, [pc, #88]	@ (8000624 <MX_DMA_Init+0x68>)
 80005cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005d2:	4b14      	ldr	r3, [pc, #80]	@ (8000624 <MX_DMA_Init+0x68>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005da:	607b      	str	r3, [r7, #4]
 80005dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80005de:	2300      	movs	r3, #0
 80005e0:	603b      	str	r3, [r7, #0]
 80005e2:	4b10      	ldr	r3, [pc, #64]	@ (8000624 <MX_DMA_Init+0x68>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000624 <MX_DMA_Init+0x68>)
 80005e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000624 <MX_DMA_Init+0x68>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005f6:	603b      	str	r3, [r7, #0]
 80005f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2100      	movs	r1, #0
 80005fe:	200b      	movs	r0, #11
 8000600:	f004 f8ed 	bl	80047de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000604:	200b      	movs	r0, #11
 8000606:	f004 f906 	bl	8004816 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800060a:	2200      	movs	r2, #0
 800060c:	2100      	movs	r1, #0
 800060e:	203b      	movs	r0, #59	@ 0x3b
 8000610:	f004 f8e5 	bl	80047de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000614:	203b      	movs	r0, #59	@ 0x3b
 8000616:	f004 f8fe 	bl	8004816 <HAL_NVIC_EnableIRQ>

}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40023800 	.word	0x40023800

08000628 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	2101      	movs	r1, #1
 8000630:	4803      	ldr	r0, [pc, #12]	@ (8000640 <SELECT+0x18>)
 8000632:	f004 fe21 	bl	8005278 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000636:	2001      	movs	r0, #1
 8000638:	f003 ffd2 	bl	80045e0 <HAL_Delay>
}
 800063c:	bf00      	nop
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40020400 	.word	0x40020400

08000644 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000648:	2201      	movs	r2, #1
 800064a:	2101      	movs	r1, #1
 800064c:	4803      	ldr	r0, [pc, #12]	@ (800065c <DESELECT+0x18>)
 800064e:	f004 fe13 	bl	8005278 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000652:	2001      	movs	r0, #1
 8000654:	f003 ffc4 	bl	80045e0 <HAL_Delay>
}
 8000658:	bf00      	nop
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40020400 	.word	0x40020400

08000660 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800066a:	bf00      	nop
 800066c:	4b08      	ldr	r3, [pc, #32]	@ (8000690 <SPI_TxByte+0x30>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	689b      	ldr	r3, [r3, #8]
 8000672:	f003 0302 	and.w	r3, r3, #2
 8000676:	2b02      	cmp	r3, #2
 8000678:	d1f8      	bne.n	800066c <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 800067a:	1df9      	adds	r1, r7, #7
 800067c:	2364      	movs	r3, #100	@ 0x64
 800067e:	2201      	movs	r2, #1
 8000680:	4803      	ldr	r0, [pc, #12]	@ (8000690 <SPI_TxByte+0x30>)
 8000682:	f006 fd36 	bl	80070f2 <HAL_SPI_Transmit>
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	20000214 	.word	0x20000214

08000694 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
 800069c:	460b      	mov	r3, r1
 800069e:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80006a0:	bf00      	nop
 80006a2:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <SPI_TxBuffer+0x30>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	689b      	ldr	r3, [r3, #8]
 80006a8:	f003 0302 	and.w	r3, r3, #2
 80006ac:	2b02      	cmp	r3, #2
 80006ae:	d1f8      	bne.n	80006a2 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80006b0:	887a      	ldrh	r2, [r7, #2]
 80006b2:	2364      	movs	r3, #100	@ 0x64
 80006b4:	6879      	ldr	r1, [r7, #4]
 80006b6:	4803      	ldr	r0, [pc, #12]	@ (80006c4 <SPI_TxBuffer+0x30>)
 80006b8:	f006 fd1b 	bl	80070f2 <HAL_SPI_Transmit>
}
 80006bc:	bf00      	nop
 80006be:	3708      	adds	r7, #8
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000214 	.word	0x20000214

080006c8 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 80006ce:	23ff      	movs	r3, #255	@ 0xff
 80006d0:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80006d2:	bf00      	nop
 80006d4:	4b09      	ldr	r3, [pc, #36]	@ (80006fc <SPI_RxByte+0x34>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	689b      	ldr	r3, [r3, #8]
 80006da:	f003 0302 	and.w	r3, r3, #2
 80006de:	2b02      	cmp	r3, #2
 80006e0:	d1f8      	bne.n	80006d4 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80006e2:	1dba      	adds	r2, r7, #6
 80006e4:	1df9      	adds	r1, r7, #7
 80006e6:	2364      	movs	r3, #100	@ 0x64
 80006e8:	9300      	str	r3, [sp, #0]
 80006ea:	2301      	movs	r3, #1
 80006ec:	4803      	ldr	r0, [pc, #12]	@ (80006fc <SPI_RxByte+0x34>)
 80006ee:	f006 ff5d 	bl	80075ac <HAL_SPI_TransmitReceive>

	return data;
 80006f2:	79bb      	ldrb	r3, [r7, #6]
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000214 	.word	0x20000214

08000700 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000708:	f7ff ffde 	bl	80006c8 <SPI_RxByte>
 800070c:	4603      	mov	r3, r0
 800070e:	461a      	mov	r2, r3
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	701a      	strb	r2, [r3, #0]
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000722:	4b0a      	ldr	r3, [pc, #40]	@ (800074c <SD_ReadyWait+0x30>)
 8000724:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000728:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 800072a:	f7ff ffcd 	bl	80006c8 <SPI_RxByte>
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2bff      	cmp	r3, #255	@ 0xff
 8000736:	d003      	beq.n	8000740 <SD_ReadyWait+0x24>
 8000738:	4b04      	ldr	r3, [pc, #16]	@ (800074c <SD_ReadyWait+0x30>)
 800073a:	881b      	ldrh	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d1f4      	bne.n	800072a <SD_ReadyWait+0xe>

	return res;
 8000740:	79fb      	ldrb	r3, [r7, #7]
}
 8000742:	4618      	mov	r0, r3
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	200001a2 	.word	0x200001a2

08000750 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000756:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 800075a:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 800075c:	f7ff ff72 	bl	8000644 <DESELECT>
	for(int i = 0; i < 10; i++)
 8000760:	2300      	movs	r3, #0
 8000762:	60bb      	str	r3, [r7, #8]
 8000764:	e005      	b.n	8000772 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8000766:	20ff      	movs	r0, #255	@ 0xff
 8000768:	f7ff ff7a 	bl	8000660 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	3301      	adds	r3, #1
 8000770:	60bb      	str	r3, [r7, #8]
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	2b09      	cmp	r3, #9
 8000776:	ddf6      	ble.n	8000766 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000778:	f7ff ff56 	bl	8000628 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 800077c:	2340      	movs	r3, #64	@ 0x40
 800077e:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000780:	2300      	movs	r3, #0
 8000782:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8000788:	2300      	movs	r3, #0
 800078a:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 800078c:	2300      	movs	r3, #0
 800078e:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8000790:	2395      	movs	r3, #149	@ 0x95
 8000792:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8000794:	463b      	mov	r3, r7
 8000796:	2106      	movs	r1, #6
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff ff7b 	bl	8000694 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800079e:	e002      	b.n	80007a6 <SD_PowerOn+0x56>
	{
		cnt--;
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	3b01      	subs	r3, #1
 80007a4:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80007a6:	f7ff ff8f 	bl	80006c8 <SPI_RxByte>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d002      	beq.n	80007b6 <SD_PowerOn+0x66>
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d1f4      	bne.n	80007a0 <SD_PowerOn+0x50>
	}

	DESELECT();
 80007b6:	f7ff ff45 	bl	8000644 <DESELECT>
	SPI_TxByte(0XFF);
 80007ba:	20ff      	movs	r0, #255	@ 0xff
 80007bc:	f7ff ff50 	bl	8000660 <SPI_TxByte>

	PowerFlag = 1;
 80007c0:	4b03      	ldr	r3, [pc, #12]	@ (80007d0 <SD_PowerOn+0x80>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	701a      	strb	r2, [r3, #0]
}
 80007c6:	bf00      	nop
 80007c8:	3710      	adds	r7, #16
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	200001a5 	.word	0x200001a5

080007d4 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 80007d8:	4b03      	ldr	r3, [pc, #12]	@ (80007e8 <SD_PowerOff+0x14>)
 80007da:	2200      	movs	r2, #0
 80007dc:	701a      	strb	r2, [r3, #0]
}
 80007de:	bf00      	nop
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	200001a5 	.word	0x200001a5

080007ec <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
	return PowerFlag;
 80007f0:	4b03      	ldr	r3, [pc, #12]	@ (8000800 <SD_CheckPower+0x14>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	200001a5 	.word	0x200001a5

08000804 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800080e:	4b13      	ldr	r3, [pc, #76]	@ (800085c <SD_RxDataBlock+0x58>)
 8000810:	22c8      	movs	r2, #200	@ 0xc8
 8000812:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000814:	f7ff ff58 	bl	80006c8 <SPI_RxByte>
 8000818:	4603      	mov	r3, r0
 800081a:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 800081c:	7bfb      	ldrb	r3, [r7, #15]
 800081e:	2bff      	cmp	r3, #255	@ 0xff
 8000820:	d103      	bne.n	800082a <SD_RxDataBlock+0x26>
 8000822:	4b0e      	ldr	r3, [pc, #56]	@ (800085c <SD_RxDataBlock+0x58>)
 8000824:	881b      	ldrh	r3, [r3, #0]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d1f4      	bne.n	8000814 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800082a:	7bfb      	ldrb	r3, [r7, #15]
 800082c:	2bfe      	cmp	r3, #254	@ 0xfe
 800082e:	d001      	beq.n	8000834 <SD_RxDataBlock+0x30>
 8000830:	2300      	movs	r3, #0
 8000832:	e00f      	b.n	8000854 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	1c5a      	adds	r2, r3, #1
 8000838:	607a      	str	r2, [r7, #4]
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff ff60 	bl	8000700 <SPI_RxBytePtr>
	} while(len--);
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	1e5a      	subs	r2, r3, #1
 8000844:	603a      	str	r2, [r7, #0]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d1f4      	bne.n	8000834 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800084a:	f7ff ff3d 	bl	80006c8 <SPI_RxByte>
	SPI_RxByte();
 800084e:	f7ff ff3b 	bl	80006c8 <SPI_RxByte>

	return TRUE;
 8000852:	2301      	movs	r3, #1
}
 8000854:	4618      	mov	r0, r3
 8000856:	3710      	adds	r7, #16
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	200001a0 	.word	0x200001a0

08000860 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8000870:	f7ff ff54 	bl	800071c <SD_ReadyWait>
 8000874:	4603      	mov	r3, r0
 8000876:	2bff      	cmp	r3, #255	@ 0xff
 8000878:	d001      	beq.n	800087e <SD_TxDataBlock+0x1e>
 800087a:	2300      	movs	r3, #0
 800087c:	e02f      	b.n	80008de <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800087e:	78fb      	ldrb	r3, [r7, #3]
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff feed 	bl	8000660 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8000886:	78fb      	ldrb	r3, [r7, #3]
 8000888:	2bfd      	cmp	r3, #253	@ 0xfd
 800088a:	d020      	beq.n	80008ce <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 800088c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	f7ff feff 	bl	8000694 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8000896:	f7ff ff17 	bl	80006c8 <SPI_RxByte>
		SPI_RxByte();
 800089a:	f7ff ff15 	bl	80006c8 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800089e:	e00b      	b.n	80008b8 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80008a0:	f7ff ff12 	bl	80006c8 <SPI_RxByte>
 80008a4:	4603      	mov	r3, r0
 80008a6:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80008a8:	7bfb      	ldrb	r3, [r7, #15]
 80008aa:	f003 031f 	and.w	r3, r3, #31
 80008ae:	2b05      	cmp	r3, #5
 80008b0:	d006      	beq.n	80008c0 <SD_TxDataBlock+0x60>
			i++;
 80008b2:	7bbb      	ldrb	r3, [r7, #14]
 80008b4:	3301      	adds	r3, #1
 80008b6:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 80008b8:	7bbb      	ldrb	r3, [r7, #14]
 80008ba:	2b40      	cmp	r3, #64	@ 0x40
 80008bc:	d9f0      	bls.n	80008a0 <SD_TxDataBlock+0x40>
 80008be:	e000      	b.n	80008c2 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 80008c0:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 80008c2:	bf00      	nop
 80008c4:	f7ff ff00 	bl	80006c8 <SPI_RxByte>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d0fa      	beq.n	80008c4 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 80008ce:	7bfb      	ldrb	r3, [r7, #15]
 80008d0:	f003 031f 	and.w	r3, r3, #31
 80008d4:	2b05      	cmp	r3, #5
 80008d6:	d101      	bne.n	80008dc <SD_TxDataBlock+0x7c>
 80008d8:	2301      	movs	r3, #1
 80008da:	e000      	b.n	80008de <SD_TxDataBlock+0x7e>

	return FALSE;
 80008dc:	2300      	movs	r3, #0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}

080008e6 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	b084      	sub	sp, #16
 80008ea:	af00      	add	r7, sp, #0
 80008ec:	4603      	mov	r3, r0
 80008ee:	6039      	str	r1, [r7, #0]
 80008f0:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 80008f2:	f7ff ff13 	bl	800071c <SD_ReadyWait>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2bff      	cmp	r3, #255	@ 0xff
 80008fa:	d001      	beq.n	8000900 <SD_SendCmd+0x1a>
 80008fc:	23ff      	movs	r3, #255	@ 0xff
 80008fe:	e042      	b.n	8000986 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000900:	79fb      	ldrb	r3, [r7, #7]
 8000902:	4618      	mov	r0, r3
 8000904:	f7ff feac 	bl	8000660 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	0e1b      	lsrs	r3, r3, #24
 800090c:	b2db      	uxtb	r3, r3
 800090e:	4618      	mov	r0, r3
 8000910:	f7ff fea6 	bl	8000660 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	0c1b      	lsrs	r3, r3, #16
 8000918:	b2db      	uxtb	r3, r3
 800091a:	4618      	mov	r0, r3
 800091c:	f7ff fea0 	bl	8000660 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	0a1b      	lsrs	r3, r3, #8
 8000924:	b2db      	uxtb	r3, r3
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff fe9a 	bl	8000660 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	b2db      	uxtb	r3, r3
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff fe95 	bl	8000660 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8000936:	79fb      	ldrb	r3, [r7, #7]
 8000938:	2b40      	cmp	r3, #64	@ 0x40
 800093a:	d102      	bne.n	8000942 <SD_SendCmd+0x5c>
 800093c:	2395      	movs	r3, #149	@ 0x95
 800093e:	73fb      	strb	r3, [r7, #15]
 8000940:	e007      	b.n	8000952 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	2b48      	cmp	r3, #72	@ 0x48
 8000946:	d102      	bne.n	800094e <SD_SendCmd+0x68>
 8000948:	2387      	movs	r3, #135	@ 0x87
 800094a:	73fb      	strb	r3, [r7, #15]
 800094c:	e001      	b.n	8000952 <SD_SendCmd+0x6c>
	else crc = 1;
 800094e:	2301      	movs	r3, #1
 8000950:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8000952:	7bfb      	ldrb	r3, [r7, #15]
 8000954:	4618      	mov	r0, r3
 8000956:	f7ff fe83 	bl	8000660 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	2b4c      	cmp	r3, #76	@ 0x4c
 800095e:	d101      	bne.n	8000964 <SD_SendCmd+0x7e>
 8000960:	f7ff feb2 	bl	80006c8 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8000964:	230a      	movs	r3, #10
 8000966:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8000968:	f7ff feae 	bl	80006c8 <SPI_RxByte>
 800096c:	4603      	mov	r3, r0
 800096e:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8000970:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000974:	2b00      	cmp	r3, #0
 8000976:	da05      	bge.n	8000984 <SD_SendCmd+0x9e>
 8000978:	7bbb      	ldrb	r3, [r7, #14]
 800097a:	3b01      	subs	r3, #1
 800097c:	73bb      	strb	r3, [r7, #14]
 800097e:	7bbb      	ldrb	r3, [r7, #14]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d1f1      	bne.n	8000968 <SD_SendCmd+0x82>

	return res;
 8000984:	7b7b      	ldrb	r3, [r7, #13]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8000990:	b590      	push	{r4, r7, lr}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <SD_disk_initialize+0x14>
 80009a0:	2301      	movs	r3, #1
 80009a2:	e0d1      	b.n	8000b48 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80009a4:	4b6a      	ldr	r3, [pc, #424]	@ (8000b50 <SD_disk_initialize+0x1c0>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	f003 0302 	and.w	r3, r3, #2
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d003      	beq.n	80009ba <SD_disk_initialize+0x2a>
 80009b2:	4b67      	ldr	r3, [pc, #412]	@ (8000b50 <SD_disk_initialize+0x1c0>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	e0c6      	b.n	8000b48 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 80009ba:	f7ff fec9 	bl	8000750 <SD_PowerOn>

	/* slave select */
	SELECT();
 80009be:	f7ff fe33 	bl	8000628 <SELECT>

	/* check disk type */
	type = 0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 80009c6:	2100      	movs	r1, #0
 80009c8:	2040      	movs	r0, #64	@ 0x40
 80009ca:	f7ff ff8c 	bl	80008e6 <SD_SendCmd>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	f040 80a1 	bne.w	8000b18 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 80009d6:	4b5f      	ldr	r3, [pc, #380]	@ (8000b54 <SD_disk_initialize+0x1c4>)
 80009d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80009dc:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80009de:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80009e2:	2048      	movs	r0, #72	@ 0x48
 80009e4:	f7ff ff7f 	bl	80008e6 <SD_SendCmd>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d155      	bne.n	8000a9a <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 80009ee:	2300      	movs	r3, #0
 80009f0:	73fb      	strb	r3, [r7, #15]
 80009f2:	e00c      	b.n	8000a0e <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 80009f4:	7bfc      	ldrb	r4, [r7, #15]
 80009f6:	f7ff fe67 	bl	80006c8 <SPI_RxByte>
 80009fa:	4603      	mov	r3, r0
 80009fc:	461a      	mov	r2, r3
 80009fe:	f104 0310 	add.w	r3, r4, #16
 8000a02:	443b      	add	r3, r7
 8000a04:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000a08:	7bfb      	ldrb	r3, [r7, #15]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	73fb      	strb	r3, [r7, #15]
 8000a0e:	7bfb      	ldrb	r3, [r7, #15]
 8000a10:	2b03      	cmp	r3, #3
 8000a12:	d9ef      	bls.n	80009f4 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000a14:	7abb      	ldrb	r3, [r7, #10]
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d17e      	bne.n	8000b18 <SD_disk_initialize+0x188>
 8000a1a:	7afb      	ldrb	r3, [r7, #11]
 8000a1c:	2baa      	cmp	r3, #170	@ 0xaa
 8000a1e:	d17b      	bne.n	8000b18 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000a20:	2100      	movs	r1, #0
 8000a22:	2077      	movs	r0, #119	@ 0x77
 8000a24:	f7ff ff5f 	bl	80008e6 <SD_SendCmd>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d807      	bhi.n	8000a3e <SD_disk_initialize+0xae>
 8000a2e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000a32:	2069      	movs	r0, #105	@ 0x69
 8000a34:	f7ff ff57 	bl	80008e6 <SD_SendCmd>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d004      	beq.n	8000a48 <SD_disk_initialize+0xb8>
				} while (Timer1);
 8000a3e:	4b45      	ldr	r3, [pc, #276]	@ (8000b54 <SD_disk_initialize+0x1c4>)
 8000a40:	881b      	ldrh	r3, [r3, #0]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d1ec      	bne.n	8000a20 <SD_disk_initialize+0x90>
 8000a46:	e000      	b.n	8000a4a <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000a48:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000a4a:	4b42      	ldr	r3, [pc, #264]	@ (8000b54 <SD_disk_initialize+0x1c4>)
 8000a4c:	881b      	ldrh	r3, [r3, #0]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d062      	beq.n	8000b18 <SD_disk_initialize+0x188>
 8000a52:	2100      	movs	r1, #0
 8000a54:	207a      	movs	r0, #122	@ 0x7a
 8000a56:	f7ff ff46 	bl	80008e6 <SD_SendCmd>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d15b      	bne.n	8000b18 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8000a60:	2300      	movs	r3, #0
 8000a62:	73fb      	strb	r3, [r7, #15]
 8000a64:	e00c      	b.n	8000a80 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8000a66:	7bfc      	ldrb	r4, [r7, #15]
 8000a68:	f7ff fe2e 	bl	80006c8 <SPI_RxByte>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	461a      	mov	r2, r3
 8000a70:	f104 0310 	add.w	r3, r4, #16
 8000a74:	443b      	add	r3, r7
 8000a76:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	73fb      	strb	r3, [r7, #15]
 8000a80:	7bfb      	ldrb	r3, [r7, #15]
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d9ef      	bls.n	8000a66 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000a86:	7a3b      	ldrb	r3, [r7, #8]
 8000a88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <SD_disk_initialize+0x104>
 8000a90:	230c      	movs	r3, #12
 8000a92:	e000      	b.n	8000a96 <SD_disk_initialize+0x106>
 8000a94:	2304      	movs	r3, #4
 8000a96:	73bb      	strb	r3, [r7, #14]
 8000a98:	e03e      	b.n	8000b18 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	2077      	movs	r0, #119	@ 0x77
 8000a9e:	f7ff ff22 	bl	80008e6 <SD_SendCmd>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	d808      	bhi.n	8000aba <SD_disk_initialize+0x12a>
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	2069      	movs	r0, #105	@ 0x69
 8000aac:	f7ff ff1b 	bl	80008e6 <SD_SendCmd>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d801      	bhi.n	8000aba <SD_disk_initialize+0x12a>
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	e000      	b.n	8000abc <SD_disk_initialize+0x12c>
 8000aba:	2301      	movs	r3, #1
 8000abc:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000abe:	7bbb      	ldrb	r3, [r7, #14]
 8000ac0:	2b02      	cmp	r3, #2
 8000ac2:	d10e      	bne.n	8000ae2 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	2077      	movs	r0, #119	@ 0x77
 8000ac8:	f7ff ff0d 	bl	80008e6 <SD_SendCmd>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d80e      	bhi.n	8000af0 <SD_disk_initialize+0x160>
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	2069      	movs	r0, #105	@ 0x69
 8000ad6:	f7ff ff06 	bl	80008e6 <SD_SendCmd>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d107      	bne.n	8000af0 <SD_disk_initialize+0x160>
 8000ae0:	e00c      	b.n	8000afc <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	2041      	movs	r0, #65	@ 0x41
 8000ae6:	f7ff fefe 	bl	80008e6 <SD_SendCmd>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d004      	beq.n	8000afa <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000af0:	4b18      	ldr	r3, [pc, #96]	@ (8000b54 <SD_disk_initialize+0x1c4>)
 8000af2:	881b      	ldrh	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d1e2      	bne.n	8000abe <SD_disk_initialize+0x12e>
 8000af8:	e000      	b.n	8000afc <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000afa:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000afc:	4b15      	ldr	r3, [pc, #84]	@ (8000b54 <SD_disk_initialize+0x1c4>)
 8000afe:	881b      	ldrh	r3, [r3, #0]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d007      	beq.n	8000b14 <SD_disk_initialize+0x184>
 8000b04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b08:	2050      	movs	r0, #80	@ 0x50
 8000b0a:	f7ff feec 	bl	80008e6 <SD_SendCmd>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <SD_disk_initialize+0x188>
 8000b14:	2300      	movs	r3, #0
 8000b16:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000b18:	4a0f      	ldr	r2, [pc, #60]	@ (8000b58 <SD_disk_initialize+0x1c8>)
 8000b1a:	7bbb      	ldrb	r3, [r7, #14]
 8000b1c:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000b1e:	f7ff fd91 	bl	8000644 <DESELECT>
	SPI_RxByte();
 8000b22:	f7ff fdd1 	bl	80006c8 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000b26:	7bbb      	ldrb	r3, [r7, #14]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d008      	beq.n	8000b3e <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000b2c:	4b08      	ldr	r3, [pc, #32]	@ (8000b50 <SD_disk_initialize+0x1c0>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	f023 0301 	bic.w	r3, r3, #1
 8000b36:	b2da      	uxtb	r2, r3
 8000b38:	4b05      	ldr	r3, [pc, #20]	@ (8000b50 <SD_disk_initialize+0x1c0>)
 8000b3a:	701a      	strb	r2, [r3, #0]
 8000b3c:	e001      	b.n	8000b42 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000b3e:	f7ff fe49 	bl	80007d4 <SD_PowerOff>
	}

	return Stat;
 8000b42:	4b03      	ldr	r3, [pc, #12]	@ (8000b50 <SD_disk_initialize+0x1c0>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	b2db      	uxtb	r3, r3
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3714      	adds	r7, #20
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd90      	pop	{r4, r7, pc}
 8000b50:	20000000 	.word	0x20000000
 8000b54:	200001a0 	.word	0x200001a0
 8000b58:	200001a4 	.word	0x200001a4

08000b5c <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b083      	sub	sp, #12
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	4603      	mov	r3, r0
 8000b64:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <SD_disk_status+0x14>
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	e002      	b.n	8000b76 <SD_disk_status+0x1a>
	return Stat;
 8000b70:	4b04      	ldr	r3, [pc, #16]	@ (8000b84 <SD_disk_status+0x28>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	b2db      	uxtb	r3, r3
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	20000000 	.word	0x20000000

08000b88 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60b9      	str	r1, [r7, #8]
 8000b90:	607a      	str	r2, [r7, #4]
 8000b92:	603b      	str	r3, [r7, #0]
 8000b94:	4603      	mov	r3, r0
 8000b96:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000b98:	7bfb      	ldrb	r3, [r7, #15]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d102      	bne.n	8000ba4 <SD_disk_read+0x1c>
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d101      	bne.n	8000ba8 <SD_disk_read+0x20>
 8000ba4:	2304      	movs	r3, #4
 8000ba6:	e051      	b.n	8000c4c <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000ba8:	4b2a      	ldr	r3, [pc, #168]	@ (8000c54 <SD_disk_read+0xcc>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <SD_disk_read+0x32>
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	e048      	b.n	8000c4c <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000bba:	4b27      	ldr	r3, [pc, #156]	@ (8000c58 <SD_disk_read+0xd0>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	f003 0304 	and.w	r3, r3, #4
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d102      	bne.n	8000bcc <SD_disk_read+0x44>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	025b      	lsls	r3, r3, #9
 8000bca:	607b      	str	r3, [r7, #4]

	SELECT();
 8000bcc:	f7ff fd2c 	bl	8000628 <SELECT>

	if (count == 1)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d111      	bne.n	8000bfa <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000bd6:	6879      	ldr	r1, [r7, #4]
 8000bd8:	2051      	movs	r0, #81	@ 0x51
 8000bda:	f7ff fe84 	bl	80008e6 <SD_SendCmd>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d129      	bne.n	8000c38 <SD_disk_read+0xb0>
 8000be4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000be8:	68b8      	ldr	r0, [r7, #8]
 8000bea:	f7ff fe0b 	bl	8000804 <SD_RxDataBlock>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d021      	beq.n	8000c38 <SD_disk_read+0xb0>
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	603b      	str	r3, [r7, #0]
 8000bf8:	e01e      	b.n	8000c38 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000bfa:	6879      	ldr	r1, [r7, #4]
 8000bfc:	2052      	movs	r0, #82	@ 0x52
 8000bfe:	f7ff fe72 	bl	80008e6 <SD_SendCmd>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d117      	bne.n	8000c38 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000c08:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c0c:	68b8      	ldr	r0, [r7, #8]
 8000c0e:	f7ff fdf9 	bl	8000804 <SD_RxDataBlock>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d00a      	beq.n	8000c2e <SD_disk_read+0xa6>
				buff += 512;
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000c1e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	3b01      	subs	r3, #1
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d1ed      	bne.n	8000c08 <SD_disk_read+0x80>
 8000c2c:	e000      	b.n	8000c30 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000c2e:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000c30:	2100      	movs	r1, #0
 8000c32:	204c      	movs	r0, #76	@ 0x4c
 8000c34:	f7ff fe57 	bl	80008e6 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000c38:	f7ff fd04 	bl	8000644 <DESELECT>
	SPI_RxByte();
 8000c3c:	f7ff fd44 	bl	80006c8 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	bf14      	ite	ne
 8000c46:	2301      	movne	r3, #1
 8000c48:	2300      	moveq	r3, #0
 8000c4a:	b2db      	uxtb	r3, r3
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000000 	.word	0x20000000
 8000c58:	200001a4 	.word	0x200001a4

08000c5c <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60b9      	str	r1, [r7, #8]
 8000c64:	607a      	str	r2, [r7, #4]
 8000c66:	603b      	str	r3, [r7, #0]
 8000c68:	4603      	mov	r3, r0
 8000c6a:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000c6c:	7bfb      	ldrb	r3, [r7, #15]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d102      	bne.n	8000c78 <SD_disk_write+0x1c>
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d101      	bne.n	8000c7c <SD_disk_write+0x20>
 8000c78:	2304      	movs	r3, #4
 8000c7a:	e06b      	b.n	8000d54 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000c7c:	4b37      	ldr	r3, [pc, #220]	@ (8000d5c <SD_disk_write+0x100>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <SD_disk_write+0x32>
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	e062      	b.n	8000d54 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000c8e:	4b33      	ldr	r3, [pc, #204]	@ (8000d5c <SD_disk_write+0x100>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	f003 0304 	and.w	r3, r3, #4
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <SD_disk_write+0x44>
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	e059      	b.n	8000d54 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000ca0:	4b2f      	ldr	r3, [pc, #188]	@ (8000d60 <SD_disk_write+0x104>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	f003 0304 	and.w	r3, r3, #4
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <SD_disk_write+0x56>
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	025b      	lsls	r3, r3, #9
 8000cb0:	607b      	str	r3, [r7, #4]

	SELECT();
 8000cb2:	f7ff fcb9 	bl	8000628 <SELECT>

	if (count == 1)
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d110      	bne.n	8000cde <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000cbc:	6879      	ldr	r1, [r7, #4]
 8000cbe:	2058      	movs	r0, #88	@ 0x58
 8000cc0:	f7ff fe11 	bl	80008e6 <SD_SendCmd>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d13a      	bne.n	8000d40 <SD_disk_write+0xe4>
 8000cca:	21fe      	movs	r1, #254	@ 0xfe
 8000ccc:	68b8      	ldr	r0, [r7, #8]
 8000cce:	f7ff fdc7 	bl	8000860 <SD_TxDataBlock>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d033      	beq.n	8000d40 <SD_disk_write+0xe4>
			count = 0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	603b      	str	r3, [r7, #0]
 8000cdc:	e030      	b.n	8000d40 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000cde:	4b20      	ldr	r3, [pc, #128]	@ (8000d60 <SD_disk_write+0x104>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	f003 0302 	and.w	r3, r3, #2
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d007      	beq.n	8000cfa <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000cea:	2100      	movs	r1, #0
 8000cec:	2077      	movs	r0, #119	@ 0x77
 8000cee:	f7ff fdfa 	bl	80008e6 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000cf2:	6839      	ldr	r1, [r7, #0]
 8000cf4:	2057      	movs	r0, #87	@ 0x57
 8000cf6:	f7ff fdf6 	bl	80008e6 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000cfa:	6879      	ldr	r1, [r7, #4]
 8000cfc:	2059      	movs	r0, #89	@ 0x59
 8000cfe:	f7ff fdf2 	bl	80008e6 <SD_SendCmd>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d11b      	bne.n	8000d40 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000d08:	21fc      	movs	r1, #252	@ 0xfc
 8000d0a:	68b8      	ldr	r0, [r7, #8]
 8000d0c:	f7ff fda8 	bl	8000860 <SD_TxDataBlock>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d00a      	beq.n	8000d2c <SD_disk_write+0xd0>
				buff += 512;
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000d1c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	3b01      	subs	r3, #1
 8000d22:	603b      	str	r3, [r7, #0]
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d1ee      	bne.n	8000d08 <SD_disk_write+0xac>
 8000d2a:	e000      	b.n	8000d2e <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000d2c:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000d2e:	21fd      	movs	r1, #253	@ 0xfd
 8000d30:	2000      	movs	r0, #0
 8000d32:	f7ff fd95 	bl	8000860 <SD_TxDataBlock>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d101      	bne.n	8000d40 <SD_disk_write+0xe4>
			{
				count = 1;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000d40:	f7ff fc80 	bl	8000644 <DESELECT>
	SPI_RxByte();
 8000d44:	f7ff fcc0 	bl	80006c8 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	bf14      	ite	ne
 8000d4e:	2301      	movne	r3, #1
 8000d50:	2300      	moveq	r3, #0
 8000d52:	b2db      	uxtb	r3, r3
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3710      	adds	r7, #16
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20000000 	.word	0x20000000
 8000d60:	200001a4 	.word	0x200001a4

08000d64 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000d64:	b590      	push	{r4, r7, lr}
 8000d66:	b08b      	sub	sp, #44	@ 0x2c
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	603a      	str	r2, [r7, #0]
 8000d6e:	71fb      	strb	r3, [r7, #7]
 8000d70:	460b      	mov	r3, r1
 8000d72:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <SD_disk_ioctl+0x1e>
 8000d7e:	2304      	movs	r3, #4
 8000d80:	e113      	b.n	8000faa <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 8000d82:	2301      	movs	r3, #1
 8000d84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 8000d88:	79bb      	ldrb	r3, [r7, #6]
 8000d8a:	2b05      	cmp	r3, #5
 8000d8c:	d124      	bne.n	8000dd8 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000d8e:	6a3b      	ldr	r3, [r7, #32]
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d012      	beq.n	8000dbc <SD_disk_ioctl+0x58>
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	dc1a      	bgt.n	8000dd0 <SD_disk_ioctl+0x6c>
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d002      	beq.n	8000da4 <SD_disk_ioctl+0x40>
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d006      	beq.n	8000db0 <SD_disk_ioctl+0x4c>
 8000da2:	e015      	b.n	8000dd0 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000da4:	f7ff fd16 	bl	80007d4 <SD_PowerOff>
			res = RES_OK;
 8000da8:	2300      	movs	r3, #0
 8000daa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000dae:	e0fa      	b.n	8000fa6 <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8000db0:	f7ff fcce 	bl	8000750 <SD_PowerOn>
			res = RES_OK;
 8000db4:	2300      	movs	r3, #0
 8000db6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000dba:	e0f4      	b.n	8000fa6 <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000dbc:	6a3b      	ldr	r3, [r7, #32]
 8000dbe:	1c5c      	adds	r4, r3, #1
 8000dc0:	f7ff fd14 	bl	80007ec <SD_CheckPower>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000dc8:	2300      	movs	r3, #0
 8000dca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000dce:	e0ea      	b.n	8000fa6 <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8000dd0:	2304      	movs	r3, #4
 8000dd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000dd6:	e0e6      	b.n	8000fa6 <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000dd8:	4b76      	ldr	r3, [pc, #472]	@ (8000fb4 <SD_disk_ioctl+0x250>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <SD_disk_ioctl+0x86>
 8000de6:	2303      	movs	r3, #3
 8000de8:	e0df      	b.n	8000faa <SD_disk_ioctl+0x246>

		SELECT();
 8000dea:	f7ff fc1d 	bl	8000628 <SELECT>

		switch (ctrl)
 8000dee:	79bb      	ldrb	r3, [r7, #6]
 8000df0:	2b0d      	cmp	r3, #13
 8000df2:	f200 80c9 	bhi.w	8000f88 <SD_disk_ioctl+0x224>
 8000df6:	a201      	add	r2, pc, #4	@ (adr r2, 8000dfc <SD_disk_ioctl+0x98>)
 8000df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dfc:	08000ef3 	.word	0x08000ef3
 8000e00:	08000e35 	.word	0x08000e35
 8000e04:	08000ee3 	.word	0x08000ee3
 8000e08:	08000f89 	.word	0x08000f89
 8000e0c:	08000f89 	.word	0x08000f89
 8000e10:	08000f89 	.word	0x08000f89
 8000e14:	08000f89 	.word	0x08000f89
 8000e18:	08000f89 	.word	0x08000f89
 8000e1c:	08000f89 	.word	0x08000f89
 8000e20:	08000f89 	.word	0x08000f89
 8000e24:	08000f89 	.word	0x08000f89
 8000e28:	08000f05 	.word	0x08000f05
 8000e2c:	08000f29 	.word	0x08000f29
 8000e30:	08000f4d 	.word	0x08000f4d
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000e34:	2100      	movs	r1, #0
 8000e36:	2049      	movs	r0, #73	@ 0x49
 8000e38:	f7ff fd55 	bl	80008e6 <SD_SendCmd>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	f040 80a6 	bne.w	8000f90 <SD_disk_ioctl+0x22c>
 8000e44:	f107 030c 	add.w	r3, r7, #12
 8000e48:	2110      	movs	r1, #16
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff fcda 	bl	8000804 <SD_RxDataBlock>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	f000 809c 	beq.w	8000f90 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8000e58:	7b3b      	ldrb	r3, [r7, #12]
 8000e5a:	099b      	lsrs	r3, r3, #6
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d10d      	bne.n	8000e7e <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000e62:	7d7b      	ldrb	r3, [r7, #21]
 8000e64:	461a      	mov	r2, r3
 8000e66:	7d3b      	ldrb	r3, [r7, #20]
 8000e68:	021b      	lsls	r3, r3, #8
 8000e6a:	b29b      	uxth	r3, r3
 8000e6c:	4413      	add	r3, r2
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	3301      	adds	r3, #1
 8000e72:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000e74:	8bfb      	ldrh	r3, [r7, #30]
 8000e76:	029a      	lsls	r2, r3, #10
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	e02d      	b.n	8000eda <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000e7e:	7c7b      	ldrb	r3, [r7, #17]
 8000e80:	f003 030f 	and.w	r3, r3, #15
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	7dbb      	ldrb	r3, [r7, #22]
 8000e88:	09db      	lsrs	r3, r3, #7
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	4413      	add	r3, r2
 8000e8e:	b2da      	uxtb	r2, r3
 8000e90:	7d7b      	ldrb	r3, [r7, #21]
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	f003 0306 	and.w	r3, r3, #6
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	4413      	add	r3, r2
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	3302      	adds	r3, #2
 8000ea2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000ea6:	7d3b      	ldrb	r3, [r7, #20]
 8000ea8:	099b      	lsrs	r3, r3, #6
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	461a      	mov	r2, r3
 8000eae:	7cfb      	ldrb	r3, [r7, #19]
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	4413      	add	r3, r2
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	7cbb      	ldrb	r3, [r7, #18]
 8000eba:	029b      	lsls	r3, r3, #10
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000ec2:	b29b      	uxth	r3, r3
 8000ec4:	4413      	add	r3, r2
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	3301      	adds	r3, #1
 8000eca:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000ecc:	8bfa      	ldrh	r2, [r7, #30]
 8000ece:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ed2:	3b09      	subs	r3, #9
 8000ed4:	409a      	lsls	r2, r3
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000eda:	2300      	movs	r3, #0
 8000edc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8000ee0:	e056      	b.n	8000f90 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ee8:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000eea:	2300      	movs	r3, #0
 8000eec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000ef0:	e055      	b.n	8000f9e <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000ef2:	f7ff fc13 	bl	800071c <SD_ReadyWait>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2bff      	cmp	r3, #255	@ 0xff
 8000efa:	d14b      	bne.n	8000f94 <SD_disk_ioctl+0x230>
 8000efc:	2300      	movs	r3, #0
 8000efe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000f02:	e047      	b.n	8000f94 <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000f04:	2100      	movs	r1, #0
 8000f06:	2049      	movs	r0, #73	@ 0x49
 8000f08:	f7ff fced 	bl	80008e6 <SD_SendCmd>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d142      	bne.n	8000f98 <SD_disk_ioctl+0x234>
 8000f12:	2110      	movs	r1, #16
 8000f14:	6a38      	ldr	r0, [r7, #32]
 8000f16:	f7ff fc75 	bl	8000804 <SD_RxDataBlock>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d03b      	beq.n	8000f98 <SD_disk_ioctl+0x234>
 8000f20:	2300      	movs	r3, #0
 8000f22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000f26:	e037      	b.n	8000f98 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000f28:	2100      	movs	r1, #0
 8000f2a:	204a      	movs	r0, #74	@ 0x4a
 8000f2c:	f7ff fcdb 	bl	80008e6 <SD_SendCmd>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d132      	bne.n	8000f9c <SD_disk_ioctl+0x238>
 8000f36:	2110      	movs	r1, #16
 8000f38:	6a38      	ldr	r0, [r7, #32]
 8000f3a:	f7ff fc63 	bl	8000804 <SD_RxDataBlock>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d02b      	beq.n	8000f9c <SD_disk_ioctl+0x238>
 8000f44:	2300      	movs	r3, #0
 8000f46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000f4a:	e027      	b.n	8000f9c <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	207a      	movs	r0, #122	@ 0x7a
 8000f50:	f7ff fcc9 	bl	80008e6 <SD_SendCmd>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d116      	bne.n	8000f88 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000f60:	e00b      	b.n	8000f7a <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8000f62:	6a3c      	ldr	r4, [r7, #32]
 8000f64:	1c63      	adds	r3, r4, #1
 8000f66:	623b      	str	r3, [r7, #32]
 8000f68:	f7ff fbae 	bl	80006c8 <SPI_RxByte>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000f70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f74:	3301      	adds	r3, #1
 8000f76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000f7a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000f7e:	2b03      	cmp	r3, #3
 8000f80:	d9ef      	bls.n	8000f62 <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 8000f82:	2300      	movs	r3, #0
 8000f84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 8000f88:	2304      	movs	r3, #4
 8000f8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000f8e:	e006      	b.n	8000f9e <SD_disk_ioctl+0x23a>
			break;
 8000f90:	bf00      	nop
 8000f92:	e004      	b.n	8000f9e <SD_disk_ioctl+0x23a>
			break;
 8000f94:	bf00      	nop
 8000f96:	e002      	b.n	8000f9e <SD_disk_ioctl+0x23a>
			break;
 8000f98:	bf00      	nop
 8000f9a:	e000      	b.n	8000f9e <SD_disk_ioctl+0x23a>
			break;
 8000f9c:	bf00      	nop
		}

		DESELECT();
 8000f9e:	f7ff fb51 	bl	8000644 <DESELECT>
		SPI_RxByte();
 8000fa2:	f7ff fb91 	bl	80006c8 <SPI_RxByte>
	}

	return res;
 8000fa6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	372c      	adds	r7, #44	@ 0x2c
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd90      	pop	{r4, r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20000000 	.word	0x20000000

08000fb8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	@ 0x28
 8000fbc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	613b      	str	r3, [r7, #16]
 8000fd2:	4b5d      	ldr	r3, [pc, #372]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	4a5c      	ldr	r2, [pc, #368]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000fd8:	f043 0304 	orr.w	r3, r3, #4
 8000fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fde:	4b5a      	ldr	r3, [pc, #360]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	f003 0304 	and.w	r3, r3, #4
 8000fe6:	613b      	str	r3, [r7, #16]
 8000fe8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	4b56      	ldr	r3, [pc, #344]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a55      	ldr	r2, [pc, #340]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000ff4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b53      	ldr	r3, [pc, #332]	@ (8001148 <MX_GPIO_Init+0x190>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	60bb      	str	r3, [r7, #8]
 800100a:	4b4f      	ldr	r3, [pc, #316]	@ (8001148 <MX_GPIO_Init+0x190>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a4e      	ldr	r2, [pc, #312]	@ (8001148 <MX_GPIO_Init+0x190>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b4c      	ldr	r3, [pc, #304]	@ (8001148 <MX_GPIO_Init+0x190>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	4b48      	ldr	r3, [pc, #288]	@ (8001148 <MX_GPIO_Init+0x190>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	4a47      	ldr	r2, [pc, #284]	@ (8001148 <MX_GPIO_Init+0x190>)
 800102c:	f043 0302 	orr.w	r3, r3, #2
 8001030:	6313      	str	r3, [r2, #48]	@ 0x30
 8001032:	4b45      	ldr	r3, [pc, #276]	@ (8001148 <MX_GPIO_Init+0x190>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_heartbeat_GPIO_Port, led_heartbeat_Pin, GPIO_PIN_RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001044:	4841      	ldr	r0, [pc, #260]	@ (800114c <MX_GPIO_Init+0x194>)
 8001046:	f004 f917 	bl	8005278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CANBUS_CS_GPIO_Port, CANBUS_CS_Pin, GPIO_PIN_RESET);
 800104a:	2200      	movs	r2, #0
 800104c:	2110      	movs	r1, #16
 800104e:	4840      	ldr	r0, [pc, #256]	@ (8001150 <MX_GPIO_Init+0x198>)
 8001050:	f004 f912 	bl	8005278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SDCARD_CS_Pin|TOUCHSCREEN_CS_Pin|LCDCS_Pin|LCDRS_Pin
 8001054:	2200      	movs	r2, #0
 8001056:	213b      	movs	r1, #59	@ 0x3b
 8001058:	483e      	ldr	r0, [pc, #248]	@ (8001154 <MX_GPIO_Init+0x19c>)
 800105a:	f004 f90d 	bl	8005278 <HAL_GPIO_WritePin>
                          |LCDRESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : led_heartbeat_Pin */
  GPIO_InitStruct.Pin = led_heartbeat_Pin;
 800105e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001062:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001064:	2301      	movs	r3, #1
 8001066:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001068:	2300      	movs	r3, #0
 800106a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106c:	2300      	movs	r3, #0
 800106e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(led_heartbeat_GPIO_Port, &GPIO_InitStruct);
 8001070:	f107 0314 	add.w	r3, r7, #20
 8001074:	4619      	mov	r1, r3
 8001076:	4835      	ldr	r0, [pc, #212]	@ (800114c <MX_GPIO_Init+0x194>)
 8001078:	f003 ff7a 	bl	8004f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PADDLE_PLUS_Pin PADDLE_MINUS_Pin */
  GPIO_InitStruct.Pin = PADDLE_PLUS_Pin|PADDLE_MINUS_Pin;
 800107c:	2306      	movs	r3, #6
 800107e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001080:	2300      	movs	r3, #0
 8001082:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	4619      	mov	r1, r3
 800108e:	4830      	ldr	r0, [pc, #192]	@ (8001150 <MX_GPIO_Init+0x198>)
 8001090:	f003 ff6e 	bl	8004f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : CANBUS_CS_Pin */
  GPIO_InitStruct.Pin = CANBUS_CS_Pin;
 8001094:	2310      	movs	r3, #16
 8001096:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001098:	2301      	movs	r3, #1
 800109a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a0:	2300      	movs	r3, #0
 80010a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CANBUS_CS_GPIO_Port, &GPIO_InitStruct);
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	4619      	mov	r1, r3
 80010aa:	4829      	ldr	r0, [pc, #164]	@ (8001150 <MX_GPIO_Init+0x198>)
 80010ac:	f003 ff60 	bl	8004f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCARD_CS_Pin TOUCHSCREEN_CS_Pin LCDCS_Pin LCDRS_Pin
                           LCDRESET_Pin */
  GPIO_InitStruct.Pin = SDCARD_CS_Pin|TOUCHSCREEN_CS_Pin|LCDCS_Pin|LCDRS_Pin
 80010b0:	233b      	movs	r3, #59	@ 0x3b
 80010b2:	617b      	str	r3, [r7, #20]
                          |LCDRESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b4:	2301      	movs	r3, #1
 80010b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010bc:	2300      	movs	r3, #0
 80010be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4619      	mov	r1, r3
 80010c6:	4823      	ldr	r0, [pc, #140]	@ (8001154 <MX_GPIO_Init+0x19c>)
 80010c8:	f003 ff52 	bl	8004f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : button4INT_Pin */
  GPIO_InitStruct.Pin = button4INT_Pin;
 80010cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010d2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(button4INT_GPIO_Port, &GPIO_InitStruct);
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	4619      	mov	r1, r3
 80010e2:	481c      	ldr	r0, [pc, #112]	@ (8001154 <MX_GPIO_Init+0x19c>)
 80010e4:	f003 ff44 	bl	8004f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : button1INT_Pin button2INT_Pin */
  GPIO_InitStruct.Pin = button1INT_Pin|button2INT_Pin;
 80010e8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010ee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4619      	mov	r1, r3
 80010fe:	4814      	ldr	r0, [pc, #80]	@ (8001150 <MX_GPIO_Init+0x198>)
 8001100:	f003 ff36 	bl	8004f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : button3INT_Pin */
  GPIO_InitStruct.Pin = button3INT_Pin;
 8001104:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001108:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800110a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800110e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(button3INT_GPIO_Port, &GPIO_InitStruct);
 8001114:	f107 0314 	add.w	r3, r7, #20
 8001118:	4619      	mov	r1, r3
 800111a:	480d      	ldr	r0, [pc, #52]	@ (8001150 <MX_GPIO_Init+0x198>)
 800111c:	f003 ff28 	bl	8004f70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001120:	2200      	movs	r2, #0
 8001122:	2100      	movs	r1, #0
 8001124:	2017      	movs	r0, #23
 8001126:	f003 fb5a 	bl	80047de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800112a:	2017      	movs	r0, #23
 800112c:	f003 fb73 	bl	8004816 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001130:	2200      	movs	r2, #0
 8001132:	2100      	movs	r1, #0
 8001134:	2028      	movs	r0, #40	@ 0x28
 8001136:	f003 fb52 	bl	80047de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800113a:	2028      	movs	r0, #40	@ 0x28
 800113c:	f003 fb6b 	bl	8004816 <HAL_NVIC_EnableIRQ>

}
 8001140:	bf00      	nop
 8001142:	3728      	adds	r7, #40	@ 0x28
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40023800 	.word	0x40023800
 800114c:	40020800 	.word	0x40020800
 8001150:	40020000 	.word	0x40020000
 8001154:	40020400 	.word	0x40020400

08001158 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == button1INT_Pin) {
 8001162:	88fb      	ldrh	r3, [r7, #6]
 8001164:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001168:	d103      	bne.n	8001172 <HAL_GPIO_EXTI_Callback+0x1a>
	  USB_Println("button 1 was pressed\n");
 800116a:	4812      	ldr	r0, [pc, #72]	@ (80011b4 <HAL_GPIO_EXTI_Callback+0x5c>)
 800116c:	f001 f908 	bl	8002380 <USB_Println>
  } else if (GPIO_Pin == button4INT_Pin) {
	  USB_Println("button 4 was pressed\n");
  } else {
      USB_Println("unknown button pressed: 0x%x", GPIO_Pin);
  }
}
 8001170:	e01c      	b.n	80011ac <HAL_GPIO_EXTI_Callback+0x54>
  } else if (GPIO_Pin == button2INT_Pin) {
 8001172:	88fb      	ldrh	r3, [r7, #6]
 8001174:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001178:	d103      	bne.n	8001182 <HAL_GPIO_EXTI_Callback+0x2a>
	  USB_Println("button 2 was pressed\n");
 800117a:	480f      	ldr	r0, [pc, #60]	@ (80011b8 <HAL_GPIO_EXTI_Callback+0x60>)
 800117c:	f001 f900 	bl	8002380 <USB_Println>
}
 8001180:	e014      	b.n	80011ac <HAL_GPIO_EXTI_Callback+0x54>
  } else if (GPIO_Pin == button3INT_Pin ) {
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001188:	d103      	bne.n	8001192 <HAL_GPIO_EXTI_Callback+0x3a>
	  USB_Println("button 3 was pressed\n");
 800118a:	480c      	ldr	r0, [pc, #48]	@ (80011bc <HAL_GPIO_EXTI_Callback+0x64>)
 800118c:	f001 f8f8 	bl	8002380 <USB_Println>
}
 8001190:	e00c      	b.n	80011ac <HAL_GPIO_EXTI_Callback+0x54>
  } else if (GPIO_Pin == button4INT_Pin) {
 8001192:	88fb      	ldrh	r3, [r7, #6]
 8001194:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001198:	d103      	bne.n	80011a2 <HAL_GPIO_EXTI_Callback+0x4a>
	  USB_Println("button 4 was pressed\n");
 800119a:	4809      	ldr	r0, [pc, #36]	@ (80011c0 <HAL_GPIO_EXTI_Callback+0x68>)
 800119c:	f001 f8f0 	bl	8002380 <USB_Println>
}
 80011a0:	e004      	b.n	80011ac <HAL_GPIO_EXTI_Callback+0x54>
      USB_Println("unknown button pressed: 0x%x", GPIO_Pin);
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	4619      	mov	r1, r3
 80011a6:	4807      	ldr	r0, [pc, #28]	@ (80011c4 <HAL_GPIO_EXTI_Callback+0x6c>)
 80011a8:	f001 f8ea 	bl	8002380 <USB_Println>
}
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	0800ff74 	.word	0x0800ff74
 80011b8:	0800ff8c 	.word	0x0800ff8c
 80011bc:	0800ffa4 	.word	0x0800ffa4
 80011c0:	0800ffbc 	.word	0x0800ffbc
 80011c4:	0800ffd4 	.word	0x0800ffd4

080011c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011c8:	b5b0      	push	{r4, r5, r7, lr}
 80011ca:	f5ad 6def 	sub.w	sp, sp, #1912	@ 0x778
 80011ce:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d0:	f003 f994 	bl	80044fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d4:	f000 fa94 	bl	8001700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011d8:	f7ff feee 	bl	8000fb8 <MX_GPIO_Init>
  MX_DMA_Init();
 80011dc:	f7ff f9ee 	bl	80005bc <MX_DMA_Init>
  MX_SPI1_Init();
 80011e0:	f000 fd78 	bl	8001cd4 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80011e4:	f00d fbf4 	bl	800e9d0 <MX_USB_DEVICE_Init>
  MX_SPI2_Init();
 80011e8:	f000 fdac 	bl	8001d44 <MX_SPI2_Init>
  MX_TIM4_Init();
 80011ec:	f000 ffc4 	bl	8002178 <MX_TIM4_Init>
  MX_FATFS_Init();
 80011f0:	f009 fa2a 	bl	800a648 <MX_FATFS_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_Delay(100);
 80011f4:	2064      	movs	r0, #100	@ 0x64
 80011f6:	f003 f9f3 	bl	80045e0 <HAL_Delay>

  FATFS fs;
  FRESULT fresult = f_mount(&fs, "/", 1);
 80011fa:	f207 531c 	addw	r3, r7, #1308	@ 0x51c
 80011fe:	2201      	movs	r2, #1
 8001200:	499c      	ldr	r1, [pc, #624]	@ (8001474 <main+0x2ac>)
 8001202:	4618      	mov	r0, r3
 8001204:	f00c ffa0 	bl	800e148 <f_mount>
 8001208:	4603      	mov	r3, r0
 800120a:	f887 3763 	strb.w	r3, [r7, #1891]	@ 0x763
//	  USB_Println("There was an error: %d\n", fresult);
//  } else {
//	  USB_Println("the sdcard is mounted\n");
//  }

  initializeMCP2515();
 800120e:	f000 fae9 	bl	80017e4 <initializeMCP2515>
  uint8_t ledcolors[3 * 16];
  uint16_t ledbytes[(16 * 24) + 150];
  int G1[12] = {500, 3000, 4000, 5000, 6000, 7000, 8000, 8500, 9000, 9500,
 8001212:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001216:	f5a3 63db 	sub.w	r3, r3, #1752	@ 0x6d8
 800121a:	4a97      	ldr	r2, [pc, #604]	@ (8001478 <main+0x2b0>)
 800121c:	461c      	mov	r4, r3
 800121e:	4615      	mov	r5, r2
 8001220:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001222:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001224:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001226:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001228:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800122c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  10000, 10500};
  shiftLightsInit(&htim4, TIM_CHANNEL_1, ledcolors, ledbytes);
 8001230:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001234:	f207 42ec 	addw	r2, r7, #1260	@ 0x4ec
 8001238:	2100      	movs	r1, #0
 800123a:	4890      	ldr	r0, [pc, #576]	@ (800147c <main+0x2b4>)
 800123c:	f000 fb8a 	bl	8001954 <shiftLightsInit>
  setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 0);
 8001240:	2300      	movs	r3, #0
 8001242:	9303      	str	r3, [sp, #12]
 8001244:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001248:	9302      	str	r3, [sp, #8]
 800124a:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 800124e:	9301      	str	r3, [sp, #4]
 8001250:	2300      	movs	r3, #0
 8001252:	9300      	str	r3, [sp, #0]
 8001254:	2300      	movs	r3, #0
 8001256:	2200      	movs	r2, #0
 8001258:	2100      	movs	r1, #0
 800125a:	4888      	ldr	r0, [pc, #544]	@ (800147c <main+0x2b4>)
 800125c:	f000 fafe 	bl	800185c <setColor>
  setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 1);
 8001260:	2301      	movs	r3, #1
 8001262:	9303      	str	r3, [sp, #12]
 8001264:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001268:	9302      	str	r3, [sp, #8]
 800126a:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 800126e:	9301      	str	r3, [sp, #4]
 8001270:	2300      	movs	r3, #0
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2300      	movs	r3, #0
 8001276:	2200      	movs	r2, #0
 8001278:	2100      	movs	r1, #0
 800127a:	4880      	ldr	r0, [pc, #512]	@ (800147c <main+0x2b4>)
 800127c:	f000 faee 	bl	800185c <setColor>
  setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 14);
 8001280:	230e      	movs	r3, #14
 8001282:	9303      	str	r3, [sp, #12]
 8001284:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001288:	9302      	str	r3, [sp, #8]
 800128a:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 800128e:	9301      	str	r3, [sp, #4]
 8001290:	2300      	movs	r3, #0
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2300      	movs	r3, #0
 8001296:	2200      	movs	r2, #0
 8001298:	2100      	movs	r1, #0
 800129a:	4878      	ldr	r0, [pc, #480]	@ (800147c <main+0x2b4>)
 800129c:	f000 fade 	bl	800185c <setColor>
  setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 15);
 80012a0:	230f      	movs	r3, #15
 80012a2:	9303      	str	r3, [sp, #12]
 80012a4:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80012a8:	9302      	str	r3, [sp, #8]
 80012aa:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 80012ae:	9301      	str	r3, [sp, #4]
 80012b0:	2300      	movs	r3, #0
 80012b2:	9300      	str	r3, [sp, #0]
 80012b4:	2300      	movs	r3, #0
 80012b6:	2200      	movs	r2, #0
 80012b8:	2100      	movs	r1, #0
 80012ba:	4870      	ldr	r0, [pc, #448]	@ (800147c <main+0x2b4>)
 80012bc:	f000 face 	bl	800185c <setColor>

  resetScreen();
 80012c0:	f001 fce0 	bl	8002c84 <resetScreen>
  initializeScreen();
 80012c4:	f001 fcfc 	bl	8002cc0 <initializeScreen>
  //dosplashscene();
  startUp(&htim4, TIM_CHANNEL_1, ledcolors, ledbytes);
 80012c8:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80012cc:	f207 42ec 	addw	r2, r7, #1260	@ 0x4ec
 80012d0:	2100      	movs	r1, #0
 80012d2:	486a      	ldr	r0, [pc, #424]	@ (800147c <main+0x2b4>)
 80012d4:	f000 fc96 	bl	8001c04 <startUp>
  HAL_Delay(200);
 80012d8:	20c8      	movs	r0, #200	@ 0xc8
 80012da:	f003 f981 	bl	80045e0 <HAL_Delay>

  char result[20] = "null"; //rpm
 80012de:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80012e2:	f2a3 63ec 	subw	r3, r3, #1772	@ 0x6ec
 80012e6:	4a66      	ldr	r2, [pc, #408]	@ (8001480 <main+0x2b8>)
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	3304      	adds	r3, #4
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
  char result2[20] = "null";//temp
 80012f6:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80012fa:	f5a3 63e0 	sub.w	r3, r3, #1792	@ 0x700
 80012fe:	4a60      	ldr	r2, [pc, #384]	@ (8001480 <main+0x2b8>)
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	3304      	adds	r3, #4
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
  char result3[20] = "8";//gear
 800130e:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001312:	f2a3 7314 	subw	r3, r3, #1812	@ 0x714
 8001316:	2238      	movs	r2, #56	@ 0x38
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	3304      	adds	r3, #4
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
  char result4[20] = "null"; //battery volt
 8001326:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 800132a:	f5a3 63e5 	sub.w	r3, r3, #1832	@ 0x728
 800132e:	4a54      	ldr	r2, [pc, #336]	@ (8001480 <main+0x2b8>)
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	3304      	adds	r3, #4
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
  char result5[20] = "null"; //speed
 800133e:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001342:	f2a3 733c 	subw	r3, r3, #1852	@ 0x73c
 8001346:	4a4e      	ldr	r2, [pc, #312]	@ (8001480 <main+0x2b8>)
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	3304      	adds	r3, #4
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
  settempdata(result2);
 8001356:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800135a:	4618      	mov	r0, r3
 800135c:	f002 f986 	bl	800366c <settempdata>
  setgeardata(result3);
 8001360:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001364:	4618      	mov	r0, r3
 8001366:	f002 f9ad 	bl	80036c4 <setgeardata>
  setrpmdata(result);
 800136a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800136e:	4618      	mov	r0, r3
 8001370:	f002 f944 	bl	80035fc <setrpmdata>
  setbattdata(result4);
 8001374:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001378:	4618      	mov	r0, r3
 800137a:	f002 f9cd 	bl	8003718 <setbattdata>
  setspeeddata(result5);
 800137e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001382:	4618      	mov	r0, r3
 8001384:	f002 f9f4 	bl	8003770 <setspeeddata>
  domainscreen();
 8001388:	f002 fa1c 	bl	80037c4 <domainscreen>

  struct can_frame frame;

  while (1)
  {
	  for (int i = 0; i < 10; i++) {
 800138c:	2300      	movs	r3, #0
 800138e:	f8c7 3764 	str.w	r3, [r7, #1892]	@ 0x764
 8001392:	e1a1      	b.n	80016d8 <main+0x510>
		  int canresult = readMessage(&frame);
 8001394:	f107 0318 	add.w	r3, r7, #24
 8001398:	4618      	mov	r0, r3
 800139a:	f000 fa35 	bl	8001808 <readMessage>
 800139e:	f8c7 075c 	str.w	r0, [r7, #1884]	@ 0x75c
		  if (canresult == 0) {
 80013a2:	f8d7 375c 	ldr.w	r3, [r7, #1884]	@ 0x75c
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	f040 8191 	bne.w	80016ce <main+0x506>
			  if (frame.can_id == (1520 + 0)) {
 80013ac:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80013b0:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f5b3 6fbe 	cmp.w	r3, #1520	@ 0x5f0
 80013ba:	d12b      	bne.n	8001414 <main+0x24c>
				  uint16_t rpm = (((uint16_t)frame.data[6]) << 8) + frame.data[7];
 80013bc:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80013c0:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80013c4:	7b9b      	ldrb	r3, [r3, #14]
 80013c6:	021b      	lsls	r3, r3, #8
 80013c8:	b29b      	uxth	r3, r3
 80013ca:	f507 62ed 	add.w	r2, r7, #1896	@ 0x768
 80013ce:	f5a2 62ea 	sub.w	r2, r2, #1872	@ 0x750
 80013d2:	7bd2      	ldrb	r2, [r2, #15]
 80013d4:	4413      	add	r3, r2
 80013d6:	f8a7 375a 	strh.w	r3, [r7, #1882]	@ 0x75a
				  UpdateShiftLights(&htim4, TIM_CHANNEL_1, ledcolors, ledbytes, rpm, G1);
 80013da:	f8b7 375a 	ldrh.w	r3, [r7, #1882]	@ 0x75a
 80013de:	f107 00c0 	add.w	r0, r7, #192	@ 0xc0
 80013e2:	f207 41ec 	addw	r1, r7, #1260	@ 0x4ec
 80013e6:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 80013ea:	9201      	str	r2, [sp, #4]
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	4603      	mov	r3, r0
 80013f0:	460a      	mov	r2, r1
 80013f2:	2100      	movs	r1, #0
 80013f4:	4821      	ldr	r0, [pc, #132]	@ (800147c <main+0x2b4>)
 80013f6:	f000 fb3d 	bl	8001a74 <UpdateShiftLights>

				  itoa(rpm, (char*)(result), 10);
 80013fa:	f8b7 375a 	ldrh.w	r3, [r7, #1882]	@ 0x75a
 80013fe:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 8001402:	220a      	movs	r2, #10
 8001404:	4618      	mov	r0, r3
 8001406:	f00e f830 	bl	800f46a <itoa>
				  setrpmdata(result);
 800140a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800140e:	4618      	mov	r0, r3
 8001410:	f002 f8f4 	bl	80035fc <setrpmdata>
			  }
			  if (frame.can_id == (1520 + 2)) {
 8001414:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001418:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f240 52f2 	movw	r2, #1522	@ 0x5f2
 8001422:	4293      	cmp	r3, r2
 8001424:	d153      	bne.n	80014ce <main+0x306>
				  uint16_t temp = (((uint16_t)frame.data[6]) << 8) + frame.data[7];
 8001426:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 800142a:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 800142e:	7b9b      	ldrb	r3, [r3, #14]
 8001430:	021b      	lsls	r3, r3, #8
 8001432:	b29b      	uxth	r3, r3
 8001434:	f507 62ed 	add.w	r2, r7, #1896	@ 0x768
 8001438:	f5a2 62ea 	sub.w	r2, r2, #1872	@ 0x750
 800143c:	7bd2      	ldrb	r2, [r2, #15]
 800143e:	4413      	add	r3, r2
 8001440:	f8a7 3758 	strh.w	r3, [r7, #1880]	@ 0x758
				  if (temp > 2150) {
 8001444:	f8b7 3758 	ldrh.w	r3, [r7, #1880]	@ 0x758
 8001448:	f640 0266 	movw	r2, #2150	@ 0x866
 800144c:	4293      	cmp	r3, r2
 800144e:	d919      	bls.n	8001484 <main+0x2bc>
					setColor(&htim4, TIM_CHANNEL_1, 0, 255, 0, ledcolors, ledbytes, 15);
 8001450:	230f      	movs	r3, #15
 8001452:	9303      	str	r3, [sp, #12]
 8001454:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001458:	9302      	str	r3, [sp, #8]
 800145a:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 800145e:	9301      	str	r3, [sp, #4]
 8001460:	2300      	movs	r3, #0
 8001462:	9300      	str	r3, [sp, #0]
 8001464:	23ff      	movs	r3, #255	@ 0xff
 8001466:	2200      	movs	r2, #0
 8001468:	2100      	movs	r1, #0
 800146a:	4804      	ldr	r0, [pc, #16]	@ (800147c <main+0x2b4>)
 800146c:	f000 f9f6 	bl	800185c <setColor>
 8001470:	e018      	b.n	80014a4 <main+0x2dc>
 8001472:	bf00      	nop
 8001474:	0800fff4 	.word	0x0800fff4
 8001478:	08010008 	.word	0x08010008
 800147c:	200002d4 	.word	0x200002d4
 8001480:	6c6c756e 	.word	0x6c6c756e
				  } else {
					setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 15);
 8001484:	230f      	movs	r3, #15
 8001486:	9303      	str	r3, [sp, #12]
 8001488:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800148c:	9302      	str	r3, [sp, #8]
 800148e:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 8001492:	9301      	str	r3, [sp, #4]
 8001494:	2300      	movs	r3, #0
 8001496:	9300      	str	r3, [sp, #0]
 8001498:	2300      	movs	r3, #0
 800149a:	2200      	movs	r2, #0
 800149c:	2100      	movs	r1, #0
 800149e:	4892      	ldr	r0, [pc, #584]	@ (80016e8 <main+0x520>)
 80014a0:	f000 f9dc 	bl	800185c <setColor>
				  }
				  temp /= 10;
 80014a4:	f8b7 3758 	ldrh.w	r3, [r7, #1880]	@ 0x758
 80014a8:	4a90      	ldr	r2, [pc, #576]	@ (80016ec <main+0x524>)
 80014aa:	fba2 2303 	umull	r2, r3, r2, r3
 80014ae:	08db      	lsrs	r3, r3, #3
 80014b0:	f8a7 3758 	strh.w	r3, [r7, #1880]	@ 0x758
				  itoa(temp, result2, 10);
 80014b4:	f8b7 3758 	ldrh.w	r3, [r7, #1880]	@ 0x758
 80014b8:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 80014bc:	220a      	movs	r2, #10
 80014be:	4618      	mov	r0, r3
 80014c0:	f00d ffd3 	bl	800f46a <itoa>
				  settempdata(result2);
 80014c4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80014c8:	4618      	mov	r0, r3
 80014ca:	f002 f8cf 	bl	800366c <settempdata>
			  }
			  if (frame.can_id == 1520 + 33) {
 80014ce:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80014d2:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f240 6211 	movw	r2, #1553	@ 0x611
 80014dc:	4293      	cmp	r3, r2
 80014de:	d117      	bne.n	8001510 <main+0x348>
				  uint8_t gear = ((uint8_t)frame.data[6]);
 80014e0:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80014e4:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80014e8:	7b9b      	ldrb	r3, [r3, #14]
 80014ea:	f887 3757 	strb.w	r3, [r7, #1879]	@ 0x757
				  if (gear != 0) {
 80014ee:	f897 3757 	ldrb.w	r3, [r7, #1879]	@ 0x757
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00c      	beq.n	8001510 <main+0x348>
					  //USB_Println("the gear value is %d\n", gear);
					  itoa(gear, result3, 10);
 80014f6:	f897 3757 	ldrb.w	r3, [r7, #1879]	@ 0x757
 80014fa:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 80014fe:	220a      	movs	r2, #10
 8001500:	4618      	mov	r0, r3
 8001502:	f00d ffb2 	bl	800f46a <itoa>
					  setgeardata(result3);
 8001506:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800150a:	4618      	mov	r0, r3
 800150c:	f002 f8da 	bl	80036c4 <setgeardata>
				  }
			  }
			  if (frame.can_id == (1520 + 3)) {
 8001510:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001514:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f240 52f3 	movw	r2, #1523	@ 0x5f3
 800151e:	4293      	cmp	r3, r2
 8001520:	d155      	bne.n	80015ce <main+0x406>
				  uint8_t battvalue = (((uint16_t)frame.data[2]) << 8) + frame.data[3];
 8001522:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001526:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 800152a:	7adb      	ldrb	r3, [r3, #11]
 800152c:	f887 3751 	strb.w	r3, [r7, #1873]	@ 0x751
				  uint8_t batIntPart = battvalue / 10;
 8001530:	f897 3751 	ldrb.w	r3, [r7, #1873]	@ 0x751
 8001534:	4a6d      	ldr	r2, [pc, #436]	@ (80016ec <main+0x524>)
 8001536:	fba2 2303 	umull	r2, r3, r2, r3
 800153a:	08db      	lsrs	r3, r3, #3
 800153c:	f887 3750 	strb.w	r3, [r7, #1872]	@ 0x750
				  uint8_t batDecimalPart = battvalue % 10;
 8001540:	f897 2751 	ldrb.w	r2, [r7, #1873]	@ 0x751
 8001544:	4b69      	ldr	r3, [pc, #420]	@ (80016ec <main+0x524>)
 8001546:	fba3 1302 	umull	r1, r3, r3, r2
 800154a:	08d9      	lsrs	r1, r3, #3
 800154c:	460b      	mov	r3, r1
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	440b      	add	r3, r1
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	f887 374f 	strb.w	r3, [r7, #1871]	@ 0x74f
				  char batint[10];
				  char batdec[10];
				  itoa(batIntPart, batint, 10);
 800155a:	f897 3750 	ldrb.w	r3, [r7, #1872]	@ 0x750
 800155e:	f107 010c 	add.w	r1, r7, #12
 8001562:	220a      	movs	r2, #10
 8001564:	4618      	mov	r0, r3
 8001566:	f00d ff80 	bl	800f46a <itoa>
				  itoa(batDecimalPart, batdec, 10);
 800156a:	f897 374f 	ldrb.w	r3, [r7, #1871]	@ 0x74f
 800156e:	4639      	mov	r1, r7
 8001570:	220a      	movs	r2, #10
 8001572:	4618      	mov	r0, r3
 8001574:	f00d ff79 	bl	800f46a <itoa>
				  strncpy(result4, "", 20);
 8001578:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800157c:	2214      	movs	r2, #20
 800157e:	495c      	ldr	r1, [pc, #368]	@ (80016f0 <main+0x528>)
 8001580:	4618      	mov	r0, r3
 8001582:	f00e f8cc 	bl	800f71e <strncpy>
				  strncat(result4, batint, 5);
 8001586:	f107 010c 	add.w	r1, r7, #12
 800158a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800158e:	2205      	movs	r2, #5
 8001590:	4618      	mov	r0, r3
 8001592:	f00e f8b1 	bl	800f6f8 <strncat>
				  strncat(result4, ".", 5);
 8001596:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe fe20 	bl	80001e0 <strlen>
 80015a0:	4603      	mov	r3, r0
 80015a2:	461a      	mov	r2, r3
 80015a4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015a8:	4413      	add	r3, r2
 80015aa:	4952      	ldr	r1, [pc, #328]	@ (80016f4 <main+0x52c>)
 80015ac:	461a      	mov	r2, r3
 80015ae:	460b      	mov	r3, r1
 80015b0:	881b      	ldrh	r3, [r3, #0]
 80015b2:	8013      	strh	r3, [r2, #0]
				  strncat(result4, batdec, 1);
 80015b4:	4639      	mov	r1, r7
 80015b6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015ba:	2201      	movs	r2, #1
 80015bc:	4618      	mov	r0, r3
 80015be:	f00e f89b 	bl	800f6f8 <strncat>
				  setbattdata(result4);
 80015c2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015c6:	4618      	mov	r0, r3
 80015c8:	f002 f8a6 	bl	8003718 <setbattdata>
 80015cc:	e07f      	b.n	80016ce <main+0x506>
			  } else if (frame.can_id == 504) {
 80015ce:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80015d2:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f5b3 7ffc 	cmp.w	r3, #504	@ 0x1f8
 80015dc:	d150      	bne.n	8001680 <main+0x4b8>
				  uint16_t neutrallight = (uint16_t)((frame.data[6] << 8) | (frame.data[7]));
 80015de:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80015e2:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80015e6:	7b9b      	ldrb	r3, [r3, #14]
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	021b      	lsls	r3, r3, #8
 80015ec:	b21a      	sxth	r2, r3
 80015ee:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80015f2:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80015f6:	7bdb      	ldrb	r3, [r3, #15]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4313      	orrs	r3, r2
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	f8a7 3752 	strh.w	r3, [r7, #1874]	@ 0x752
				  if (neutrallight < 1024) {
 8001602:	f8b7 3752 	ldrh.w	r3, [r7, #1874]	@ 0x752
 8001606:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800160a:	d21c      	bcs.n	8001646 <main+0x47e>
					  setColor(&htim4, TIM_CHANNEL_1, 128, 255, 0, ledcolors, ledbytes, 0);
 800160c:	2300      	movs	r3, #0
 800160e:	9303      	str	r3, [sp, #12]
 8001610:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001614:	9302      	str	r3, [sp, #8]
 8001616:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 800161a:	9301      	str	r3, [sp, #4]
 800161c:	2300      	movs	r3, #0
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	23ff      	movs	r3, #255	@ 0xff
 8001622:	2280      	movs	r2, #128	@ 0x80
 8001624:	2100      	movs	r1, #0
 8001626:	4830      	ldr	r0, [pc, #192]	@ (80016e8 <main+0x520>)
 8001628:	f000 f918 	bl	800185c <setColor>
					  strncpy(result3, "7", 10);
 800162c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001630:	220a      	movs	r2, #10
 8001632:	4931      	ldr	r1, [pc, #196]	@ (80016f8 <main+0x530>)
 8001634:	4618      	mov	r0, r3
 8001636:	f00e f872 	bl	800f71e <strncpy>
					  setgeardata(result3);
 800163a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800163e:	4618      	mov	r0, r3
 8001640:	f002 f840 	bl	80036c4 <setgeardata>
 8001644:	e043      	b.n	80016ce <main+0x506>
				  } else {
					  setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 0);
 8001646:	2300      	movs	r3, #0
 8001648:	9303      	str	r3, [sp, #12]
 800164a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800164e:	9302      	str	r3, [sp, #8]
 8001650:	f207 43ec 	addw	r3, r7, #1260	@ 0x4ec
 8001654:	9301      	str	r3, [sp, #4]
 8001656:	2300      	movs	r3, #0
 8001658:	9300      	str	r3, [sp, #0]
 800165a:	2300      	movs	r3, #0
 800165c:	2200      	movs	r2, #0
 800165e:	2100      	movs	r1, #0
 8001660:	4821      	ldr	r0, [pc, #132]	@ (80016e8 <main+0x520>)
 8001662:	f000 f8fb 	bl	800185c <setColor>
					  strncpy(result3, "8", 10);
 8001666:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800166a:	220a      	movs	r2, #10
 800166c:	4923      	ldr	r1, [pc, #140]	@ (80016fc <main+0x534>)
 800166e:	4618      	mov	r0, r3
 8001670:	f00e f855 	bl	800f71e <strncpy>
					  setgeardata(result3);
 8001674:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001678:	4618      	mov	r0, r3
 800167a:	f002 f823 	bl	80036c4 <setgeardata>
 800167e:	e026      	b.n	80016ce <main+0x506>
				  }
				  //USB_Println("the neutral light value is %d\n", neutrallight);
			  } else if (frame.can_id == 1520) {
 8001680:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001684:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f5b3 6fbe 	cmp.w	r3, #1520	@ 0x5f0
 800168e:	d11e      	bne.n	80016ce <main+0x506>
				  uint16_t speed = (uint16_t)((frame.data[0] << 8) | (frame.data[1]));
 8001690:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8001694:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 8001698:	7a1b      	ldrb	r3, [r3, #8]
 800169a:	b21b      	sxth	r3, r3
 800169c:	021b      	lsls	r3, r3, #8
 800169e:	b21a      	sxth	r2, r3
 80016a0:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 80016a4:	f5a3 63ea 	sub.w	r3, r3, #1872	@ 0x750
 80016a8:	7a5b      	ldrb	r3, [r3, #9]
 80016aa:	b21b      	sxth	r3, r3
 80016ac:	4313      	orrs	r3, r2
 80016ae:	b21b      	sxth	r3, r3
 80016b0:	f8a7 3754 	strh.w	r3, [r7, #1876]	@ 0x754
				  itoa(speed, (char*) result5, 10);
 80016b4:	f8b7 3754 	ldrh.w	r3, [r7, #1876]	@ 0x754
 80016b8:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80016bc:	220a      	movs	r2, #10
 80016be:	4618      	mov	r0, r3
 80016c0:	f00d fed3 	bl	800f46a <itoa>
				  setspeeddata(result5);
 80016c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016c8:	4618      	mov	r0, r3
 80016ca:	f002 f851 	bl	8003770 <setspeeddata>
	  for (int i = 0; i < 10; i++) {
 80016ce:	f8d7 3764 	ldr.w	r3, [r7, #1892]	@ 0x764
 80016d2:	3301      	adds	r3, #1
 80016d4:	f8c7 3764 	str.w	r3, [r7, #1892]	@ 0x764
 80016d8:	f8d7 3764 	ldr.w	r3, [r7, #1892]	@ 0x764
 80016dc:	2b09      	cmp	r3, #9
 80016de:	f77f ae59 	ble.w	8001394 <main+0x1cc>
			  }
		  }
	  }

	  domainscreen();
 80016e2:	f002 f86f 	bl	80037c4 <domainscreen>
	  for (int i = 0; i < 10; i++) {
 80016e6:	e651      	b.n	800138c <main+0x1c4>
 80016e8:	200002d4 	.word	0x200002d4
 80016ec:	cccccccd 	.word	0xcccccccd
 80016f0:	0800fff8 	.word	0x0800fff8
 80016f4:	0800fffc 	.word	0x0800fffc
 80016f8:	08010000 	.word	0x08010000
 80016fc:	08010004 	.word	0x08010004

08001700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b094      	sub	sp, #80	@ 0x50
 8001704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001706:	f107 0320 	add.w	r3, r7, #32
 800170a:	2230      	movs	r2, #48	@ 0x30
 800170c:	2100      	movs	r1, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f00d ffea 	bl	800f6e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001714:	f107 030c 	add.w	r3, r7, #12
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	609a      	str	r2, [r3, #8]
 8001720:	60da      	str	r2, [r3, #12]
 8001722:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001724:	2300      	movs	r3, #0
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	4b29      	ldr	r3, [pc, #164]	@ (80017d0 <SystemClock_Config+0xd0>)
 800172a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172c:	4a28      	ldr	r2, [pc, #160]	@ (80017d0 <SystemClock_Config+0xd0>)
 800172e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001732:	6413      	str	r3, [r2, #64]	@ 0x40
 8001734:	4b26      	ldr	r3, [pc, #152]	@ (80017d0 <SystemClock_Config+0xd0>)
 8001736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001738:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001740:	2300      	movs	r3, #0
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	4b23      	ldr	r3, [pc, #140]	@ (80017d4 <SystemClock_Config+0xd4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800174c:	4a21      	ldr	r2, [pc, #132]	@ (80017d4 <SystemClock_Config+0xd4>)
 800174e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001752:	6013      	str	r3, [r2, #0]
 8001754:	4b1f      	ldr	r3, [pc, #124]	@ (80017d4 <SystemClock_Config+0xd4>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001760:	2301      	movs	r3, #1
 8001762:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001764:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001768:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800176a:	2302      	movs	r3, #2
 800176c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800176e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001772:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001774:	2319      	movs	r3, #25
 8001776:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001778:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800177c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800177e:	2304      	movs	r3, #4
 8001780:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001782:	2307      	movs	r3, #7
 8001784:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001786:	f107 0320 	add.w	r3, r7, #32
 800178a:	4618      	mov	r0, r3
 800178c:	f004 fff8 	bl	8006780 <HAL_RCC_OscConfig>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001796:	f000 f81f 	bl	80017d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800179a:	230f      	movs	r3, #15
 800179c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800179e:	2302      	movs	r3, #2
 80017a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017a2:	2300      	movs	r3, #0
 80017a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017ac:	2300      	movs	r3, #0
 80017ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017b0:	f107 030c 	add.w	r3, r7, #12
 80017b4:	2102      	movs	r1, #2
 80017b6:	4618      	mov	r0, r3
 80017b8:	f005 fa5a 	bl	8006c70 <HAL_RCC_ClockConfig>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80017c2:	f000 f809 	bl	80017d8 <Error_Handler>
  }
}
 80017c6:	bf00      	nop
 80017c8:	3750      	adds	r7, #80	@ 0x50
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40007000 	.word	0x40007000

080017d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017dc:	b672      	cpsid	i
}
 80017de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017e0:	bf00      	nop
 80017e2:	e7fd      	b.n	80017e0 <Error_Handler+0x8>

080017e4 <initializeMCP2515>:
#include "spi.h"
#include "gpio.h"


MCP2515 myMCP(&hspi2, 10, GPIOA, GPIO_PIN_4);
void initializeMCP2515() {
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
	myMCP.reset();
 80017e8:	4806      	ldr	r0, [pc, #24]	@ (8001804 <initializeMCP2515+0x20>)
 80017ea:	f002 f947 	bl	8003a7c <_ZN7MCP25155resetEv>
	myMCP.setBitrate(CAN_500KBPS, MCP_8MHZ);
 80017ee:	2202      	movs	r2, #2
 80017f0:	210e      	movs	r1, #14
 80017f2:	4804      	ldr	r0, [pc, #16]	@ (8001804 <initializeMCP2515+0x20>)
 80017f4:	f002 fb14 	bl	8003e20 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK>
	myMCP.setNormalMode();
 80017f8:	4802      	ldr	r0, [pc, #8]	@ (8001804 <initializeMCP2515+0x20>)
 80017fa:	f002 fac5 	bl	8003d88 <_ZN7MCP251513setNormalModeEv>
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	200001a8 	.word	0x200001a8

08001808 <readMessage>:

int sendMessage(struct can_frame *frame) {
	return myMCP.sendMessage(frame);
}

int readMessage(struct can_frame *frame) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	return myMCP.readMessage(frame);
 8001810:	6879      	ldr	r1, [r7, #4]
 8001812:	4804      	ldr	r0, [pc, #16]	@ (8001824 <readMessage+0x1c>)
 8001814:	f002 fe1c 	bl	8004450 <_ZN7MCP251511readMessageEP9can_frame>
 8001818:	4603      	mov	r3, r0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	200001a8 	.word	0x200001a8

08001828 <_Z41__static_initialization_and_destruction_0v>:
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af02      	add	r7, sp, #8
MCP2515 myMCP(&hspi2, 10, GPIOA, GPIO_PIN_4);
 800182e:	2310      	movs	r3, #16
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	4b04      	ldr	r3, [pc, #16]	@ (8001844 <_Z41__static_initialization_and_destruction_0v+0x1c>)
 8001834:	220a      	movs	r2, #10
 8001836:	4904      	ldr	r1, [pc, #16]	@ (8001848 <_Z41__static_initialization_and_destruction_0v+0x20>)
 8001838:	4804      	ldr	r0, [pc, #16]	@ (800184c <_Z41__static_initialization_and_destruction_0v+0x24>)
 800183a:	f002 f8c0 	bl	80039be <_ZN7MCP2515C1EP19__SPI_HandleTypeDefmP12GPIO_TypeDefh>
}
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	40020000 	.word	0x40020000
 8001848:	20000214 	.word	0x20000214
 800184c:	200001a8 	.word	0x200001a8

08001850 <_GLOBAL__sub_I_myMCP>:
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
 8001854:	f7ff ffe8 	bl	8001828 <_Z41__static_initialization_and_destruction_0v>
 8001858:	bd80      	pop	{r7, pc}
	...

0800185c <setColor>:
volatile int datasentflag;
extern TIM_HandleTypeDef htim4;


void setColor(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t green, uint8_t red,
		uint8_t blue, uint8_t *ledcolors, uint16_t *ledbytes, int ledIndex) {
 800185c:	b580      	push	{r7, lr}
 800185e:	b088      	sub	sp, #32
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	4611      	mov	r1, r2
 8001868:	461a      	mov	r2, r3
 800186a:	460b      	mov	r3, r1
 800186c:	71fb      	strb	r3, [r7, #7]
 800186e:	4613      	mov	r3, r2
 8001870:	71bb      	strb	r3, [r7, #6]

	int index = (ledIndex * 3);
 8001872:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001874:	4613      	mov	r3, r2
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	4413      	add	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
	ledcolors[index] = green;
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001880:	4413      	add	r3, r2
 8001882:	79fa      	ldrb	r2, [r7, #7]
 8001884:	701a      	strb	r2, [r3, #0]
    ledcolors[index + 1] = red;
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	3301      	adds	r3, #1
 800188a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800188c:	4413      	add	r3, r2
 800188e:	79ba      	ldrb	r2, [r7, #6]
 8001890:	701a      	strb	r2, [r3, #0]
    ledcolors[index + 2] = blue;
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	3302      	adds	r3, #2
 8001896:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001898:	4413      	add	r3, r2
 800189a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800189e:	701a      	strb	r2, [r3, #0]

    for (int i = index; i < (index + 3); i++) {
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	61fb      	str	r3, [r7, #28]
 80018a4:	e02a      	b.n	80018fc <setColor+0xa0>
    	for (int j = 0; j < 8; j++) {
 80018a6:	2300      	movs	r3, #0
 80018a8:	61bb      	str	r3, [r7, #24]
 80018aa:	e021      	b.n	80018f0 <setColor+0x94>
    		if ((ledcolors[i] << j) & 128) {
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018b0:	4413      	add	r3, r2
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	461a      	mov	r2, r3
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	fa02 f303 	lsl.w	r3, r2, r3
 80018bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d009      	beq.n	80018d8 <setColor+0x7c>
    			ledbytes[(i * 8) + j] = 70;
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	00da      	lsls	r2, r3, #3
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	4413      	add	r3, r2
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80018d0:	4413      	add	r3, r2
 80018d2:	2246      	movs	r2, #70	@ 0x46
 80018d4:	801a      	strh	r2, [r3, #0]
 80018d6:	e008      	b.n	80018ea <setColor+0x8e>
    		} else {
   			ledbytes[(i * 8) + j] = 35;
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	00da      	lsls	r2, r3, #3
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	4413      	add	r3, r2
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80018e4:	4413      	add	r3, r2
 80018e6:	2223      	movs	r2, #35	@ 0x23
 80018e8:	801a      	strh	r2, [r3, #0]
    	for (int j = 0; j < 8; j++) {
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	3301      	adds	r3, #1
 80018ee:	61bb      	str	r3, [r7, #24]
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	2b07      	cmp	r3, #7
 80018f4:	ddda      	ble.n	80018ac <setColor+0x50>
    for (int i = index; i < (index + 3); i++) {
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	3301      	adds	r3, #1
 80018fa:	61fb      	str	r3, [r7, #28]
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	3302      	adds	r3, #2
 8001900:	69fa      	ldr	r2, [r7, #28]
 8001902:	429a      	cmp	r2, r3
 8001904:	ddcf      	ble.n	80018a6 <setColor+0x4a>
    		}
    	}
    }
    for (int i = PWM_BUFFER_SIZE; i < (PWM_BUFFER_SIZE + 150); i++) {
 8001906:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800190a:	617b      	str	r3, [r7, #20]
 800190c:	e008      	b.n	8001920 <setColor+0xc4>
    	ledbytes[i] = 0;
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001914:	4413      	add	r3, r2
 8001916:	2200      	movs	r2, #0
 8001918:	801a      	strh	r2, [r3, #0]
    for (int i = PWM_BUFFER_SIZE; i < (PWM_BUFFER_SIZE + 150); i++) {
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	3301      	adds	r3, #1
 800191e:	617b      	str	r3, [r7, #20]
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	f240 2215 	movw	r2, #533	@ 0x215
 8001926:	4293      	cmp	r3, r2
 8001928:	ddf1      	ble.n	800190e <setColor+0xb2>
    }
    HAL_TIM_PWM_Start_DMA(htim, Channel, (uint32_t *)ledbytes, PWM_BUFFER_SIZE + 150);
 800192a:	f240 2316 	movw	r3, #534	@ 0x216
 800192e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001930:	68b9      	ldr	r1, [r7, #8]
 8001932:	68f8      	ldr	r0, [r7, #12]
 8001934:	f006 fb16 	bl	8007f64 <HAL_TIM_PWM_Start_DMA>
    while (!datasentflag) {};
 8001938:	bf00      	nop
 800193a:	4b05      	ldr	r3, [pc, #20]	@ (8001950 <setColor+0xf4>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d0fb      	beq.n	800193a <setColor+0xde>
    datasentflag = 0;
 8001942:	4b03      	ldr	r3, [pc, #12]	@ (8001950 <setColor+0xf4>)
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
}
 8001948:	bf00      	nop
 800194a:	3720      	adds	r7, #32
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	200001b8 	.word	0x200001b8

08001954 <shiftLightsInit>:

void shiftLightsInit(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t *ledcolors, uint16_t *ledbytes) {
 8001954:	b580      	push	{r7, lr}
 8001956:	b088      	sub	sp, #32
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
 8001960:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < 48; i += 3) {
 8001962:	2300      	movs	r3, #0
 8001964:	61fb      	str	r3, [r7, #28]
 8001966:	e013      	b.n	8001990 <shiftLightsInit+0x3c>
		ledcolors[i] = 0;
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	4413      	add	r3, r2
 800196e:	2200      	movs	r2, #0
 8001970:	701a      	strb	r2, [r3, #0]
		ledcolors[i + 1] = 0;
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	3301      	adds	r3, #1
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	4413      	add	r3, r2
 800197a:	2200      	movs	r2, #0
 800197c:	701a      	strb	r2, [r3, #0]
		ledcolors[i + 2] = 255;
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	3302      	adds	r3, #2
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	4413      	add	r3, r2
 8001986:	22ff      	movs	r2, #255	@ 0xff
 8001988:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 48; i += 3) {
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	3303      	adds	r3, #3
 800198e:	61fb      	str	r3, [r7, #28]
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	2b2f      	cmp	r3, #47	@ 0x2f
 8001994:	dde8      	ble.n	8001968 <shiftLightsInit+0x14>
	}
	for (int i = 0; i < 48; i++) {
 8001996:	2300      	movs	r3, #0
 8001998:	61bb      	str	r3, [r7, #24]
 800199a:	e02a      	b.n	80019f2 <shiftLightsInit+0x9e>
		for (int j = 0; j < 8; j++) {
 800199c:	2300      	movs	r3, #0
 800199e:	617b      	str	r3, [r7, #20]
 80019a0:	e021      	b.n	80019e6 <shiftLightsInit+0x92>
			if ((ledcolors[i] << j) & 128) {
 80019a2:	69bb      	ldr	r3, [r7, #24]
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	4413      	add	r3, r2
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	461a      	mov	r2, r3
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d009      	beq.n	80019ce <shiftLightsInit+0x7a>
				ledbytes[(i * 8) + j] = 70;
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	00da      	lsls	r2, r3, #3
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	4413      	add	r3, r2
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	4413      	add	r3, r2
 80019c8:	2246      	movs	r2, #70	@ 0x46
 80019ca:	801a      	strh	r2, [r3, #0]
 80019cc:	e008      	b.n	80019e0 <shiftLightsInit+0x8c>
			} else {
				ledbytes[(i * 8) + j] = 35;
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	00da      	lsls	r2, r3, #3
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	4413      	add	r3, r2
 80019d6:	005b      	lsls	r3, r3, #1
 80019d8:	683a      	ldr	r2, [r7, #0]
 80019da:	4413      	add	r3, r2
 80019dc:	2223      	movs	r2, #35	@ 0x23
 80019de:	801a      	strh	r2, [r3, #0]
		for (int j = 0; j < 8; j++) {
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	3301      	adds	r3, #1
 80019e4:	617b      	str	r3, [r7, #20]
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	2b07      	cmp	r3, #7
 80019ea:	ddda      	ble.n	80019a2 <shiftLightsInit+0x4e>
	for (int i = 0; i < 48; i++) {
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	3301      	adds	r3, #1
 80019f0:	61bb      	str	r3, [r7, #24]
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	2b2f      	cmp	r3, #47	@ 0x2f
 80019f6:	ddd1      	ble.n	800199c <shiftLightsInit+0x48>
			}
		}
	}
	for (int i = PWM_BUFFER_SIZE; i < (PWM_BUFFER_SIZE + 150); i++) {
 80019f8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	e008      	b.n	8001a12 <shiftLightsInit+0xbe>
		ledbytes[i] = 0;
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	683a      	ldr	r2, [r7, #0]
 8001a06:	4413      	add	r3, r2
 8001a08:	2200      	movs	r2, #0
 8001a0a:	801a      	strh	r2, [r3, #0]
	for (int i = PWM_BUFFER_SIZE; i < (PWM_BUFFER_SIZE + 150); i++) {
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	f240 2215 	movw	r2, #533	@ 0x215
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	ddf1      	ble.n	8001a00 <shiftLightsInit+0xac>
	}
	HAL_TIM_PWM_Start_DMA(htim, Channel, (uint32_t *)ledbytes, PWM_BUFFER_SIZE + 150);
 8001a1c:	f240 2316 	movw	r3, #534	@ 0x216
 8001a20:	683a      	ldr	r2, [r7, #0]
 8001a22:	68b9      	ldr	r1, [r7, #8]
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f006 fa9d 	bl	8007f64 <HAL_TIM_PWM_Start_DMA>
	while(!datasentflag) {};
 8001a2a:	bf00      	nop
 8001a2c:	4b06      	ldr	r3, [pc, #24]	@ (8001a48 <shiftLightsInit+0xf4>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d0fb      	beq.n	8001a2c <shiftLightsInit+0xd8>
	datasentflag = 0;
 8001a34:	4b04      	ldr	r3, [pc, #16]	@ (8001a48 <shiftLightsInit+0xf4>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]

	ledbytes = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	603b      	str	r3, [r7, #0]
}
 8001a3e:	bf00      	nop
 8001a40:	3720      	adds	r7, #32
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200001b8 	.word	0x200001b8

08001a4c <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim4, TIM_CHANNEL_1);
 8001a54:	2100      	movs	r1, #0
 8001a56:	4805      	ldr	r0, [pc, #20]	@ (8001a6c <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8001a58:	f006 fc34 	bl	80082c4 <HAL_TIM_PWM_Stop_DMA>
	datasentflag = 1;
 8001a5c:	4b04      	ldr	r3, [pc, #16]	@ (8001a70 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	601a      	str	r2, [r3, #0]
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	200002d4 	.word	0x200002d4
 8001a70:	200001b8 	.word	0x200001b8

08001a74 <UpdateShiftLights>:


void UpdateShiftLights(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t *ledcolors,
		uint16_t *ledbytes, int current_rpm, int * RPM_thresholds) {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08a      	sub	sp, #40	@ 0x28
 8001a78:	af04      	add	r7, sp, #16
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
 8001a80:	603b      	str	r3, [r7, #0]
  if (current_rpm > 13000) {
 8001a82:	6a3b      	ldr	r3, [r7, #32]
 8001a84:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	dd06      	ble.n	8001a9a <UpdateShiftLights+0x26>
	  startUp(htim, Channel, ledcolors, ledbytes);
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	68b9      	ldr	r1, [r7, #8]
 8001a92:	68f8      	ldr	r0, [r7, #12]
 8001a94:	f000 f8b6 	bl	8001c04 <startUp>
	    	setColor(htim, Channel, 0, 0, 0, ledcolors, ledbytes, i);
	    }
    }
  }

}
 8001a98:	e02a      	b.n	8001af0 <UpdateShiftLights+0x7c>
	for (int i = 2; i < 14; i++) {
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	e024      	b.n	8001aea <UpdateShiftLights+0x76>
	    if (current_rpm >= RPM_thresholds[i - 2]) {
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001aa6:	3b02      	subs	r3, #2
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001aac:	4413      	add	r3, r2
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6a3a      	ldr	r2, [r7, #32]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	db08      	blt.n	8001ac8 <UpdateShiftLights+0x54>
	    	lightOn(htim, Channel,ledcolors, ledbytes, i);
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	68b9      	ldr	r1, [r7, #8]
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	f000 f819 	bl	8001af8 <lightOn>
 8001ac6:	e00d      	b.n	8001ae4 <UpdateShiftLights+0x70>
	    	setColor(htim, Channel, 0, 0, 0, ledcolors, ledbytes, i);
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	9303      	str	r3, [sp, #12]
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	9302      	str	r3, [sp, #8]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	9301      	str	r3, [sp, #4]
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	9300      	str	r3, [sp, #0]
 8001ad8:	2300      	movs	r3, #0
 8001ada:	2200      	movs	r2, #0
 8001adc:	68b9      	ldr	r1, [r7, #8]
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	f7ff febc 	bl	800185c <setColor>
	for (int i = 2; i < 14; i++) {
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	2b0d      	cmp	r3, #13
 8001aee:	ddd7      	ble.n	8001aa0 <UpdateShiftLights+0x2c>
}
 8001af0:	bf00      	nop
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <lightOn>:

void lightOn(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t *ledcolors,
		uint16_t *ledbytes,int index) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b088      	sub	sp, #32
 8001afc:	af04      	add	r7, sp, #16
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
 8001b04:	603b      	str	r3, [r7, #0]
	if (index == 13) {
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	2b0d      	cmp	r3, #13
 8001b0a:	d140      	bne.n	8001b8e <lightOn+0x96>
		shiftLightsInit(htim, Channel, ledcolors, ledbytes);
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	68b9      	ldr	r1, [r7, #8]
 8001b12:	68f8      	ldr	r0, [r7, #12]
 8001b14:	f7ff ff1e 	bl	8001954 <shiftLightsInit>
		setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 0);
 8001b18:	2300      	movs	r3, #0
 8001b1a:	9303      	str	r3, [sp, #12]
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	9302      	str	r3, [sp, #8]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	9301      	str	r3, [sp, #4]
 8001b24:	2300      	movs	r3, #0
 8001b26:	9300      	str	r3, [sp, #0]
 8001b28:	2300      	movs	r3, #0
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	4834      	ldr	r0, [pc, #208]	@ (8001c00 <lightOn+0x108>)
 8001b30:	f7ff fe94 	bl	800185c <setColor>
		setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 1);
 8001b34:	2301      	movs	r3, #1
 8001b36:	9303      	str	r3, [sp, #12]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	9302      	str	r3, [sp, #8]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	9301      	str	r3, [sp, #4]
 8001b40:	2300      	movs	r3, #0
 8001b42:	9300      	str	r3, [sp, #0]
 8001b44:	2300      	movs	r3, #0
 8001b46:	2200      	movs	r2, #0
 8001b48:	2100      	movs	r1, #0
 8001b4a:	482d      	ldr	r0, [pc, #180]	@ (8001c00 <lightOn+0x108>)
 8001b4c:	f7ff fe86 	bl	800185c <setColor>
		setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 14);
 8001b50:	230e      	movs	r3, #14
 8001b52:	9303      	str	r3, [sp, #12]
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	9302      	str	r3, [sp, #8]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	9301      	str	r3, [sp, #4]
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	2300      	movs	r3, #0
 8001b62:	2200      	movs	r2, #0
 8001b64:	2100      	movs	r1, #0
 8001b66:	4826      	ldr	r0, [pc, #152]	@ (8001c00 <lightOn+0x108>)
 8001b68:	f7ff fe78 	bl	800185c <setColor>
		setColor(&htim4, TIM_CHANNEL_1, 0, 0, 0, ledcolors, ledbytes, 15);
 8001b6c:	230f      	movs	r3, #15
 8001b6e:	9303      	str	r3, [sp, #12]
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	9302      	str	r3, [sp, #8]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	9301      	str	r3, [sp, #4]
 8001b78:	2300      	movs	r3, #0
 8001b7a:	9300      	str	r3, [sp, #0]
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2100      	movs	r1, #0
 8001b82:	481f      	ldr	r0, [pc, #124]	@ (8001c00 <lightOn+0x108>)
 8001b84:	f7ff fe6a 	bl	800185c <setColor>
		HAL_Delay(5);
 8001b88:	2005      	movs	r0, #5
 8001b8a:	f002 fd29 	bl	80045e0 <HAL_Delay>
	}
	if (index < 6) {
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	2b05      	cmp	r3, #5
 8001b92:	dc0e      	bgt.n	8001bb2 <lightOn+0xba>
		setColor(htim, Channel, 255, 0, 0, ledcolors, ledbytes, index);
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	9303      	str	r3, [sp, #12]
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	9302      	str	r3, [sp, #8]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	9301      	str	r3, [sp, #4]
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	22ff      	movs	r2, #255	@ 0xff
 8001ba8:	68b9      	ldr	r1, [r7, #8]
 8001baa:	68f8      	ldr	r0, [r7, #12]
 8001bac:	f7ff fe56 	bl	800185c <setColor>
	} else if (index < 10) {
		setColor(htim, Channel, 0, 255, 0, ledcolors, ledbytes, index);
	} else if (index < 14){
		setColor(htim, Channel, 0, 0, 255, ledcolors, ledbytes, index);
	}
}
 8001bb0:	e022      	b.n	8001bf8 <lightOn+0x100>
	} else if (index < 10) {
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	2b09      	cmp	r3, #9
 8001bb6:	dc0e      	bgt.n	8001bd6 <lightOn+0xde>
		setColor(htim, Channel, 0, 255, 0, ledcolors, ledbytes, index);
 8001bb8:	69bb      	ldr	r3, [r7, #24]
 8001bba:	9303      	str	r3, [sp, #12]
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	9302      	str	r3, [sp, #8]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	9301      	str	r3, [sp, #4]
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	23ff      	movs	r3, #255	@ 0xff
 8001bca:	2200      	movs	r2, #0
 8001bcc:	68b9      	ldr	r1, [r7, #8]
 8001bce:	68f8      	ldr	r0, [r7, #12]
 8001bd0:	f7ff fe44 	bl	800185c <setColor>
}
 8001bd4:	e010      	b.n	8001bf8 <lightOn+0x100>
	} else if (index < 14){
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	2b0d      	cmp	r3, #13
 8001bda:	dc0d      	bgt.n	8001bf8 <lightOn+0x100>
		setColor(htim, Channel, 0, 0, 255, ledcolors, ledbytes, index);
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	9303      	str	r3, [sp, #12]
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	9302      	str	r3, [sp, #8]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	9301      	str	r3, [sp, #4]
 8001be8:	23ff      	movs	r3, #255	@ 0xff
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	2300      	movs	r3, #0
 8001bee:	2200      	movs	r2, #0
 8001bf0:	68b9      	ldr	r1, [r7, #8]
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	f7ff fe32 	bl	800185c <setColor>
}
 8001bf8:	bf00      	nop
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	200002d4 	.word	0x200002d4

08001c04 <startUp>:

void startUp(TIM_HandleTypeDef *htim, uint32_t Channel, uint8_t *ledcolors, uint16_t *ledbytes) {
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b08c      	sub	sp, #48	@ 0x30
 8001c08:	af04      	add	r7, sp, #16
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
 8001c10:	603b      	str	r3, [r7, #0]
	int middle = 7;
 8001c12:	2307      	movs	r3, #7
 8001c14:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 6; i++) {
 8001c16:	2300      	movs	r3, #0
 8001c18:	61fb      	str	r3, [r7, #28]
 8001c1a:	e026      	b.n	8001c6a <startUp+0x66>
		setColor(htim, Channel, 0, 255, 0, ledcolors, ledbytes, middle - i);
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	9303      	str	r3, [sp, #12]
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	9302      	str	r3, [sp, #8]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	9301      	str	r3, [sp, #4]
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	23ff      	movs	r3, #255	@ 0xff
 8001c32:	2200      	movs	r2, #0
 8001c34:	68b9      	ldr	r1, [r7, #8]
 8001c36:	68f8      	ldr	r0, [r7, #12]
 8001c38:	f7ff fe10 	bl	800185c <setColor>
		setColor(htim, Channel, 0, 255, 0, ledcolors, ledbytes, middle + i + 1);
 8001c3c:	697a      	ldr	r2, [r7, #20]
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	4413      	add	r3, r2
 8001c42:	3301      	adds	r3, #1
 8001c44:	9303      	str	r3, [sp, #12]
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	9302      	str	r3, [sp, #8]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	9301      	str	r3, [sp, #4]
 8001c4e:	2300      	movs	r3, #0
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	23ff      	movs	r3, #255	@ 0xff
 8001c54:	2200      	movs	r2, #0
 8001c56:	68b9      	ldr	r1, [r7, #8]
 8001c58:	68f8      	ldr	r0, [r7, #12]
 8001c5a:	f7ff fdff 	bl	800185c <setColor>
		HAL_Delay(20);
 8001c5e:	2014      	movs	r0, #20
 8001c60:	f002 fcbe 	bl	80045e0 <HAL_Delay>
	for (int i = 0; i < 6; i++) {
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	3301      	adds	r3, #1
 8001c68:	61fb      	str	r3, [r7, #28]
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	2b05      	cmp	r3, #5
 8001c6e:	ddd5      	ble.n	8001c1c <startUp+0x18>
	}
	for (int i = 0; i < 6; i++) {
 8001c70:	2300      	movs	r3, #0
 8001c72:	61bb      	str	r3, [r7, #24]
 8001c74:	e026      	b.n	8001cc4 <startUp+0xc0>
		setColor(htim, Channel, 0, 0, 0, ledcolors, ledbytes, middle - i);
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	9303      	str	r3, [sp, #12]
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	9302      	str	r3, [sp, #8]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	9301      	str	r3, [sp, #4]
 8001c86:	2300      	movs	r3, #0
 8001c88:	9300      	str	r3, [sp, #0]
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	68b9      	ldr	r1, [r7, #8]
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f7ff fde3 	bl	800185c <setColor>
		setColor(htim, Channel, 0, 0, 0, ledcolors, ledbytes, middle + i + 1);
 8001c96:	697a      	ldr	r2, [r7, #20]
 8001c98:	69bb      	ldr	r3, [r7, #24]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	9303      	str	r3, [sp, #12]
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	9302      	str	r3, [sp, #8]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	9301      	str	r3, [sp, #4]
 8001ca8:	2300      	movs	r3, #0
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	2300      	movs	r3, #0
 8001cae:	2200      	movs	r2, #0
 8001cb0:	68b9      	ldr	r1, [r7, #8]
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	f7ff fdd2 	bl	800185c <setColor>
		HAL_Delay(20);
 8001cb8:	2014      	movs	r0, #20
 8001cba:	f002 fc91 	bl	80045e0 <HAL_Delay>
	for (int i = 0; i < 6; i++) {
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	61bb      	str	r3, [r7, #24]
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	2b05      	cmp	r3, #5
 8001cc8:	ddd5      	ble.n	8001c76 <startUp+0x72>
	}
}
 8001cca:	bf00      	nop
 8001ccc:	bf00      	nop
 8001cce:	3720      	adds	r7, #32
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001cd8:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001cda:	4a19      	ldr	r2, [pc, #100]	@ (8001d40 <MX_SPI1_Init+0x6c>)
 8001cdc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cde:	4b17      	ldr	r3, [pc, #92]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001ce0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ce4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001cec:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001cee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001cf2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cfa:	4b10      	ldr	r3, [pc, #64]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d00:	4b0e      	ldr	r3, [pc, #56]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001d02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d06:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d14:	4b09      	ldr	r3, [pc, #36]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d1a:	4b08      	ldr	r3, [pc, #32]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001d22:	220a      	movs	r2, #10
 8001d24:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d26:	4805      	ldr	r0, [pc, #20]	@ (8001d3c <MX_SPI1_Init+0x68>)
 8001d28:	f005 f95a 	bl	8006fe0 <HAL_SPI_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001d32:	f7ff fd51 	bl	80017d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200001bc 	.word	0x200001bc
 8001d40:	40013000 	.word	0x40013000

08001d44 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001d48:	4b17      	ldr	r3, [pc, #92]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d4a:	4a18      	ldr	r2, [pc, #96]	@ (8001dac <MX_SPI2_Init+0x68>)
 8001d4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d4e:	4b16      	ldr	r3, [pc, #88]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d56:	4b14      	ldr	r3, [pc, #80]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d5c:	4b12      	ldr	r3, [pc, #72]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d62:	4b11      	ldr	r3, [pc, #68]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d68:	4b0f      	ldr	r3, [pc, #60]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d74:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001d76:	4b0c      	ldr	r3, [pc, #48]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d78:	2220      	movs	r2, #32
 8001d7a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d82:	4b09      	ldr	r3, [pc, #36]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d88:	4b07      	ldr	r3, [pc, #28]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001d8e:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d90:	220a      	movs	r2, #10
 8001d92:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d94:	4804      	ldr	r0, [pc, #16]	@ (8001da8 <MX_SPI2_Init+0x64>)
 8001d96:	f005 f923 	bl	8006fe0 <HAL_SPI_Init>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001da0:	f7ff fd1a 	bl	80017d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001da4:	bf00      	nop
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000214 	.word	0x20000214
 8001dac:	40003800 	.word	0x40003800

08001db0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08c      	sub	sp, #48	@ 0x30
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db8:	f107 031c 	add.w	r3, r7, #28
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	605a      	str	r2, [r3, #4]
 8001dc2:	609a      	str	r2, [r3, #8]
 8001dc4:	60da      	str	r2, [r3, #12]
 8001dc6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a4a      	ldr	r2, [pc, #296]	@ (8001ef8 <HAL_SPI_MspInit+0x148>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d15c      	bne.n	8001e8c <HAL_SPI_MspInit+0xdc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61bb      	str	r3, [r7, #24]
 8001dd6:	4b49      	ldr	r3, [pc, #292]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dda:	4a48      	ldr	r2, [pc, #288]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001ddc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001de0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001de2:	4b46      	ldr	r3, [pc, #280]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001de6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dea:	61bb      	str	r3, [r7, #24]
 8001dec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
 8001df2:	4b42      	ldr	r3, [pc, #264]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	4a41      	ldr	r2, [pc, #260]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001df8:	f043 0301 	orr.w	r3, r3, #1
 8001dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfe:	4b3f      	ldr	r3, [pc, #252]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001e0a:	23a0      	movs	r3, #160	@ 0xa0
 8001e0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e16:	2303      	movs	r3, #3
 8001e18:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e1a:	2305      	movs	r3, #5
 8001e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1e:	f107 031c 	add.w	r3, r7, #28
 8001e22:	4619      	mov	r1, r3
 8001e24:	4836      	ldr	r0, [pc, #216]	@ (8001f00 <HAL_SPI_MspInit+0x150>)
 8001e26:	f003 f8a3 	bl	8004f70 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001e2a:	4b36      	ldr	r3, [pc, #216]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e2c:	4a36      	ldr	r2, [pc, #216]	@ (8001f08 <HAL_SPI_MspInit+0x158>)
 8001e2e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001e30:	4b34      	ldr	r3, [pc, #208]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e32:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001e36:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e38:	4b32      	ldr	r3, [pc, #200]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e3a:	2240      	movs	r2, #64	@ 0x40
 8001e3c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e3e:	4b31      	ldr	r3, [pc, #196]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e44:	4b2f      	ldr	r3, [pc, #188]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e4a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e4c:	4b2d      	ldr	r3, [pc, #180]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e4e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001e52:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e54:	4b2b      	ldr	r3, [pc, #172]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e56:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e5a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001e5c:	4b29      	ldr	r3, [pc, #164]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e62:	4b28      	ldr	r3, [pc, #160]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e68:	4b26      	ldr	r3, [pc, #152]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001e6e:	4825      	ldr	r0, [pc, #148]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e70:	f002 fcec 	bl	800484c <HAL_DMA_Init>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8001e7a:	f7ff fcad 	bl	80017d8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a20      	ldr	r2, [pc, #128]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e82:	649a      	str	r2, [r3, #72]	@ 0x48
 8001e84:	4a1f      	ldr	r2, [pc, #124]	@ (8001f04 <HAL_SPI_MspInit+0x154>)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001e8a:	e031      	b.n	8001ef0 <HAL_SPI_MspInit+0x140>
  else if(spiHandle->Instance==SPI2)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a1e      	ldr	r2, [pc, #120]	@ (8001f0c <HAL_SPI_MspInit+0x15c>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d12c      	bne.n	8001ef0 <HAL_SPI_MspInit+0x140>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	4b18      	ldr	r3, [pc, #96]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	4a17      	ldr	r2, [pc, #92]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001ea0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ea4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ea6:	4b15      	ldr	r3, [pc, #84]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	4b11      	ldr	r3, [pc, #68]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eba:	4a10      	ldr	r2, [pc, #64]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001ebc:	f043 0302 	orr.w	r3, r3, #2
 8001ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8001efc <HAL_SPI_MspInit+0x14c>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8001ece:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8001ed2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001edc:	2303      	movs	r3, #3
 8001ede:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ee0:	2305      	movs	r3, #5
 8001ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee4:	f107 031c 	add.w	r3, r7, #28
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4809      	ldr	r0, [pc, #36]	@ (8001f10 <HAL_SPI_MspInit+0x160>)
 8001eec:	f003 f840 	bl	8004f70 <HAL_GPIO_Init>
}
 8001ef0:	bf00      	nop
 8001ef2:	3730      	adds	r7, #48	@ 0x30
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40013000 	.word	0x40013000
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40020000 	.word	0x40020000
 8001f04:	2000026c 	.word	0x2000026c
 8001f08:	40026458 	.word	0x40026458
 8001f0c:	40003800 	.word	0x40003800
 8001f10:	40020400 	.word	0x40020400

08001f14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	607b      	str	r3, [r7, #4]
 8001f1e:	4b10      	ldr	r3, [pc, #64]	@ (8001f60 <HAL_MspInit+0x4c>)
 8001f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f22:	4a0f      	ldr	r2, [pc, #60]	@ (8001f60 <HAL_MspInit+0x4c>)
 8001f24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001f60 <HAL_MspInit+0x4c>)
 8001f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f32:	607b      	str	r3, [r7, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	603b      	str	r3, [r7, #0]
 8001f3a:	4b09      	ldr	r3, [pc, #36]	@ (8001f60 <HAL_MspInit+0x4c>)
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3e:	4a08      	ldr	r2, [pc, #32]	@ (8001f60 <HAL_MspInit+0x4c>)
 8001f40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f44:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f46:	4b06      	ldr	r3, [pc, #24]	@ (8001f60 <HAL_MspInit+0x4c>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f4e:	603b      	str	r3, [r7, #0]
 8001f50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	40023800 	.word	0x40023800

08001f64 <SDTimer_Handler>:
extern volatile uint16_t Timer1, Timer2;
volatile uint8_t FatFsCnt = 0;


void SDTimer_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8001f68:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa4 <SDTimer_Handler+0x40>)
 8001f6a:	881b      	ldrh	r3, [r3, #0]
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d006      	beq.n	8001f80 <SDTimer_Handler+0x1c>
    Timer1--;
 8001f72:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa4 <SDTimer_Handler+0x40>)
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	3b01      	subs	r3, #1
 8001f7a:	b29a      	uxth	r2, r3
 8001f7c:	4b09      	ldr	r3, [pc, #36]	@ (8001fa4 <SDTimer_Handler+0x40>)
 8001f7e:	801a      	strh	r2, [r3, #0]

  if(Timer2 > 0)
 8001f80:	4b09      	ldr	r3, [pc, #36]	@ (8001fa8 <SDTimer_Handler+0x44>)
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d006      	beq.n	8001f98 <SDTimer_Handler+0x34>
    Timer2--;
 8001f8a:	4b07      	ldr	r3, [pc, #28]	@ (8001fa8 <SDTimer_Handler+0x44>)
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	3b01      	subs	r3, #1
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	4b04      	ldr	r3, [pc, #16]	@ (8001fa8 <SDTimer_Handler+0x44>)
 8001f96:	801a      	strh	r2, [r3, #0]
}
 8001f98:	bf00      	nop
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	200001a0 	.word	0x200001a0
 8001fa8:	200001a2 	.word	0x200001a2

08001fac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <NMI_Handler+0x4>

08001fb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <HardFault_Handler+0x4>

08001fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <MemManage_Handler+0x4>

08001fc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <BusFault_Handler+0x4>

08001fcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fd0:	bf00      	nop
 8001fd2:	e7fd      	b.n	8001fd0 <UsageFault_Handler+0x4>

08001fd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ff4:	bf00      	nop
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
	...

08002000 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8002004:	4b0a      	ldr	r3, [pc, #40]	@ (8002030 <SysTick_Handler+0x30>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	b2db      	uxtb	r3, r3
 800200a:	3301      	adds	r3, #1
 800200c:	b2da      	uxtb	r2, r3
 800200e:	4b08      	ldr	r3, [pc, #32]	@ (8002030 <SysTick_Handler+0x30>)
 8002010:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >= 10)
 8002012:	4b07      	ldr	r3, [pc, #28]	@ (8002030 <SysTick_Handler+0x30>)
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2b09      	cmp	r3, #9
 800201a:	d904      	bls.n	8002026 <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 800201c:	4b04      	ldr	r3, [pc, #16]	@ (8002030 <SysTick_Handler+0x30>)
 800201e:	2200      	movs	r2, #0
 8002020:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8002022:	f7ff ff9f 	bl	8001f64 <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002026:	f002 fabb 	bl	80045a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800202a:	bf00      	nop
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	200002cc 	.word	0x200002cc

08002034 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 8002038:	4802      	ldr	r0, [pc, #8]	@ (8002044 <DMA1_Stream0_IRQHandler+0x10>)
 800203a:	f002 fd2f 	bl	8004a9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	2000031c 	.word	0x2000031c

08002048 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(button1INT_Pin);
 800204c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002050:	f003 f92c 	bl	80052ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(button2INT_Pin);
 8002054:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002058:	f003 f928 	bl	80052ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800205c:	bf00      	nop
 800205e:	bd80      	pop	{r7, pc}

08002060 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(button3INT_Pin);
 8002064:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002068:	f003 f920 	bl	80052ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(button4INT_Pin);
 800206c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002070:	f003 f91c 	bl	80052ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002074:	bf00      	nop
 8002076:	bd80      	pop	{r7, pc}

08002078 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800207c:	4802      	ldr	r0, [pc, #8]	@ (8002088 <DMA2_Stream3_IRQHandler+0x10>)
 800207e:	f002 fd0d 	bl	8004a9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	2000026c 	.word	0x2000026c

0800208c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002090:	4802      	ldr	r0, [pc, #8]	@ (800209c <OTG_FS_IRQHandler+0x10>)
 8002092:	f003 fa67 	bl	8005564 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	20001120 	.word	0x20001120

080020a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  return 1;
 80020a4:	2301      	movs	r3, #1
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <_kill>:

int _kill(int pid, int sig)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020ba:	f00d fb97 	bl	800f7ec <__errno>
 80020be:	4603      	mov	r3, r0
 80020c0:	2216      	movs	r2, #22
 80020c2:	601a      	str	r2, [r3, #0]
  return -1;
 80020c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3708      	adds	r7, #8
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <_exit>:

void _exit (int status)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff ffe7 	bl	80020b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020e2:	bf00      	nop
 80020e4:	e7fd      	b.n	80020e2 <_exit+0x12>
	...

080020e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020f0:	4a14      	ldr	r2, [pc, #80]	@ (8002144 <_sbrk+0x5c>)
 80020f2:	4b15      	ldr	r3, [pc, #84]	@ (8002148 <_sbrk+0x60>)
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020fc:	4b13      	ldr	r3, [pc, #76]	@ (800214c <_sbrk+0x64>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d102      	bne.n	800210a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002104:	4b11      	ldr	r3, [pc, #68]	@ (800214c <_sbrk+0x64>)
 8002106:	4a12      	ldr	r2, [pc, #72]	@ (8002150 <_sbrk+0x68>)
 8002108:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800210a:	4b10      	ldr	r3, [pc, #64]	@ (800214c <_sbrk+0x64>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4413      	add	r3, r2
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	429a      	cmp	r2, r3
 8002116:	d207      	bcs.n	8002128 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002118:	f00d fb68 	bl	800f7ec <__errno>
 800211c:	4603      	mov	r3, r0
 800211e:	220c      	movs	r2, #12
 8002120:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002122:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002126:	e009      	b.n	800213c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002128:	4b08      	ldr	r3, [pc, #32]	@ (800214c <_sbrk+0x64>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800212e:	4b07      	ldr	r3, [pc, #28]	@ (800214c <_sbrk+0x64>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4413      	add	r3, r2
 8002136:	4a05      	ldr	r2, [pc, #20]	@ (800214c <_sbrk+0x64>)
 8002138:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800213a:	68fb      	ldr	r3, [r7, #12]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3718      	adds	r7, #24
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	20010000 	.word	0x20010000
 8002148:	00000400 	.word	0x00000400
 800214c:	200002d0 	.word	0x200002d0
 8002150:	20001970 	.word	0x20001970

08002154 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002158:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <SystemInit+0x20>)
 800215a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800215e:	4a05      	ldr	r2, [pc, #20]	@ (8002174 <SystemInit+0x20>)
 8002160:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002164:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	e000ed00 	.word	0xe000ed00

08002178 <MX_TIM4_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim4_ch1;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b08e      	sub	sp, #56	@ 0x38
 800217c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800217e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002182:	2200      	movs	r2, #0
 8002184:	601a      	str	r2, [r3, #0]
 8002186:	605a      	str	r2, [r3, #4]
 8002188:	609a      	str	r2, [r3, #8]
 800218a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800218c:	f107 0320 	add.w	r3, r7, #32
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002196:	1d3b      	adds	r3, r7, #4
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	60da      	str	r2, [r3, #12]
 80021a2:	611a      	str	r2, [r3, #16]
 80021a4:	615a      	str	r2, [r3, #20]
 80021a6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80021a8:	4b2c      	ldr	r3, [pc, #176]	@ (800225c <MX_TIM4_Init+0xe4>)
 80021aa:	4a2d      	ldr	r2, [pc, #180]	@ (8002260 <MX_TIM4_Init+0xe8>)
 80021ac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80021ae:	4b2b      	ldr	r3, [pc, #172]	@ (800225c <MX_TIM4_Init+0xe4>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021b4:	4b29      	ldr	r3, [pc, #164]	@ (800225c <MX_TIM4_Init+0xe4>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 105;
 80021ba:	4b28      	ldr	r3, [pc, #160]	@ (800225c <MX_TIM4_Init+0xe4>)
 80021bc:	2269      	movs	r2, #105	@ 0x69
 80021be:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021c0:	4b26      	ldr	r3, [pc, #152]	@ (800225c <MX_TIM4_Init+0xe4>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021c6:	4b25      	ldr	r3, [pc, #148]	@ (800225c <MX_TIM4_Init+0xe4>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80021cc:	4823      	ldr	r0, [pc, #140]	@ (800225c <MX_TIM4_Init+0xe4>)
 80021ce:	f005 fe21 	bl	8007e14 <HAL_TIM_Base_Init>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80021d8:	f7ff fafe 	bl	80017d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80021e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021e6:	4619      	mov	r1, r3
 80021e8:	481c      	ldr	r0, [pc, #112]	@ (800225c <MX_TIM4_Init+0xe4>)
 80021ea:	f006 f9f3 	bl	80085d4 <HAL_TIM_ConfigClockSource>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 80021f4:	f7ff faf0 	bl	80017d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80021f8:	4818      	ldr	r0, [pc, #96]	@ (800225c <MX_TIM4_Init+0xe4>)
 80021fa:	f005 fe5a 	bl	8007eb2 <HAL_TIM_PWM_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8002204:	f7ff fae8 	bl	80017d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002208:	2300      	movs	r3, #0
 800220a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800220c:	2300      	movs	r3, #0
 800220e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002210:	f107 0320 	add.w	r3, r7, #32
 8002214:	4619      	mov	r1, r3
 8002216:	4811      	ldr	r0, [pc, #68]	@ (800225c <MX_TIM4_Init+0xe4>)
 8002218:	f006 fe60 	bl	8008edc <HAL_TIMEx_MasterConfigSynchronization>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8002222:	f7ff fad9 	bl	80017d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002226:	2360      	movs	r3, #96	@ 0x60
 8002228:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800222a:	2300      	movs	r3, #0
 800222c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002236:	1d3b      	adds	r3, r7, #4
 8002238:	2200      	movs	r2, #0
 800223a:	4619      	mov	r1, r3
 800223c:	4807      	ldr	r0, [pc, #28]	@ (800225c <MX_TIM4_Init+0xe4>)
 800223e:	f006 f907 	bl	8008450 <HAL_TIM_PWM_ConfigChannel>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8002248:	f7ff fac6 	bl	80017d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800224c:	4803      	ldr	r0, [pc, #12]	@ (800225c <MX_TIM4_Init+0xe4>)
 800224e:	f000 f85d 	bl	800230c <HAL_TIM_MspPostInit>

}
 8002252:	bf00      	nop
 8002254:	3738      	adds	r7, #56	@ 0x38
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	200002d4 	.word	0x200002d4
 8002260:	40000800 	.word	0x40000800

08002264 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a22      	ldr	r2, [pc, #136]	@ (80022fc <HAL_TIM_Base_MspInit+0x98>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d13d      	bne.n	80022f2 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	4b21      	ldr	r3, [pc, #132]	@ (8002300 <HAL_TIM_Base_MspInit+0x9c>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227e:	4a20      	ldr	r2, [pc, #128]	@ (8002300 <HAL_TIM_Base_MspInit+0x9c>)
 8002280:	f043 0304 	orr.w	r3, r3, #4
 8002284:	6413      	str	r3, [r2, #64]	@ 0x40
 8002286:	4b1e      	ldr	r3, [pc, #120]	@ (8002300 <HAL_TIM_Base_MspInit+0x9c>)
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	f003 0304 	and.w	r3, r3, #4
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH1 Init */
    hdma_tim4_ch1.Instance = DMA1_Stream0;
 8002292:	4b1c      	ldr	r3, [pc, #112]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 8002294:	4a1c      	ldr	r2, [pc, #112]	@ (8002308 <HAL_TIM_Base_MspInit+0xa4>)
 8002296:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Channel = DMA_CHANNEL_2;
 8002298:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 800229a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800229e:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022a0:	4b18      	ldr	r3, [pc, #96]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 80022a2:	2240      	movs	r2, #64	@ 0x40
 80022a4:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80022a6:	4b17      	ldr	r3, [pc, #92]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80022ac:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 80022ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022b2:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80022b4:	4b13      	ldr	r3, [pc, #76]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 80022b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80022ba:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80022bc:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 80022be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022c2:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_NORMAL;
 80022c4:	4b0f      	ldr	r3, [pc, #60]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80022ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 80022d6:	480b      	ldr	r0, [pc, #44]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 80022d8:	f002 fab8 	bl	800484c <HAL_DMA_Init>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 80022e2:	f7ff fa79 	bl	80017d8 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a06      	ldr	r2, [pc, #24]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 80022ea:	625a      	str	r2, [r3, #36]	@ 0x24
 80022ec:	4a05      	ldr	r2, [pc, #20]	@ (8002304 <HAL_TIM_Base_MspInit+0xa0>)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80022f2:	bf00      	nop
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	40000800 	.word	0x40000800
 8002300:	40023800 	.word	0x40023800
 8002304:	2000031c 	.word	0x2000031c
 8002308:	40026010 	.word	0x40026010

0800230c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b088      	sub	sp, #32
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002314:	f107 030c 	add.w	r3, r7, #12
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	605a      	str	r2, [r3, #4]
 800231e:	609a      	str	r2, [r3, #8]
 8002320:	60da      	str	r2, [r3, #12]
 8002322:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a12      	ldr	r2, [pc, #72]	@ (8002374 <HAL_TIM_MspPostInit+0x68>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d11d      	bne.n	800236a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	60bb      	str	r3, [r7, #8]
 8002332:	4b11      	ldr	r3, [pc, #68]	@ (8002378 <HAL_TIM_MspPostInit+0x6c>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	4a10      	ldr	r2, [pc, #64]	@ (8002378 <HAL_TIM_MspPostInit+0x6c>)
 8002338:	f043 0302 	orr.w	r3, r3, #2
 800233c:	6313      	str	r3, [r2, #48]	@ 0x30
 800233e:	4b0e      	ldr	r3, [pc, #56]	@ (8002378 <HAL_TIM_MspPostInit+0x6c>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800234a:	2340      	movs	r3, #64	@ 0x40
 800234c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234e:	2302      	movs	r3, #2
 8002350:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002352:	2300      	movs	r3, #0
 8002354:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002356:	2300      	movs	r3, #0
 8002358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800235a:	2302      	movs	r3, #2
 800235c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800235e:	f107 030c 	add.w	r3, r7, #12
 8002362:	4619      	mov	r1, r3
 8002364:	4805      	ldr	r0, [pc, #20]	@ (800237c <HAL_TIM_MspPostInit+0x70>)
 8002366:	f002 fe03 	bl	8004f70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800236a:	bf00      	nop
 800236c:	3720      	adds	r7, #32
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40000800 	.word	0x40000800
 8002378:	40023800 	.word	0x40023800
 800237c:	40020400 	.word	0x40020400

08002380 <USB_Println>:
#include "usb_device.h"
#include <stdarg.h>

extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);

void USB_Println(const char *format, ...) {
 8002380:	b40f      	push	{r0, r1, r2, r3}
 8002382:	b580      	push	{r7, lr}
 8002384:	b0a2      	sub	sp, #136	@ 0x88
 8002386:	af00      	add	r7, sp, #0
    char buffer[128];  // Adjust size as needed
    va_list args;
    va_start(args, format);
 8002388:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800238c:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), format, args);
 800238e:	f107 0008 	add.w	r0, r7, #8
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002398:	2180      	movs	r1, #128	@ 0x80
 800239a:	f00d f997 	bl	800f6cc <vsniprintf>
    va_end(args);

    CDC_Transmit_FS((uint8_t*)buffer, strlen(buffer));
 800239e:	f107 0308 	add.w	r3, r7, #8
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7fd ff1c 	bl	80001e0 <strlen>
 80023a8:	4603      	mov	r3, r0
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	f107 0308 	add.w	r3, r7, #8
 80023b0:	4611      	mov	r1, r2
 80023b2:	4618      	mov	r0, r3
 80023b4:	f00c fbca 	bl	800eb4c <CDC_Transmit_FS>
}
 80023b8:	bf00      	nop
 80023ba:	3788      	adds	r7, #136	@ 0x88
 80023bc:	46bd      	mov	sp, r7
 80023be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80023c2:	b004      	add	sp, #16
 80023c4:	4770      	bx	lr
	...

080023c8 <transmitdma>:

#include "dmatransmitter.h"

volatile uint8_t spidatasentflag = 0;

void transmitdma(SPI_HandleTypeDef *hspi, uint16_t* buffer1, uint16_t size) {
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	4613      	mov	r3, r2
 80023d4:	80fb      	strh	r3, [r7, #6]
	spidatasentflag = 0;
 80023d6:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <transmitdma+0x28>)
 80023d8:	2200      	movs	r2, #0
 80023da:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit_DMA(hspi, (uint8_t*)buffer1, size);
 80023dc:	88fb      	ldrh	r3, [r7, #6]
 80023de:	461a      	mov	r2, r3
 80023e0:	68b9      	ldr	r1, [r7, #8]
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f005 fa8c 	bl	8007900 <HAL_SPI_Transmit_DMA>
}
 80023e8:	bf00      	nop
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	2000037c 	.word	0x2000037c

080023f4 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a05      	ldr	r2, [pc, #20]	@ (8002418 <HAL_SPI_TxCpltCallback+0x24>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d102      	bne.n	800240c <HAL_SPI_TxCpltCallback+0x18>
		spidatasentflag = 1;
 8002406:	4b05      	ldr	r3, [pc, #20]	@ (800241c <HAL_SPI_TxCpltCallback+0x28>)
 8002408:	2201      	movs	r2, #1
 800240a:	701a      	strb	r2, [r3, #0]
	}
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	40013000 	.word	0x40013000
 800241c:	2000037c 	.word	0x2000037c

08002420 <_ZN5SceneC1EPP13DisplayObjecth>:

/*
 * the following are Scene method definitions
 */

Scene::Scene(DisplayObject** objects, uint8_t count) {
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	4613      	mov	r3, r2
 800242c:	71fb      	strb	r3, [r7, #7]
	this->setScene(objects, count);
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	461a      	mov	r2, r3
 8002432:	68b9      	ldr	r1, [r7, #8]
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	f000 f805 	bl	8002444 <_ZN5Scene8setSceneEPP13DisplayObjecth>
}
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	4618      	mov	r0, r3
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <_ZN5Scene8setSceneEPP13DisplayObjecth>:

void Scene::setScene(DisplayObject** objects, uint8_t count) {
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af00      	add	r7, sp, #0
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	60b9      	str	r1, [r7, #8]
 800244e:	4613      	mov	r3, r2
 8002450:	71fb      	strb	r3, [r7, #7]
	this->objects = objects;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	68ba      	ldr	r2, [r7, #8]
 8002456:	601a      	str	r2, [r3, #0]
	this->objectcount = count;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	79fa      	ldrb	r2, [r7, #7]
 800245c:	711a      	strb	r2, [r3, #4]
	this->changed = 1;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2201      	movs	r2, #1
 8002462:	715a      	strb	r2, [r3, #5]
	this->maxpriority = 0;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	719a      	strb	r2, [r3, #6]
	for (int i = 0; i < count; i++) {
 800246a:	2300      	movs	r3, #0
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	e014      	b.n	800249a <_ZN5Scene8setSceneEPP13DisplayObjecth+0x56>
		uint8_t objectpriority = objects[i]->getpriority();
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	4413      	add	r3, r2
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4618      	mov	r0, r3
 800247c:	f000 f9da 	bl	8002834 <_ZN13DisplayObject11getpriorityEv>
 8002480:	4603      	mov	r3, r0
 8002482:	74fb      	strb	r3, [r7, #19]
		if (objectpriority > this->maxpriority) {
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	799b      	ldrb	r3, [r3, #6]
 8002488:	7cfa      	ldrb	r2, [r7, #19]
 800248a:	429a      	cmp	r2, r3
 800248c:	d902      	bls.n	8002494 <_ZN5Scene8setSceneEPP13DisplayObjecth+0x50>
			this->maxpriority = objectpriority;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	7cfa      	ldrb	r2, [r7, #19]
 8002492:	719a      	strb	r2, [r3, #6]
	for (int i = 0; i < count; i++) {
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	3301      	adds	r3, #1
 8002498:	617b      	str	r3, [r7, #20]
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	697a      	ldr	r2, [r7, #20]
 800249e:	429a      	cmp	r2, r3
 80024a0:	dbe6      	blt.n	8002470 <_ZN5Scene8setSceneEPP13DisplayObjecth+0x2c>
		}
	}
}
 80024a2:	bf00      	nop
 80024a4:	bf00      	nop
 80024a6:	3718      	adds	r7, #24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <_ZN5Scene9drawSceneEv>:

void Scene::drawScene() {
 80024ac:	b590      	push	{r4, r7, lr}
 80024ae:	f5ad 4d48 	sub.w	sp, sp, #51200	@ 0xc800
 80024b2:	b089      	sub	sp, #36	@ 0x24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80024ba:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80024be:	6018      	str	r0, [r3, #0]
	if (this->changed) {
 80024c0:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80024c4:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	795b      	ldrb	r3, [r3, #5]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	f000 813e 	beq.w	800274e <_ZN5Scene9drawSceneEv+0x2a2>
		modifySpace(0, 0, SCREEN_WIDTH - 1, SCREEN_HEIGHT - 1);
 80024d2:	f240 133f 	movw	r3, #319	@ 0x13f
 80024d6:	f240 12df 	movw	r2, #479	@ 0x1df
 80024da:	2100      	movs	r1, #0
 80024dc:	2000      	movs	r0, #0
 80024de:	f000 fca8 	bl	8002e32 <modifySpace>
		startCommand(WRITE_COMMAND);
 80024e2:	202c      	movs	r0, #44	@ 0x2c
 80024e4:	f000 fbb2 	bl	8002c4c <startCommand>
		dataOrRegister(1);
 80024e8:	2001      	movs	r0, #1
 80024ea:	f000 fb6d 	bl	8002bc8 <dataOrRegister>
		uint8_t anychanges = 0;
 80024ee:	2300      	movs	r3, #0
 80024f0:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 80024f4:	f102 021f 	add.w	r2, r2, #31
 80024f8:	7013      	strb	r3, [r2, #0]
		for (int i = 0; i < this->objectcount; i++) {
 80024fa:	2300      	movs	r3, #0
 80024fc:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002500:	f102 0218 	add.w	r2, r2, #24
 8002504:	6013      	str	r3, [r2, #0]
 8002506:	e028      	b.n	800255a <_ZN5Scene9drawSceneEv+0xae>
			anychanges += this->objects[i]->getChangeFlag();
 8002508:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 800250c:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002518:	f103 0318 	add.w	r3, r3, #24
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f000 f9a0 	bl	800286a <_ZN13DisplayObject13getChangeFlagEv>
 800252a:	4603      	mov	r3, r0
 800252c:	461a      	mov	r2, r3
 800252e:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002532:	f103 031f 	add.w	r3, r3, #31
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	4413      	add	r3, r2
 800253a:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 800253e:	f102 021f 	add.w	r2, r2, #31
 8002542:	7013      	strb	r3, [r2, #0]
		for (int i = 0; i < this->objectcount; i++) {
 8002544:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002548:	f103 0318 	add.w	r3, r3, #24
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	3301      	adds	r3, #1
 8002550:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002554:	f102 0218 	add.w	r2, r2, #24
 8002558:	6013      	str	r3, [r2, #0]
 800255a:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 800255e:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	791b      	ldrb	r3, [r3, #4]
 8002566:	461a      	mov	r2, r3
 8002568:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800256c:	f103 0318 	add.w	r3, r3, #24
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4293      	cmp	r3, r2
 8002574:	dbc8      	blt.n	8002508 <_ZN5Scene9drawSceneEv+0x5c>
		}
		if (!anychanges) {
 8002576:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800257a:	f103 031f 	add.w	r3, r3, #31
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	2b00      	cmp	r3, #0
 8002582:	f000 80ec 	beq.w	800275e <_ZN5Scene9drawSceneEv+0x2b2>
			return;
		}
		for (int i = 0; i < FRAMEBUFFERS_PER_FRAME; i++) {
 8002586:	2300      	movs	r3, #0
 8002588:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 800258c:	f102 0214 	add.w	r2, r2, #20
 8002590:	6013      	str	r3, [r2, #0]
 8002592:	e0d2      	b.n	800273a <_ZN5Scene9drawSceneEv+0x28e>
			uint16_t buffer[FRAMEBUFFER_SIZE] = { 0 };
 8002594:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002598:	f6a3 0318 	subw	r3, r3, #2072	@ 0x818
 800259c:	4618      	mov	r0, r3
 800259e:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 80025a2:	461a      	mov	r2, r3
 80025a4:	2100      	movs	r1, #0
 80025a6:	f00d f89f 	bl	800f6e8 <memset>
			const int startx = i * FRAMEBUFFER_WIDTH;
 80025aa:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80025ae:	f103 0314 	add.w	r3, r3, #20
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	4613      	mov	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4413      	add	r3, r2
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 80025c0:	f102 0208 	add.w	r2, r2, #8
 80025c4:	6013      	str	r3, [r2, #0]
			for (int j = 0; j <= this->maxpriority; j++) {
 80025c6:	2300      	movs	r3, #0
 80025c8:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 80025cc:	f102 0210 	add.w	r2, r2, #16
 80025d0:	6013      	str	r3, [r2, #0]
 80025d2:	e084      	b.n	80026de <_ZN5Scene9drawSceneEv+0x232>
				for (int k = 0; k < this->objectcount; k++) {
 80025d4:	2300      	movs	r3, #0
 80025d6:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 80025da:	f102 020c 	add.w	r2, r2, #12
 80025de:	6013      	str	r3, [r2, #0]
 80025e0:	e064      	b.n	80026ac <_ZN5Scene9drawSceneEv+0x200>
					if (objects[k]->getpriority() == j) {
 80025e2:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80025e6:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80025f2:	f103 030c 	add.w	r3, r3, #12
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	4413      	add	r3, r2
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f000 f918 	bl	8002834 <_ZN13DisplayObject11getpriorityEv>
 8002604:	4603      	mov	r3, r0
 8002606:	461a      	mov	r2, r3
 8002608:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800260c:	f103 0310 	add.w	r3, r3, #16
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4293      	cmp	r3, r2
 8002614:	bf0c      	ite	eq
 8002616:	2301      	moveq	r3, #1
 8002618:	2300      	movne	r3, #0
 800261a:	b2db      	uxtb	r3, r3
 800261c:	2b00      	cmp	r3, #0
 800261e:	d03a      	beq.n	8002696 <_ZN5Scene9drawSceneEv+0x1ea>
						objects[k]->drawIntoFramebuffer(buffer, FRAMEBUFFER_WIDTH, startx);
 8002620:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002624:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002630:	f103 030c 	add.w	r3, r3, #12
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	6818      	ldr	r0, [r3, #0]
 800263c:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002640:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800264c:	f103 030c 	add.w	r3, r3, #12
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	4413      	add	r3, r2
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	3308      	adds	r3, #8
 800265c:	681c      	ldr	r4, [r3, #0]
 800265e:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002662:	f103 0308 	add.w	r3, r3, #8
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	b29b      	uxth	r3, r3
 800266a:	f107 0120 	add.w	r1, r7, #32
 800266e:	3918      	subs	r1, #24
 8002670:	2250      	movs	r2, #80	@ 0x50
 8002672:	47a0      	blx	r4
						objects[k]->resetChangeFlag();
 8002674:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002678:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002684:	f103 030c 	add.w	r3, r3, #12
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	4413      	add	r3, r2
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f000 f87f 	bl	8002794 <_ZN13DisplayObject15resetChangeFlagEv>
				for (int k = 0; k < this->objectcount; k++) {
 8002696:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800269a:	f103 030c 	add.w	r3, r3, #12
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	3301      	adds	r3, #1
 80026a2:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 80026a6:	f102 020c 	add.w	r2, r2, #12
 80026aa:	6013      	str	r3, [r2, #0]
 80026ac:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80026b0:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	791b      	ldrb	r3, [r3, #4]
 80026b8:	461a      	mov	r2, r3
 80026ba:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80026be:	f103 030c 	add.w	r3, r3, #12
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4293      	cmp	r3, r2
 80026c6:	db8c      	blt.n	80025e2 <_ZN5Scene9drawSceneEv+0x136>
			for (int j = 0; j <= this->maxpriority; j++) {
 80026c8:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80026cc:	f103 0310 	add.w	r3, r3, #16
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	3301      	adds	r3, #1
 80026d4:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 80026d8:	f102 0210 	add.w	r2, r2, #16
 80026dc:	6013      	str	r3, [r2, #0]
 80026de:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 80026e2:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	799b      	ldrb	r3, [r3, #6]
 80026ea:	461a      	mov	r2, r3
 80026ec:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 80026f0:	f103 0310 	add.w	r3, r3, #16
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4293      	cmp	r3, r2
 80026f8:	f77f af6c 	ble.w	80025d4 <_ZN5Scene9drawSceneEv+0x128>
					}
				}
			}
			transmitdma(&hspi1, buffer, FRAMEBUFFER_SIZE);
 80026fc:	f107 0320 	add.w	r3, r7, #32
 8002700:	3b18      	subs	r3, #24
 8002702:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 8002706:	4619      	mov	r1, r3
 8002708:	4818      	ldr	r0, [pc, #96]	@ (800276c <_ZN5Scene9drawSceneEv+0x2c0>)
 800270a:	f7ff fe5d 	bl	80023c8 <transmitdma>
			while(!spidatasentflag) {}
 800270e:	bf00      	nop
 8002710:	4b17      	ldr	r3, [pc, #92]	@ (8002770 <_ZN5Scene9drawSceneEv+0x2c4>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	bf0c      	ite	eq
 800271a:	2301      	moveq	r3, #1
 800271c:	2300      	movne	r3, #0
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b00      	cmp	r3, #0
 8002722:	d1f5      	bne.n	8002710 <_ZN5Scene9drawSceneEv+0x264>
		for (int i = 0; i < FRAMEBUFFERS_PER_FRAME; i++) {
 8002724:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002728:	f103 0314 	add.w	r3, r3, #20
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	3301      	adds	r3, #1
 8002730:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002734:	f102 0214 	add.w	r2, r2, #20
 8002738:	6013      	str	r3, [r2, #0]
 800273a:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 800273e:	f103 0314 	add.w	r3, r3, #20
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2b05      	cmp	r3, #5
 8002746:	f77f af25 	ble.w	8002594 <_ZN5Scene9drawSceneEv+0xe8>
		}
		endCommand();
 800274a:	f000 fa95 	bl	8002c78 <endCommand>
	}
	this->changed = 0;
 800274e:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002752:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2200      	movs	r2, #0
 800275a:	715a      	strb	r2, [r3, #5]
 800275c:	e000      	b.n	8002760 <_ZN5Scene9drawSceneEv+0x2b4>
			return;
 800275e:	bf00      	nop
}
 8002760:	f507 4748 	add.w	r7, r7, #51200	@ 0xc800
 8002764:	3724      	adds	r7, #36	@ 0x24
 8002766:	46bd      	mov	sp, r7
 8002768:	bd90      	pop	{r4, r7, pc}
 800276a:	bf00      	nop
 800276c:	200001bc 	.word	0x200001bc
 8002770:	2000037c 	.word	0x2000037c

08002774 <_ZN13DisplayObjectD1Ev>:

/*
 * the following are DisplayObject method definitions
 */

DisplayObject::~DisplayObject() {}
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	4a04      	ldr	r2, [pc, #16]	@ (8002790 <_ZN13DisplayObjectD1Ev+0x1c>)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	601a      	str	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4618      	mov	r0, r3
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	080101b8 	.word	0x080101b8

08002794 <_ZN13DisplayObject15resetChangeFlagEv>:

void DisplayObject::resetChangeFlag() {
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
	this->changed = 0;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	715a      	strb	r2, [r3, #5]
}
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <_ZN13DisplayObject12redrawObjectEv>:

void DisplayObject::redrawObject() {
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
	this->changed = 1;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	715a      	strb	r2, [r3, #5]
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr

080027c8 <_ZN13DisplayObject7getxposEv>:

uint16_t DisplayObject::getxpos() {
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
	return this->xpos;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	88db      	ldrh	r3, [r3, #6]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <_ZN13DisplayObject7setxposEt>:

void DisplayObject::setxpos(uint16_t xpos) {
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	460b      	mov	r3, r1
 80027ea:	807b      	strh	r3, [r7, #2]
	this->xpos = xpos;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	887a      	ldrh	r2, [r7, #2]
 80027f0:	80da      	strh	r2, [r3, #6]
}
 80027f2:	bf00      	nop
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <_ZN13DisplayObject7getyposEv>:

uint16_t DisplayObject::getypos() {
 80027fe:	b480      	push	{r7}
 8002800:	b083      	sub	sp, #12
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
	return this->ypos;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	891b      	ldrh	r3, [r3, #8]
}
 800280a:	4618      	mov	r0, r3
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <_ZN13DisplayObject7setyposEt>:

void DisplayObject::setypos(uint16_t ypos) {
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
 800281e:	460b      	mov	r3, r1
 8002820:	807b      	strh	r3, [r7, #2]
	this->ypos = ypos;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	887a      	ldrh	r2, [r7, #2]
 8002826:	811a      	strh	r2, [r3, #8]
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <_ZN13DisplayObject11getpriorityEv>:

uint8_t DisplayObject::getpriority() {
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
	return this->priority;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	791b      	ldrb	r3, [r3, #4]
}
 8002840:	4618      	mov	r0, r3
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <_ZN13DisplayObject11setpriorityEh>:

void DisplayObject::setpriority(uint8_t priority) {
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	460b      	mov	r3, r1
 8002856:	70fb      	strb	r3, [r7, #3]
	this->priority = priority;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	78fa      	ldrb	r2, [r7, #3]
 800285c:	711a      	strb	r2, [r3, #4]
}
 800285e:	bf00      	nop
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr

0800286a <_ZN13DisplayObject13getChangeFlagEv>:

uint8_t DisplayObject::getChangeFlag() {
 800286a:	b480      	push	{r7}
 800286c:	b083      	sub	sp, #12
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
	return this->changed;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	795b      	ldrb	r3, [r3, #5]
}
 8002876:	4618      	mov	r0, r3
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
	...

08002884 <_ZN13DisplayObjectC1Ev>:
#define SRC_RPI_DISPLAY_RPIDISPLAYSCENEBUILDER_H_

#include <stdint.h>
#include "rpiDisplayShapes.h"

class DisplayObject {
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	4a04      	ldr	r2, [pc, #16]	@ (80028a0 <_ZN13DisplayObjectC1Ev+0x1c>)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4618      	mov	r0, r3
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr
 80028a0:	080101b8 	.word	0x080101b8

080028a4 <_ZN12StringObjectC1EtttPK7GFXfonthPch>:

/*
 * the following are StringObject method dofinitions
 */

StringObject::StringObject(uint16_t xpos, uint16_t ypos, uint16_t colorvalue, const GFXfont *font, uint8_t positioning, char* buffer, uint8_t priority) {
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	4608      	mov	r0, r1
 80028ae:	4611      	mov	r1, r2
 80028b0:	461a      	mov	r2, r3
 80028b2:	4603      	mov	r3, r0
 80028b4:	817b      	strh	r3, [r7, #10]
 80028b6:	460b      	mov	r3, r1
 80028b8:	813b      	strh	r3, [r7, #8]
 80028ba:	4613      	mov	r3, r2
 80028bc:	80fb      	strh	r3, [r7, #6]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff ffdf 	bl	8002884 <_ZN13DisplayObjectC1Ev>
 80028c6:	4a15      	ldr	r2, [pc, #84]	@ (800291c <_ZN12StringObjectC1EtttPK7GFXfonthPch+0x78>)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	601a      	str	r2, [r3, #0]
	this->buffer = buffer;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6a3a      	ldr	r2, [r7, #32]
 80028d0:	60da      	str	r2, [r3, #12]
	this->setxpos(xpos);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	897a      	ldrh	r2, [r7, #10]
 80028d6:	4611      	mov	r1, r2
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff ff81 	bl	80027e0 <_ZN13DisplayObject7setxposEt>
	this->setypos(ypos);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	893a      	ldrh	r2, [r7, #8]
 80028e2:	4611      	mov	r1, r2
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff ff96 	bl	8002816 <_ZN13DisplayObject7setyposEt>
	this->colorvalue = colorvalue;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	88fa      	ldrh	r2, [r7, #6]
 80028ee:	815a      	strh	r2, [r3, #10]
	this->positioning = positioning;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	7f3a      	ldrb	r2, [r7, #28]
 80028f4:	751a      	strb	r2, [r3, #20]
	this->font = font;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	611a      	str	r2, [r3, #16]
	this->setpriority(priority);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002902:	4611      	mov	r1, r2
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff ffa1 	bl	800284c <_ZN13DisplayObject11setpriorityEh>
	this->redrawObject();
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff ff4e 	bl	80027ae <_ZN13DisplayObject12redrawObjectEv>
}
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	080101a4 	.word	0x080101a4

08002920 <_ZN12StringObject19drawIntoFramebufferEPttt>:

uint16_t StringObject::drawIntoFramebuffer(uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 8002920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002924:	b08a      	sub	sp, #40	@ 0x28
 8002926:	af06      	add	r7, sp, #24
 8002928:	60f8      	str	r0, [r7, #12]
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	4611      	mov	r1, r2
 800292e:	461a      	mov	r2, r3
 8002930:	460b      	mov	r3, r1
 8002932:	80fb      	strh	r3, [r7, #6]
 8002934:	4613      	mov	r3, r2
 8002936:	80bb      	strh	r3, [r7, #4]
	return drawStringIntoFramebuffer(this->buffer, font, this->colorvalue, this->getxpos(), this->getypos(), this->positioning, framebuffer, framewidth, xstart);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	68dc      	ldr	r4, [r3, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	691d      	ldr	r5, [r3, #16]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	895e      	ldrh	r6, [r3, #10]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	4618      	mov	r0, r3
 8002948:	f7ff ff3e 	bl	80027c8 <_ZN13DisplayObject7getxposEv>
 800294c:	4603      	mov	r3, r0
 800294e:	4698      	mov	r8, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff ff53 	bl	80027fe <_ZN13DisplayObject7getyposEv>
 8002958:	4603      	mov	r3, r0
 800295a:	4619      	mov	r1, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	7d1b      	ldrb	r3, [r3, #20]
 8002960:	88ba      	ldrh	r2, [r7, #4]
 8002962:	9204      	str	r2, [sp, #16]
 8002964:	88fa      	ldrh	r2, [r7, #6]
 8002966:	9203      	str	r2, [sp, #12]
 8002968:	68ba      	ldr	r2, [r7, #8]
 800296a:	9202      	str	r2, [sp, #8]
 800296c:	9301      	str	r3, [sp, #4]
 800296e:	9100      	str	r1, [sp, #0]
 8002970:	4643      	mov	r3, r8
 8002972:	4632      	mov	r2, r6
 8002974:	4629      	mov	r1, r5
 8002976:	4620      	mov	r0, r4
 8002978:	f000 fc70 	bl	800325c <drawStringIntoFramebuffer>
 800297c:	4603      	mov	r3, r0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002988 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>:

void StringObject::updateString(char* buffer, uint8_t positioning, uint16_t colorvalue, const GFXfont *font, uint16_t xpos, uint16_t ypos, uint8_t priority) {
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	4611      	mov	r1, r2
 8002994:	461a      	mov	r2, r3
 8002996:	460b      	mov	r3, r1
 8002998:	71fb      	strb	r3, [r7, #7]
 800299a:	4613      	mov	r3, r2
 800299c:	80bb      	strh	r3, [r7, #4]
	this->buffer = buffer;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	68ba      	ldr	r2, [r7, #8]
 80029a2:	60da      	str	r2, [r3, #12]
	this->positioning = positioning;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	79fa      	ldrb	r2, [r7, #7]
 80029a8:	751a      	strb	r2, [r3, #20]
	this->colorvalue = colorvalue;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	88ba      	ldrh	r2, [r7, #4]
 80029ae:	815a      	strh	r2, [r3, #10]
	this->font = font;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	611a      	str	r2, [r3, #16]
	this->setxpos(xpos);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	8bba      	ldrh	r2, [r7, #28]
 80029ba:	4611      	mov	r1, r2
 80029bc:	4618      	mov	r0, r3
 80029be:	f7ff ff0f 	bl	80027e0 <_ZN13DisplayObject7setxposEt>
	this->setypos(ypos);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	8c3a      	ldrh	r2, [r7, #32]
 80029c6:	4611      	mov	r1, r2
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff ff24 	bl	8002816 <_ZN13DisplayObject7setyposEt>
	this->setpriority(priority);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80029d4:	4611      	mov	r1, r2
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff ff38 	bl	800284c <_ZN13DisplayObject11setpriorityEh>
	this->redrawObject();
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4618      	mov	r0, r3
 80029e0:	f7ff fee5 	bl	80027ae <_ZN13DisplayObject12redrawObjectEv>
}
 80029e4:	bf00      	nop
 80029e6:	3710      	adds	r7, #16
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <_ZN11ImageObjectC1EPctttthh>:

/*
 * the following below are for the imageobject method definitions
 */

ImageObject::ImageObject(char* image, uint16_t length, uint16_t height, uint16_t x, uint16_t y, uint8_t positioning, uint8_t priority) {
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b088      	sub	sp, #32
 80029f0:	af04      	add	r7, sp, #16
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	4611      	mov	r1, r2
 80029f8:	461a      	mov	r2, r3
 80029fa:	460b      	mov	r3, r1
 80029fc:	80fb      	strh	r3, [r7, #6]
 80029fe:	4613      	mov	r3, r2
 8002a00:	80bb      	strh	r3, [r7, #4]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff ff3d 	bl	8002884 <_ZN13DisplayObjectC1Ev>
 8002a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8002a3c <_ZN11ImageObjectC1EPctttthh+0x50>)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	601a      	str	r2, [r3, #0]
	this->updateImage(image, length, height, x, y, positioning, priority);
 8002a10:	88b9      	ldrh	r1, [r7, #4]
 8002a12:	88fa      	ldrh	r2, [r7, #6]
 8002a14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002a18:	9303      	str	r3, [sp, #12]
 8002a1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a1e:	9302      	str	r3, [sp, #8]
 8002a20:	8bbb      	ldrh	r3, [r7, #28]
 8002a22:	9301      	str	r3, [sp, #4]
 8002a24:	8b3b      	ldrh	r3, [r7, #24]
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	460b      	mov	r3, r1
 8002a2a:	68b9      	ldr	r1, [r7, #8]
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 f83b 	bl	8002aa8 <_ZN11ImageObject11updateImageEPctttthh>
}
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	4618      	mov	r0, r3
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	08010190 	.word	0x08010190

08002a40 <_ZN11ImageObject19drawIntoFramebufferEPttt>:

uint16_t ImageObject::drawIntoFramebuffer(uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 8002a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a44:	b08a      	sub	sp, #40	@ 0x28
 8002a46:	af06      	add	r7, sp, #24
 8002a48:	60f8      	str	r0, [r7, #12]
 8002a4a:	60b9      	str	r1, [r7, #8]
 8002a4c:	4611      	mov	r1, r2
 8002a4e:	461a      	mov	r2, r3
 8002a50:	460b      	mov	r3, r1
 8002a52:	80fb      	strh	r3, [r7, #6]
 8002a54:	4613      	mov	r3, r2
 8002a56:	80bb      	strh	r3, [r7, #4]
	drawImageIntoFramebuffer(this->image, this->length, this->height, this->getxpos(), this->getypos(), this->positioning, framebuffer, framewidth, xstart);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	691c      	ldr	r4, [r3, #16]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	895d      	ldrh	r5, [r3, #10]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	899e      	ldrh	r6, [r3, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7ff feae 	bl	80027c8 <_ZN13DisplayObject7getxposEv>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	4698      	mov	r8, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fec3 	bl	80027fe <_ZN13DisplayObject7getyposEv>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	7b9b      	ldrb	r3, [r3, #14]
 8002a80:	88ba      	ldrh	r2, [r7, #4]
 8002a82:	9204      	str	r2, [sp, #16]
 8002a84:	88fa      	ldrh	r2, [r7, #6]
 8002a86:	9203      	str	r2, [sp, #12]
 8002a88:	68ba      	ldr	r2, [r7, #8]
 8002a8a:	9202      	str	r2, [sp, #8]
 8002a8c:	9301      	str	r3, [sp, #4]
 8002a8e:	9100      	str	r1, [sp, #0]
 8002a90:	4643      	mov	r3, r8
 8002a92:	4632      	mov	r2, r6
 8002a94:	4629      	mov	r1, r5
 8002a96:	4620      	mov	r0, r4
 8002a98:	f000 fc58 	bl	800334c <drawImageIntoFramebuffer>
	return 0;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002aa8 <_ZN11ImageObject11updateImageEPctttthh>:

void ImageObject::updateImage(char *image, uint16_t length, uint16_t height, uint16_t x, uint16_t y, uint8_t positioning, uint8_t priority) {
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	4611      	mov	r1, r2
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	80fb      	strh	r3, [r7, #6]
 8002aba:	4613      	mov	r3, r2
 8002abc:	80bb      	strh	r3, [r7, #4]
	this->setxpos(x);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	8b3a      	ldrh	r2, [r7, #24]
 8002ac2:	4611      	mov	r1, r2
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff fe8b 	bl	80027e0 <_ZN13DisplayObject7setxposEt>
	this->setypos(y);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8bba      	ldrh	r2, [r7, #28]
 8002ace:	4611      	mov	r1, r2
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff fea0 	bl	8002816 <_ZN13DisplayObject7setyposEt>
	this->image = image;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	68ba      	ldr	r2, [r7, #8]
 8002ada:	611a      	str	r2, [r3, #16]
	this->length = length;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	88fa      	ldrh	r2, [r7, #6]
 8002ae0:	815a      	strh	r2, [r3, #10]
	this->height = height;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	88ba      	ldrh	r2, [r7, #4]
 8002ae6:	819a      	strh	r2, [r3, #12]
	this->positioning = positioning;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002aee:	739a      	strb	r2, [r3, #14]
	this->setpriority(priority);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002af6:	4611      	mov	r1, r2
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff fea7 	bl	800284c <_ZN13DisplayObject11setpriorityEh>
	this->redrawObject();
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff fe54 	bl	80027ae <_ZN13DisplayObject12redrawObjectEv>
}
 8002b06:	bf00      	nop
 8002b08:	3710      	adds	r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
	...

08002b10 <_ZN11ImageObjectD1Ev>:
	void updatePoint(uint16_t xpos, uint16_t ypos, uint16_t color, uint8_t priority);
private:
	uint16_t colorvalue;
};

class ImageObject : public DisplayObject {
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	4a05      	ldr	r2, [pc, #20]	@ (8002b30 <_ZN11ImageObjectD1Ev+0x20>)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff fe27 	bl	8002774 <_ZN13DisplayObjectD1Ev>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3708      	adds	r7, #8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	08010190 	.word	0x08010190

08002b34 <_ZN11ImageObjectD0Ev>:
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f7ff ffe7 	bl	8002b10 <_ZN11ImageObjectD1Ev>
 8002b42:	2114      	movs	r1, #20
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f00c fc53 	bl	800f3f0 <_ZdlPvj>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <_ZN12StringObjectD1Ev>:
class StringObject : public DisplayObject {
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	4a05      	ldr	r2, [pc, #20]	@ (8002b74 <_ZN12StringObjectD1Ev+0x20>)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff fe05 	bl	8002774 <_ZN13DisplayObjectD1Ev>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	080101a4 	.word	0x080101a4

08002b78 <_ZN12StringObjectD0Ev>:
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff ffe7 	bl	8002b54 <_ZN12StringObjectD1Ev>
 8002b86:	2118      	movs	r1, #24
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f00c fc31 	bl	800f3f0 <_ZdlPvj>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4618      	mov	r0, r3
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <startTransaction>:
#include <string.h>

extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);


void startTransaction() {
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	2108      	movs	r1, #8
 8002ba0:	4802      	ldr	r0, [pc, #8]	@ (8002bac <startTransaction+0x14>)
 8002ba2:	f002 fb69 	bl	8005278 <HAL_GPIO_WritePin>
}
 8002ba6:	bf00      	nop
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	40020400 	.word	0x40020400

08002bb0 <endTransaction>:

void endTransaction() {
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	2108      	movs	r1, #8
 8002bb8:	4802      	ldr	r0, [pc, #8]	@ (8002bc4 <endTransaction+0x14>)
 8002bba:	f002 fb5d 	bl	8005278 <HAL_GPIO_WritePin>
}
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	40020400 	.word	0x40020400

08002bc8 <dataOrRegister>:

void dataOrRegister(uint8_t data) {
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	4603      	mov	r3, r0
 8002bd0:	71fb      	strb	r3, [r7, #7]
	if (data) {
 8002bd2:	79fb      	ldrb	r3, [r7, #7]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d005      	beq.n	8002be4 <dataOrRegister+0x1c>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8002bd8:	2201      	movs	r2, #1
 8002bda:	2110      	movs	r1, #16
 8002bdc:	4806      	ldr	r0, [pc, #24]	@ (8002bf8 <dataOrRegister+0x30>)
 8002bde:	f002 fb4b 	bl	8005278 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
	}
}
 8002be2:	e004      	b.n	8002bee <dataOrRegister+0x26>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8002be4:	2200      	movs	r2, #0
 8002be6:	2110      	movs	r1, #16
 8002be8:	4803      	ldr	r0, [pc, #12]	@ (8002bf8 <dataOrRegister+0x30>)
 8002bea:	f002 fb45 	bl	8005278 <HAL_GPIO_WritePin>
}
 8002bee:	bf00      	nop
 8002bf0:	3708      	adds	r7, #8
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	40020400 	.word	0x40020400

08002bfc <commandAndData>:

void commandAndData(uint16_t command, uint16_t* data, unsigned int size) {
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	4603      	mov	r3, r0
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
 8002c08:	81fb      	strh	r3, [r7, #14]
	startTransaction();
 8002c0a:	f7ff ffc5 	bl	8002b98 <startTransaction>

	dataOrRegister(0);
 8002c0e:	2000      	movs	r0, #0
 8002c10:	f7ff ffda 	bl	8002bc8 <dataOrRegister>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)(&command), 1, 10);
 8002c14:	f107 010e 	add.w	r1, r7, #14
 8002c18:	230a      	movs	r3, #10
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	480a      	ldr	r0, [pc, #40]	@ (8002c48 <commandAndData+0x4c>)
 8002c1e:	f004 fa68 	bl	80070f2 <HAL_SPI_Transmit>

	if (size) {
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d009      	beq.n	8002c3c <commandAndData+0x40>
		dataOrRegister(1);
 8002c28:	2001      	movs	r0, #1
 8002c2a:	f7ff ffcd 	bl	8002bc8 <dataOrRegister>
		HAL_SPI_Transmit(&hspi1, (uint8_t*)data, size, 10);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	230a      	movs	r3, #10
 8002c34:	68b9      	ldr	r1, [r7, #8]
 8002c36:	4804      	ldr	r0, [pc, #16]	@ (8002c48 <commandAndData+0x4c>)
 8002c38:	f004 fa5b 	bl	80070f2 <HAL_SPI_Transmit>
	}

	endTransaction();
 8002c3c:	f7ff ffb8 	bl	8002bb0 <endTransaction>
}
 8002c40:	bf00      	nop
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	200001bc 	.word	0x200001bc

08002c4c <startCommand>:

void startCommand(uint16_t command) {
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	80fb      	strh	r3, [r7, #6]
	startTransaction();
 8002c56:	f7ff ff9f 	bl	8002b98 <startTransaction>
	dataOrRegister(0);
 8002c5a:	2000      	movs	r0, #0
 8002c5c:	f7ff ffb4 	bl	8002bc8 <dataOrRegister>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)(&command), 1, 10);
 8002c60:	1db9      	adds	r1, r7, #6
 8002c62:	230a      	movs	r3, #10
 8002c64:	2201      	movs	r2, #1
 8002c66:	4803      	ldr	r0, [pc, #12]	@ (8002c74 <startCommand+0x28>)
 8002c68:	f004 fa43 	bl	80070f2 <HAL_SPI_Transmit>
}
 8002c6c:	bf00      	nop
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	200001bc 	.word	0x200001bc

08002c78 <endCommand>:
void transmitSingleData(uint16_t data16) {
	dataOrRegister(1);
	HAL_SPI_Transmit(&hspi1, (uint8_t*)(&data16), 1, 10);
}

void endCommand() {
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
	endTransaction();
 8002c7c:	f7ff ff98 	bl	8002bb0 <endTransaction>
}
 8002c80:	bf00      	nop
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <resetScreen>:

void resetScreen() {
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8002c88:	2201      	movs	r2, #1
 8002c8a:	2120      	movs	r1, #32
 8002c8c:	480b      	ldr	r0, [pc, #44]	@ (8002cbc <resetScreen+0x38>)
 8002c8e:	f002 faf3 	bl	8005278 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002c92:	2014      	movs	r0, #20
 8002c94:	f001 fca4 	bl	80045e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8002c98:	2200      	movs	r2, #0
 8002c9a:	2120      	movs	r1, #32
 8002c9c:	4807      	ldr	r0, [pc, #28]	@ (8002cbc <resetScreen+0x38>)
 8002c9e:	f002 faeb 	bl	8005278 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002ca2:	2014      	movs	r0, #20
 8002ca4:	f001 fc9c 	bl	80045e0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8002ca8:	2201      	movs	r2, #1
 8002caa:	2120      	movs	r1, #32
 8002cac:	4803      	ldr	r0, [pc, #12]	@ (8002cbc <resetScreen+0x38>)
 8002cae:	f002 fae3 	bl	8005278 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002cb2:	2064      	movs	r0, #100	@ 0x64
 8002cb4:	f001 fc94 	bl	80045e0 <HAL_Delay>
}
 8002cb8:	bf00      	nop
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40020400 	.word	0x40020400

08002cc0 <initializeScreen>:

void initializeScreen() {
 8002cc0:	b5b0      	push	{r4, r5, r7, lr}
 8002cc2:	b09c      	sub	sp, #112	@ 0x70
 8002cc4:	af00      	add	r7, sp, #0
	commandAndData(0x01, NULL, 0);
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	2100      	movs	r1, #0
 8002cca:	2001      	movs	r0, #1
 8002ccc:	f7ff ff96 	bl	8002bfc <commandAndData>
	commandAndData(0x11, NULL, 0);
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	2011      	movs	r0, #17
 8002cd6:	f7ff ff91 	bl	8002bfc <commandAndData>
	{
		uint16_t data[] = {0x0055};
 8002cda:	2355      	movs	r3, #85	@ 0x55
 8002cdc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
		commandAndData(0x3A, data, sizeof(data));
 8002ce0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002ce4:	2202      	movs	r2, #2
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	203a      	movs	r0, #58	@ 0x3a
 8002cea:	f7ff ff87 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {0x0019, 0x001a};
 8002cee:	4b47      	ldr	r3, [pc, #284]	@ (8002e0c <initializeScreen+0x14c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	66bb      	str	r3, [r7, #104]	@ 0x68
		commandAndData(0xC0, data, sizeof(data));
 8002cf4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002cf8:	2204      	movs	r2, #4
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	20c0      	movs	r0, #192	@ 0xc0
 8002cfe:	f7ff ff7d 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {0x0045, 0x0000};
 8002d02:	2345      	movs	r3, #69	@ 0x45
 8002d04:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8002d08:	2300      	movs	r3, #0
 8002d0a:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
		commandAndData(0xC1, data, sizeof(data));
 8002d0e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002d12:	2204      	movs	r2, #4
 8002d14:	4619      	mov	r1, r3
 8002d16:	20c1      	movs	r0, #193	@ 0xc1
 8002d18:	f7ff ff70 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {0x0033};
 8002d1c:	2333      	movs	r3, #51	@ 0x33
 8002d1e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
		commandAndData(0xC2, data, sizeof(data));
 8002d22:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002d26:	2202      	movs	r2, #2
 8002d28:	4619      	mov	r1, r3
 8002d2a:	20c2      	movs	r0, #194	@ 0xc2
 8002d2c:	f7ff ff66 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {0x0000, 0x0028};
 8002d30:	2300      	movs	r3, #0
 8002d32:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8002d36:	2328      	movs	r3, #40	@ 0x28
 8002d38:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		commandAndData(0xC5, data, sizeof(data));
 8002d3c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002d40:	2204      	movs	r2, #4
 8002d42:	4619      	mov	r1, r3
 8002d44:	20c5      	movs	r0, #197	@ 0xc5
 8002d46:	f7ff ff59 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {0x00A0, 0x0011};
 8002d4a:	4b31      	ldr	r3, [pc, #196]	@ (8002e10 <initializeScreen+0x150>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	65bb      	str	r3, [r7, #88]	@ 0x58
		commandAndData(0xB1, data, sizeof(data));
 8002d50:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002d54:	2204      	movs	r2, #4
 8002d56:	4619      	mov	r1, r3
 8002d58:	20b1      	movs	r0, #177	@ 0xb1
 8002d5a:	f7ff ff4f 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {0x0002};
 8002d5e:	2302      	movs	r3, #2
 8002d60:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
		commandAndData(0xB4, data, sizeof(data));
 8002d64:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002d68:	2202      	movs	r2, #2
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	20b4      	movs	r0, #180	@ 0xb4
 8002d6e:	f7ff ff45 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {0x0000, 0x0042, 0x003B};
 8002d72:	4a28      	ldr	r2, [pc, #160]	@ (8002e14 <initializeScreen+0x154>)
 8002d74:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002d78:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002d7c:	6018      	str	r0, [r3, #0]
 8002d7e:	3304      	adds	r3, #4
 8002d80:	8019      	strh	r1, [r3, #0]
		commandAndData(0xB6, data, sizeof(data));
 8002d82:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002d86:	2206      	movs	r2, #6
 8002d88:	4619      	mov	r1, r3
 8002d8a:	20b6      	movs	r0, #182	@ 0xb6
 8002d8c:	f7ff ff36 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {0x001F, 0x0025, 0x0022, 0x000B, 0x0006, 0x000A, 0x004E, 0x00C6, 0x0039, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000};
 8002d90:	4b21      	ldr	r3, [pc, #132]	@ (8002e18 <initializeScreen+0x158>)
 8002d92:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8002d96:	461d      	mov	r5, r3
 8002d98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d9c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002da0:	c407      	stmia	r4!, {r0, r1, r2}
 8002da2:	8023      	strh	r3, [r4, #0]
		commandAndData(0xE0, data, sizeof(data));
 8002da4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002da8:	221e      	movs	r2, #30
 8002daa:	4619      	mov	r1, r3
 8002dac:	20e0      	movs	r0, #224	@ 0xe0
 8002dae:	f7ff ff25 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {0x001F, 0x003F, 0x003F, 0x000F, 0x001F, 0x000F, 0x0046, 0x0049, 0x0031, 0x0005, 0x0009, 0x0003, 0x001C, 0x001A, 0x0000};
 8002db2:	4b1a      	ldr	r3, [pc, #104]	@ (8002e1c <initializeScreen+0x15c>)
 8002db4:	f107 040c 	add.w	r4, r7, #12
 8002db8:	461d      	mov	r5, r3
 8002dba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002dbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002dbe:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002dc2:	c407      	stmia	r4!, {r0, r1, r2}
 8002dc4:	8023      	strh	r3, [r4, #0]
		commandAndData(0xE1, data, sizeof(data));
 8002dc6:	f107 030c 	add.w	r3, r7, #12
 8002dca:	221e      	movs	r2, #30
 8002dcc:	4619      	mov	r1, r3
 8002dce:	20e1      	movs	r0, #225	@ 0xe1
 8002dd0:	f7ff ff14 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {0x0000, 0x0022};
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	813b      	strh	r3, [r7, #8]
 8002dd8:	2322      	movs	r3, #34	@ 0x22
 8002dda:	817b      	strh	r3, [r7, #10]
		commandAndData(0xB6, data, sizeof(data));
 8002ddc:	f107 0308 	add.w	r3, r7, #8
 8002de0:	2204      	movs	r2, #4
 8002de2:	4619      	mov	r1, r3
 8002de4:	20b6      	movs	r0, #182	@ 0xb6
 8002de6:	f7ff ff09 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {0x0008}; //CHANGE THIS TO FLIP SCREEN (0x0008 for steering wheel, 0x0088 for test screen)
 8002dea:	2308      	movs	r3, #8
 8002dec:	80bb      	strh	r3, [r7, #4]
		commandAndData(0x36, data, sizeof(data));
 8002dee:	1d3b      	adds	r3, r7, #4
 8002df0:	2202      	movs	r2, #2
 8002df2:	4619      	mov	r1, r3
 8002df4:	2036      	movs	r0, #54	@ 0x36
 8002df6:	f7ff ff01 	bl	8002bfc <commandAndData>
	}
	clearScreenfast(0x0000);
 8002dfa:	2000      	movs	r0, #0
 8002dfc:	f000 f85a 	bl	8002eb4 <clearScreenfast>
	displayOn();
 8002e00:	f000 f80e 	bl	8002e20 <displayOn>
}
 8002e04:	bf00      	nop
 8002e06:	3770      	adds	r7, #112	@ 0x70
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bdb0      	pop	{r4, r5, r7, pc}
 8002e0c:	08010038 	.word	0x08010038
 8002e10:	0801003c 	.word	0x0801003c
 8002e14:	08010040 	.word	0x08010040
 8002e18:	08010048 	.word	0x08010048
 8002e1c:	08010068 	.word	0x08010068

08002e20 <displayOn>:

void displayOn() {
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
	commandAndData(0x29, NULL, 0);
 8002e24:	2200      	movs	r2, #0
 8002e26:	2100      	movs	r1, #0
 8002e28:	2029      	movs	r0, #41	@ 0x29
 8002e2a:	f7ff fee7 	bl	8002bfc <commandAndData>
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <modifySpace>:
}

/**
 * x2 and y2 are included in the pixels, (ex: 0 to 8 includes 0 and 8 so this is 9 pixels)
 */
void modifySpace(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8002e32:	b590      	push	{r4, r7, lr}
 8002e34:	b087      	sub	sp, #28
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	4604      	mov	r4, r0
 8002e3a:	4608      	mov	r0, r1
 8002e3c:	4611      	mov	r1, r2
 8002e3e:	461a      	mov	r2, r3
 8002e40:	4623      	mov	r3, r4
 8002e42:	80fb      	strh	r3, [r7, #6]
 8002e44:	4603      	mov	r3, r0
 8002e46:	80bb      	strh	r3, [r7, #4]
 8002e48:	460b      	mov	r3, r1
 8002e4a:	807b      	strh	r3, [r7, #2]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	803b      	strh	r3, [r7, #0]
	{
		uint16_t data[] = {(y1 >> 8) & 0x00FF, y1 & 0x00FF, (y2 >> 8) & 0x00FF, y2 & 0x00FF};
 8002e50:	88bb      	ldrh	r3, [r7, #4]
 8002e52:	0a1b      	lsrs	r3, r3, #8
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	823b      	strh	r3, [r7, #16]
 8002e58:	88bb      	ldrh	r3, [r7, #4]
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	827b      	strh	r3, [r7, #18]
 8002e60:	883b      	ldrh	r3, [r7, #0]
 8002e62:	0a1b      	lsrs	r3, r3, #8
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	82bb      	strh	r3, [r7, #20]
 8002e68:	883b      	ldrh	r3, [r7, #0]
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	82fb      	strh	r3, [r7, #22]
		commandAndData(0x2A, data, sizeof(data));
 8002e70:	f107 0310 	add.w	r3, r7, #16
 8002e74:	2208      	movs	r2, #8
 8002e76:	4619      	mov	r1, r3
 8002e78:	202a      	movs	r0, #42	@ 0x2a
 8002e7a:	f7ff febf 	bl	8002bfc <commandAndData>
	}
	{
		uint16_t data[] = {(x1 >> 8) & 0x00FF, x1 & 0x00FF, (x2 >> 8) & 0x00FF, x2 & 0x00FF};
 8002e7e:	88fb      	ldrh	r3, [r7, #6]
 8002e80:	0a1b      	lsrs	r3, r3, #8
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	813b      	strh	r3, [r7, #8]
 8002e86:	88fb      	ldrh	r3, [r7, #6]
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	817b      	strh	r3, [r7, #10]
 8002e8e:	887b      	ldrh	r3, [r7, #2]
 8002e90:	0a1b      	lsrs	r3, r3, #8
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	81bb      	strh	r3, [r7, #12]
 8002e96:	887b      	ldrh	r3, [r7, #2]
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	81fb      	strh	r3, [r7, #14]
		commandAndData(0x2B, data, sizeof(data));
 8002e9e:	f107 0308 	add.w	r3, r7, #8
 8002ea2:	2208      	movs	r2, #8
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	202b      	movs	r0, #43	@ 0x2b
 8002ea8:	f7ff fea8 	bl	8002bfc <commandAndData>
	}
}
 8002eac:	bf00      	nop
 8002eae:	371c      	adds	r7, #28
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd90      	pop	{r4, r7, pc}

08002eb4 <clearScreenfast>:

void clearScreenfast(uint16_t color) {
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	f5ad 4d48 	sub.w	sp, sp, #51200	@ 0xc800
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8002ec4:	f6a3 030a 	subw	r3, r3, #2058	@ 0x80a
 8002ec8:	801a      	strh	r2, [r3, #0]
	uint16_t buffer1[FRAMEBUFFER_SIZE];
	for (int i = 0; i < FRAMEBUFFER_SIZE; i++) {
 8002eca:	2300      	movs	r3, #0
 8002ecc:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002ed0:	f102 020c 	add.w	r2, r2, #12
 8002ed4:	6013      	str	r3, [r2, #0]
 8002ed6:	e01a      	b.n	8002f0e <clearScreenfast+0x5a>
		buffer1[i] = color;
 8002ed8:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8002edc:	f6a3 0308 	subw	r3, r3, #2056	@ 0x808
 8002ee0:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002ee4:	f102 020c 	add.w	r2, r2, #12
 8002ee8:	6812      	ldr	r2, [r2, #0]
 8002eea:	f507 6101 	add.w	r1, r7, #2064	@ 0x810
 8002eee:	f6a1 010a 	subw	r1, r1, #2058	@ 0x80a
 8002ef2:	8809      	ldrh	r1, [r1, #0]
 8002ef4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i = 0; i < FRAMEBUFFER_SIZE; i++) {
 8002ef8:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002efc:	f103 030c 	add.w	r3, r3, #12
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	3301      	adds	r3, #1
 8002f04:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002f08:	f102 020c 	add.w	r2, r2, #12
 8002f0c:	6013      	str	r3, [r2, #0]
 8002f0e:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002f12:	f103 030c 	add.w	r3, r3, #12
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f5b3 4fc8 	cmp.w	r3, #25600	@ 0x6400
 8002f1c:	dbdc      	blt.n	8002ed8 <clearScreenfast+0x24>
	}
	modifySpace(0, 0, 479, 319);
 8002f1e:	f240 133f 	movw	r3, #319	@ 0x13f
 8002f22:	f240 12df 	movw	r2, #479	@ 0x1df
 8002f26:	2100      	movs	r1, #0
 8002f28:	2000      	movs	r0, #0
 8002f2a:	f7ff ff82 	bl	8002e32 <modifySpace>
	startCommand(0x2C);
 8002f2e:	202c      	movs	r0, #44	@ 0x2c
 8002f30:	f7ff fe8c 	bl	8002c4c <startCommand>
	dataOrRegister(1);
 8002f34:	2001      	movs	r0, #1
 8002f36:	f7ff fe47 	bl	8002bc8 <dataOrRegister>
	for (int i = 0; i < FRAMEBUFFERS_PER_FRAME; i++) {
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002f40:	f102 0208 	add.w	r2, r2, #8
 8002f44:	6013      	str	r3, [r2, #0]
 8002f46:	e019      	b.n	8002f7c <clearScreenfast+0xc8>
		transmitdma(&hspi1, buffer1, FRAMEBUFFER_SIZE);
 8002f48:	f107 0310 	add.w	r3, r7, #16
 8002f4c:	3b08      	subs	r3, #8
 8002f4e:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 8002f52:	4619      	mov	r1, r3
 8002f54:	4811      	ldr	r0, [pc, #68]	@ (8002f9c <clearScreenfast+0xe8>)
 8002f56:	f7ff fa37 	bl	80023c8 <transmitdma>
		while (!spidatasentflag) {}
 8002f5a:	bf00      	nop
 8002f5c:	4b10      	ldr	r3, [pc, #64]	@ (8002fa0 <clearScreenfast+0xec>)
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d0fa      	beq.n	8002f5c <clearScreenfast+0xa8>
	for (int i = 0; i < FRAMEBUFFERS_PER_FRAME; i++) {
 8002f66:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002f6a:	f103 0308 	add.w	r3, r3, #8
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	3301      	adds	r3, #1
 8002f72:	f507 4248 	add.w	r2, r7, #51200	@ 0xc800
 8002f76:	f102 0208 	add.w	r2, r2, #8
 8002f7a:	6013      	str	r3, [r2, #0]
 8002f7c:	f507 4348 	add.w	r3, r7, #51200	@ 0xc800
 8002f80:	f103 0308 	add.w	r3, r3, #8
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2b05      	cmp	r3, #5
 8002f88:	ddde      	ble.n	8002f48 <clearScreenfast+0x94>
	}
	endCommand();
 8002f8a:	f7ff fe75 	bl	8002c78 <endCommand>
}
 8002f8e:	bf00      	nop
 8002f90:	f507 4748 	add.w	r7, r7, #51200	@ 0xc800
 8002f94:	3710      	adds	r7, #16
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	200001bc 	.word	0x200001bc
 8002fa0:	2000037c 	.word	0x2000037c

08002fa4 <getRectCenter>:
	if ((x >= xstart) && (x < (xstart + framewidth))) {
		framebuffer[(x - xstart) * SCREEN_HEIGHT + y] = color;
	}
}

void getRectCenter(uint16_t *xpos, uint16_t *ypos, uint16_t length, uint16_t height) {
 8002fa4:	b480      	push	{r7}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	4611      	mov	r1, r2
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	80fb      	strh	r3, [r7, #6]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	80bb      	strh	r3, [r7, #4]
	*xpos -= (length >> 1);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	881a      	ldrh	r2, [r3, #0]
 8002fbe:	88fb      	ldrh	r3, [r7, #6]
 8002fc0:	085b      	lsrs	r3, r3, #1
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	801a      	strh	r2, [r3, #0]
	*ypos -= (height >> 1);
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	881a      	ldrh	r2, [r3, #0]
 8002fd0:	88bb      	ldrh	r3, [r7, #4]
 8002fd2:	085b      	lsrs	r3, r3, #1
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	801a      	strh	r2, [r3, #0]
}
 8002fde:	bf00      	nop
 8002fe0:	3714      	adds	r7, #20
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <getStringCenter>:
		}
	}
}


void getStringCenter(uint16_t *currentx, uint16_t *currenty, char *buffer, const GFXfont *font) {
 8002fea:	b480      	push	{r7}
 8002fec:	b089      	sub	sp, #36	@ 0x24
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	60f8      	str	r0, [r7, #12]
 8002ff2:	60b9      	str	r1, [r7, #8]
 8002ff4:	607a      	str	r2, [r7, #4]
 8002ff6:	603b      	str	r3, [r7, #0]
	char *currentletter = buffer;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	61fb      	str	r3, [r7, #28]

	uint16_t totallength = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	837b      	strh	r3, [r7, #26]
	while (*(currentletter)) {
 8003000:	e015      	b.n	800302e <getStringCenter+0x44>
		GFXglyph *letter = &((font->glyph)[*currentletter - 32]);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	4619      	mov	r1, r3
 800300c:	460b      	mov	r3, r1
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	440b      	add	r3, r1
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003018:	4413      	add	r3, r2
 800301a:	617b      	str	r3, [r7, #20]
		totallength += (uint16_t)(letter->xAdvance);
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	791b      	ldrb	r3, [r3, #4]
 8003020:	461a      	mov	r2, r3
 8003022:	8b7b      	ldrh	r3, [r7, #26]
 8003024:	4413      	add	r3, r2
 8003026:	837b      	strh	r3, [r7, #26]
		currentletter++;
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	3301      	adds	r3, #1
 800302c:	61fb      	str	r3, [r7, #28]
	while (*(currentletter)) {
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1e5      	bne.n	8003002 <getStringCenter+0x18>
	}
	*currentx -= totallength / 2;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	881a      	ldrh	r2, [r3, #0]
 800303a:	8b7b      	ldrh	r3, [r7, #26]
 800303c:	085b      	lsrs	r3, r3, #1
 800303e:	b29b      	uxth	r3, r3
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	b29a      	uxth	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	801a      	strh	r2, [r3, #0]
	//*currenty += font->yAdvance / 2;
}
 8003048:	bf00      	nop
 800304a:	3724      	adds	r7, #36	@ 0x24
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <getStringLeft>:

void getStringLeft(uint16_t *currentx, uint16_t *currenty, char *buffer, const GFXfont *font) {
 8003054:	b480      	push	{r7}
 8003056:	b089      	sub	sp, #36	@ 0x24
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
 8003060:	603b      	str	r3, [r7, #0]
	char *currentletter = buffer;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	61fb      	str	r3, [r7, #28]

	uint16_t totallength = 0;
 8003066:	2300      	movs	r3, #0
 8003068:	837b      	strh	r3, [r7, #26]
	while (*(currentletter)) {
 800306a:	e015      	b.n	8003098 <getStringLeft+0x44>
		GFXglyph *letter = &((font->glyph)[*currentletter - 32]);
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685a      	ldr	r2, [r3, #4]
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	4619      	mov	r1, r3
 8003076:	460b      	mov	r3, r1
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003082:	4413      	add	r3, r2
 8003084:	617b      	str	r3, [r7, #20]
		totallength += (uint16_t)(letter->xAdvance);
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	791b      	ldrb	r3, [r3, #4]
 800308a:	461a      	mov	r2, r3
 800308c:	8b7b      	ldrh	r3, [r7, #26]
 800308e:	4413      	add	r3, r2
 8003090:	837b      	strh	r3, [r7, #26]
		currentletter++;
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	3301      	adds	r3, #1
 8003096:	61fb      	str	r3, [r7, #28]
	while (*(currentletter)) {
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1e5      	bne.n	800306c <getStringLeft+0x18>
	}
	*currentx -= totallength;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	881a      	ldrh	r2, [r3, #0]
 80030a4:	8b7b      	ldrh	r3, [r7, #26]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	b29a      	uxth	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	801a      	strh	r2, [r3, #0]
	//*currenty += font->yAdvance / 2;
}
 80030ae:	bf00      	nop
 80030b0:	3724      	adds	r7, #36	@ 0x24
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <getCharXadv>:
	}

	return (uint16_t)xadv;
}

uint16_t getCharXadv(char letter, const GFXfont *font) {
 80030ba:	b480      	push	{r7}
 80030bc:	b085      	sub	sp, #20
 80030be:	af00      	add	r7, sp, #0
 80030c0:	4603      	mov	r3, r0
 80030c2:	6039      	str	r1, [r7, #0]
 80030c4:	71fb      	strb	r3, [r7, #7]
	GFXglyph *toDraw = &((font->glyph)[letter - 32]);
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	6859      	ldr	r1, [r3, #4]
 80030ca:	79fa      	ldrb	r2, [r7, #7]
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80030d8:	440b      	add	r3, r1
 80030da:	60fb      	str	r3, [r7, #12]
	return toDraw->xAdvance;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	791b      	ldrb	r3, [r3, #4]
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3714      	adds	r7, #20
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <drawCharIntoFramebuffer>:

uint16_t drawCharIntoFramebuffer(char letter, const GFXfont *font, uint16_t color, uint16_t xpos, uint16_t ypos, uint8_t positioning,
		uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 80030ec:	b480      	push	{r7}
 80030ee:	b08d      	sub	sp, #52	@ 0x34
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	4611      	mov	r1, r2
 80030f6:	461a      	mov	r2, r3
 80030f8:	4603      	mov	r3, r0
 80030fa:	73fb      	strb	r3, [r7, #15]
 80030fc:	460b      	mov	r3, r1
 80030fe:	81bb      	strh	r3, [r7, #12]
 8003100:	4613      	mov	r3, r2
 8003102:	80fb      	strh	r3, [r7, #6]
	GFXglyph *toDraw = &((font->glyph)[letter - 32]);
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	6859      	ldr	r1, [r3, #4]
 8003108:	7bfa      	ldrb	r2, [r7, #15]
 800310a:	4613      	mov	r3, r2
 800310c:	009b      	lsls	r3, r3, #2
 800310e:	4413      	add	r3, r2
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003116:	440b      	add	r3, r1
 8003118:	627b      	str	r3, [r7, #36]	@ 0x24
	int16_t width = toDraw->width, height = toDraw->height;
 800311a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311c:	789b      	ldrb	r3, [r3, #2]
 800311e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8003120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003122:	78db      	ldrb	r3, [r3, #3]
 8003124:	843b      	strh	r3, [r7, #32]
	int8_t xo = toDraw->xOffset, yo = toDraw->yOffset;
 8003126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003128:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800312c:	77fb      	strb	r3, [r7, #31]
 800312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003130:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003134:	77bb      	strb	r3, [r7, #30]
	int8_t xadv = (int8_t)toDraw->xAdvance;
 8003136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003138:	791b      	ldrb	r3, [r3, #4]
 800313a:	777b      	strb	r3, [r7, #29]
	uint8_t *bitlist = font->bitmap;
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	61bb      	str	r3, [r7, #24]
	uint16_t bo = toDraw->bitmapOffset;
 8003142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003144:	881b      	ldrh	r3, [r3, #0]
 8003146:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint8_t bits = 0;
 8003148:	2300      	movs	r3, #0
 800314a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	uint8_t bit = 0;
 800314e:	2300      	movs	r3, #0
 8003150:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

	for (int16_t yy = 0; yy < height; yy++) {
 8003154:	2300      	movs	r3, #0
 8003156:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8003158:	e071      	b.n	800323e <drawCharIntoFramebuffer+0x152>
		for (int16_t xx = 0; xx < width; xx++) {
 800315a:	2300      	movs	r3, #0
 800315c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800315e:	e062      	b.n	8003226 <drawCharIntoFramebuffer+0x13a>
			if (!(bit++ & 7)) {
 8003160:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003164:	1c5a      	adds	r2, r3, #1
 8003166:	f887 202c 	strb.w	r2, [r7, #44]	@ 0x2c
 800316a:	f003 0307 	and.w	r3, r3, #7
 800316e:	2b00      	cmp	r3, #0
 8003170:	d108      	bne.n	8003184 <drawCharIntoFramebuffer+0x98>
				bits = bitlist[bo++];
 8003172:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003174:	1c5a      	adds	r2, r3, #1
 8003176:	85fa      	strh	r2, [r7, #46]	@ 0x2e
 8003178:	461a      	mov	r2, r3
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	4413      	add	r3, r2
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
			}
			if (bits & 0b10000000) {
 8003184:	f997 302d 	ldrsb.w	r3, [r7, #45]	@ 0x2d
 8003188:	2b00      	cmp	r3, #0
 800318a:	da41      	bge.n	8003210 <drawCharIntoFramebuffer+0x124>
				uint16_t pointx = (uint16_t)((int16_t)xpos + xadv - xo - xx);
 800318c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003190:	b29a      	uxth	r2, r3
 8003192:	88fb      	ldrh	r3, [r7, #6]
 8003194:	4413      	add	r3, r2
 8003196:	b29a      	uxth	r2, r3
 8003198:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800319c:	b29b      	uxth	r3, r3
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	82fb      	strh	r3, [r7, #22]
				uint16_t pointy = (uint16_t)((int16_t)ypos - yy - yo);
 80031a8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80031aa:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	82bb      	strh	r3, [r7, #20]
				if ((pointx >= xstart) & (pointx < (xstart + framewidth))) {
 80031ba:	8afa      	ldrh	r2, [r7, #22]
 80031bc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80031c0:	429a      	cmp	r2, r3
 80031c2:	bf2c      	ite	cs
 80031c4:	2301      	movcs	r3, #1
 80031c6:	2300      	movcc	r3, #0
 80031c8:	b2da      	uxtb	r2, r3
 80031ca:	8af9      	ldrh	r1, [r7, #22]
 80031cc:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 80031d0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80031d4:	4403      	add	r3, r0
 80031d6:	4299      	cmp	r1, r3
 80031d8:	bfb4      	ite	lt
 80031da:	2301      	movlt	r3, #1
 80031dc:	2300      	movge	r3, #0
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	4013      	ands	r3, r2
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d013      	beq.n	8003210 <drawCharIntoFramebuffer+0x124>
					if ((pointy < SCREEN_HEIGHT) & (pointy >= 0)) {
 80031e8:	8abb      	ldrh	r3, [r7, #20]
 80031ea:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80031ee:	d20f      	bcs.n	8003210 <drawCharIntoFramebuffer+0x124>
						framebuffer[(pointx - xstart) * SCREEN_HEIGHT + pointy] = color;
 80031f0:	8afa      	ldrh	r2, [r7, #22]
 80031f2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80031f6:	1ad2      	subs	r2, r2, r3
 80031f8:	4613      	mov	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	4413      	add	r3, r2
 80031fe:	019b      	lsls	r3, r3, #6
 8003200:	461a      	mov	r2, r3
 8003202:	8abb      	ldrh	r3, [r7, #20]
 8003204:	4413      	add	r3, r2
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800320a:	4413      	add	r3, r2
 800320c:	89ba      	ldrh	r2, [r7, #12]
 800320e:	801a      	strh	r2, [r3, #0]
					}
				}
			}
			bits <<= 1;
 8003210:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
		for (int16_t xx = 0; xx < width; xx++) {
 800321a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800321e:	b29b      	uxth	r3, r3
 8003220:	3301      	adds	r3, #1
 8003222:	b29b      	uxth	r3, r3
 8003224:	853b      	strh	r3, [r7, #40]	@ 0x28
 8003226:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 800322a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800322e:	429a      	cmp	r2, r3
 8003230:	db96      	blt.n	8003160 <drawCharIntoFramebuffer+0x74>
	for (int16_t yy = 0; yy < height; yy++) {
 8003232:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8003236:	b29b      	uxth	r3, r3
 8003238:	3301      	adds	r3, #1
 800323a:	b29b      	uxth	r3, r3
 800323c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800323e:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8003242:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8003246:	429a      	cmp	r2, r3
 8003248:	db87      	blt.n	800315a <drawCharIntoFramebuffer+0x6e>
		}
	}

	return (uint16_t)xadv;
 800324a:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800324e:	b29b      	uxth	r3, r3
}
 8003250:	4618      	mov	r0, r3
 8003252:	3734      	adds	r7, #52	@ 0x34
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <drawStringIntoFramebuffer>:
	}
	return font->yAdvance;
}

uint16_t drawStringIntoFramebuffer(char* buffer, const GFXfont *font, uint16_t color, uint16_t stringxpos, uint16_t stringypos,
		uint8_t positioning, uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 800325c:	b590      	push	{r4, r7, lr}
 800325e:	b08d      	sub	sp, #52	@ 0x34
 8003260:	af06      	add	r7, sp, #24
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	4611      	mov	r1, r2
 8003268:	461a      	mov	r2, r3
 800326a:	460b      	mov	r3, r1
 800326c:	80fb      	strh	r3, [r7, #6]
 800326e:	4613      	mov	r3, r2
 8003270:	80bb      	strh	r3, [r7, #4]
	if (positioning & CENTER_OBJECT) {
 8003272:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d007      	beq.n	800328e <drawStringIntoFramebuffer+0x32>
		getStringCenter(&stringxpos, &stringypos, buffer, font);
 800327e:	1d38      	adds	r0, r7, #4
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003288:	f7ff feaf 	bl	8002fea <getStringCenter>
 800328c:	e00c      	b.n	80032a8 <drawStringIntoFramebuffer+0x4c>
	} else if (positioning & LEFTDRAW_OBJECT) {
 800328e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	2b00      	cmp	r3, #0
 8003298:	d006      	beq.n	80032a8 <drawStringIntoFramebuffer+0x4c>
		getStringLeft(&stringxpos, &stringypos, buffer, font);
 800329a:	1d38      	adds	r0, r7, #4
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80032a4:	f7ff fed6 	bl	8003054 <getStringLeft>
	}
	uint16_t xAdvance = 0;
 80032a8:	2300      	movs	r3, #0
 80032aa:	82fb      	strh	r3, [r7, #22]
	uint16_t buffersize = 0;
 80032ac:	2300      	movs	r3, #0
 80032ae:	82bb      	strh	r3, [r7, #20]
	while (buffer[++buffersize]) {};
 80032b0:	bf00      	nop
 80032b2:	8abb      	ldrh	r3, [r7, #20]
 80032b4:	3301      	adds	r3, #1
 80032b6:	82bb      	strh	r3, [r7, #20]
 80032b8:	8abb      	ldrh	r3, [r7, #20]
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	4413      	add	r3, r2
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1f6      	bne.n	80032b2 <drawStringIntoFramebuffer+0x56>
	for (int i = buffersize - 1; i >= 0; i--) {
 80032c4:	8abb      	ldrh	r3, [r7, #20]
 80032c6:	3b01      	subs	r3, #1
 80032c8:	613b      	str	r3, [r7, #16]
 80032ca:	e036      	b.n	800333a <drawStringIntoFramebuffer+0xde>
		if ((stringxpos + xAdvance) > (xstart + framewidth)) {
 80032cc:	88bb      	ldrh	r3, [r7, #4]
 80032ce:	461a      	mov	r2, r3
 80032d0:	8afb      	ldrh	r3, [r7, #22]
 80032d2:	441a      	add	r2, r3
 80032d4:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 80032d6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80032d8:	440b      	add	r3, r1
 80032da:	429a      	cmp	r2, r3
 80032dc:	dd0d      	ble.n	80032fa <drawStringIntoFramebuffer+0x9e>
			xAdvance += getCharXadv(buffer[i], font);
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	4413      	add	r3, r2
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	68b9      	ldr	r1, [r7, #8]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7ff fee6 	bl	80030ba <getCharXadv>
 80032ee:	4603      	mov	r3, r0
 80032f0:	461a      	mov	r2, r3
 80032f2:	8afb      	ldrh	r3, [r7, #22]
 80032f4:	4413      	add	r3, r2
 80032f6:	82fb      	strh	r3, [r7, #22]
			break;
 80032f8:	e022      	b.n	8003340 <drawStringIntoFramebuffer+0xe4>
		}
		xAdvance += drawCharIntoFramebuffer(buffer[i], font, color, stringxpos + xAdvance, stringypos, NO_CENTER_OBJECT, framebuffer, framewidth, xstart);
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	4413      	add	r3, r2
 8003300:	7818      	ldrb	r0, [r3, #0]
 8003302:	88ba      	ldrh	r2, [r7, #4]
 8003304:	8afb      	ldrh	r3, [r7, #22]
 8003306:	4413      	add	r3, r2
 8003308:	b29c      	uxth	r4, r3
 800330a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800330c:	88f9      	ldrh	r1, [r7, #6]
 800330e:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8003310:	9204      	str	r2, [sp, #16]
 8003312:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003314:	9203      	str	r2, [sp, #12]
 8003316:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003318:	9202      	str	r2, [sp, #8]
 800331a:	2200      	movs	r2, #0
 800331c:	9201      	str	r2, [sp, #4]
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	4623      	mov	r3, r4
 8003322:	460a      	mov	r2, r1
 8003324:	68b9      	ldr	r1, [r7, #8]
 8003326:	f7ff fee1 	bl	80030ec <drawCharIntoFramebuffer>
 800332a:	4603      	mov	r3, r0
 800332c:	461a      	mov	r2, r3
 800332e:	8afb      	ldrh	r3, [r7, #22]
 8003330:	4413      	add	r3, r2
 8003332:	82fb      	strh	r3, [r7, #22]
	for (int i = buffersize - 1; i >= 0; i--) {
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	3b01      	subs	r3, #1
 8003338:	613b      	str	r3, [r7, #16]
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	2b00      	cmp	r3, #0
 800333e:	dac5      	bge.n	80032cc <drawStringIntoFramebuffer+0x70>
	}
	return font->yAdvance;
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	7b1b      	ldrb	r3, [r3, #12]
}
 8003344:	4618      	mov	r0, r3
 8003346:	371c      	adds	r7, #28
 8003348:	46bd      	mov	sp, r7
 800334a:	bd90      	pop	{r4, r7, pc}

0800334c <drawImageIntoFramebuffer>:

void drawImageIntoFramebuffer(const char *image, uint16_t length, uint16_t height, uint16_t x, uint16_t y,
		uint8_t positioning, uint16_t *framebuffer, uint16_t framewidth, uint16_t xstart) {
 800334c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003350:	f5ad 7d1c 	sub.w	sp, sp, #624	@ 0x270
 8003354:	af00      	add	r7, sp, #0
 8003356:	f507 761c 	add.w	r6, r7, #624	@ 0x270
 800335a:	f5a6 7619 	sub.w	r6, r6, #612	@ 0x264
 800335e:	6030      	str	r0, [r6, #0]
 8003360:	460e      	mov	r6, r1
 8003362:	4610      	mov	r0, r2
 8003364:	4619      	mov	r1, r3
 8003366:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800336a:	f2a3 2366 	subw	r3, r3, #614	@ 0x266
 800336e:	4632      	mov	r2, r6
 8003370:	801a      	strh	r2, [r3, #0]
 8003372:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8003376:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 800337a:	4602      	mov	r2, r0
 800337c:	801a      	strh	r2, [r3, #0]
 800337e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8003382:	f2a3 236a 	subw	r3, r3, #618	@ 0x26a
 8003386:	460a      	mov	r2, r1
 8003388:	801a      	strh	r2, [r3, #0]
 800338a:	466b      	mov	r3, sp
 800338c:	469a      	mov	sl, r3
	length = 400;
 800338e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8003392:	f2a3 2366 	subw	r3, r3, #614	@ 0x266
 8003396:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800339a:	801a      	strh	r2, [r3, #0]
	height = 215;
 800339c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80033a0:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80033a4:	22d7      	movs	r2, #215	@ 0xd7
 80033a6:	801a      	strh	r2, [r3, #0]
	if (positioning & CENTER_OBJECT) {
 80033a8:	f897 3294 	ldrb.w	r3, [r7, #660]	@ 0x294
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d00f      	beq.n	80033d4 <drawImageIntoFramebuffer+0x88>
		 getRectCenter(&x, &y, length, height);
 80033b4:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80033b8:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80033bc:	8819      	ldrh	r1, [r3, #0]
 80033be:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80033c2:	f2a3 2366 	subw	r3, r3, #614	@ 0x266
 80033c6:	881a      	ldrh	r2, [r3, #0]
 80033c8:	1db8      	adds	r0, r7, #6
 80033ca:	460b      	mov	r3, r1
 80033cc:	f507 7124 	add.w	r1, r7, #656	@ 0x290
 80033d0:	f7ff fde8 	bl	8002fa4 <getRectCenter>
	}
	FIL newfile;
	FRESULT fresult = f_open(&newfile, image, FA_READ);
 80033d4:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80033d8:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 80033dc:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 80033e0:	2201      	movs	r2, #1
 80033e2:	6819      	ldr	r1, [r3, #0]
 80033e4:	f00a fef6 	bl	800e1d4 <f_open>
 80033e8:	4603      	mov	r3, r0
 80033ea:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (fresult == FR_OK) {
 80033ee:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d103      	bne.n	80033fe <drawImageIntoFramebuffer+0xb2>
		USB_Println("the file was opened good\n");
 80033f6:	487e      	ldr	r0, [pc, #504]	@ (80035f0 <drawImageIntoFramebuffer+0x2a4>)
 80033f8:	f7fe ffc2 	bl	8002380 <USB_Println>
 80033fc:	e007      	b.n	800340e <drawImageIntoFramebuffer+0xc2>
	} else {
		USB_Println("failure to open %s\n", image);
 80033fe:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8003402:	f5a3 7319 	sub.w	r3, r3, #612	@ 0x264
 8003406:	6819      	ldr	r1, [r3, #0]
 8003408:	487a      	ldr	r0, [pc, #488]	@ (80035f4 <drawImageIntoFramebuffer+0x2a8>)
 800340a:	f7fe ffb9 	bl	8002380 <USB_Println>
	}
	uint16_t readbuffer[height];
 800340e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8003412:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 8003416:	881e      	ldrh	r6, [r3, #0]
 8003418:	4633      	mov	r3, r6
 800341a:	3b01      	subs	r3, #1
 800341c:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
 8003420:	b2b3      	uxth	r3, r6
 8003422:	2200      	movs	r2, #0
 8003424:	4698      	mov	r8, r3
 8003426:	4691      	mov	r9, r2
 8003428:	f04f 0200 	mov.w	r2, #0
 800342c:	f04f 0300 	mov.w	r3, #0
 8003430:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8003434:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8003438:	ea4f 1208 	mov.w	r2, r8, lsl #4
 800343c:	b2b3      	uxth	r3, r6
 800343e:	2200      	movs	r2, #0
 8003440:	461c      	mov	r4, r3
 8003442:	4615      	mov	r5, r2
 8003444:	f04f 0200 	mov.w	r2, #0
 8003448:	f04f 0300 	mov.w	r3, #0
 800344c:	012b      	lsls	r3, r5, #4
 800344e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8003452:	0122      	lsls	r2, r4, #4
 8003454:	4633      	mov	r3, r6
 8003456:	005b      	lsls	r3, r3, #1
 8003458:	3307      	adds	r3, #7
 800345a:	08db      	lsrs	r3, r3, #3
 800345c:	00db      	lsls	r3, r3, #3
 800345e:	ebad 0d03 	sub.w	sp, sp, r3
 8003462:	466b      	mov	r3, sp
 8003464:	3301      	adds	r3, #1
 8003466:	085b      	lsrs	r3, r3, #1
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	unsigned int br = 0;
 800346e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8003472:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]
	for (int xx = x; xx < x + length; xx++) {
 800347a:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 800347e:	f2a3 236a 	subw	r3, r3, #618	@ 0x26a
 8003482:	881b      	ldrh	r3, [r3, #0]
 8003484:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 8003488:	e093      	b.n	80035b2 <drawImageIntoFramebuffer+0x266>
		f_read(&newfile, (void*)readbuffer, sizeof(readbuffer), &br);
 800348a:	4633      	mov	r3, r6
 800348c:	005a      	lsls	r2, r3, #1
 800348e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003492:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8003496:	f8d7 125c 	ldr.w	r1, [r7, #604]	@ 0x25c
 800349a:	f00b f855 	bl	800e548 <f_read>
		if ((xx >= xstart) & (xx < (xstart + framewidth))) {
 800349e:	f8b7 32a0 	ldrh.w	r3, [r7, #672]	@ 0x2a0
 80034a2:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80034a6:	429a      	cmp	r2, r3
 80034a8:	bfac      	ite	ge
 80034aa:	2301      	movge	r3, #1
 80034ac:	2300      	movlt	r3, #0
 80034ae:	b2da      	uxtb	r2, r3
 80034b0:	f8b7 12a0 	ldrh.w	r1, [r7, #672]	@ 0x2a0
 80034b4:	f8b7 329c 	ldrh.w	r3, [r7, #668]	@ 0x29c
 80034b8:	440b      	add	r3, r1
 80034ba:	f8d7 126c 	ldr.w	r1, [r7, #620]	@ 0x26c
 80034be:	4299      	cmp	r1, r3
 80034c0:	bfb4      	ite	lt
 80034c2:	2301      	movlt	r3, #1
 80034c4:	2300      	movge	r3, #0
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	4013      	ands	r3, r2
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d062      	beq.n	8003596 <drawImageIntoFramebuffer+0x24a>
			for (int i = 0; i < height; i++) {
 80034d0:	2300      	movs	r3, #0
 80034d2:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 80034d6:	e055      	b.n	8003584 <drawImageIntoFramebuffer+0x238>
				//USB_Println("writing to screen, x:%d, y:%d\n",xx, y + i);
				int coordinate = ((xx - xstart) * SCREEN_HEIGHT) + y + i;
 80034d8:	f8b7 32a0 	ldrh.w	r3, [r7, #672]	@ 0x2a0
 80034dc:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80034e0:	1ad2      	subs	r2, r2, r3
 80034e2:	4613      	mov	r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	4413      	add	r3, r2
 80034e8:	019b      	lsls	r3, r3, #6
 80034ea:	461a      	mov	r2, r3
 80034ec:	f8b7 3290 	ldrh.w	r3, [r7, #656]	@ 0x290
 80034f0:	4413      	add	r3, r2
 80034f2:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 80034f6:	4413      	add	r3, r2
 80034f8:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
				char whatbuffer[20];
				itoa(coordinate, whatbuffer, 10);
 80034fc:	f107 0310 	add.w	r3, r7, #16
 8003500:	220a      	movs	r2, #10
 8003502:	4619      	mov	r1, r3
 8003504:	f8d7 0258 	ldr.w	r0, [r7, #600]	@ 0x258
 8003508:	f00b ffaf 	bl	800f46a <itoa>
				strncat(whatbuffer, "\n", 10);
 800350c:	f107 0310 	add.w	r3, r7, #16
 8003510:	4618      	mov	r0, r3
 8003512:	f7fc fe65 	bl	80001e0 <strlen>
 8003516:	4603      	mov	r3, r0
 8003518:	461a      	mov	r2, r3
 800351a:	f107 0310 	add.w	r3, r7, #16
 800351e:	4413      	add	r3, r2
 8003520:	4935      	ldr	r1, [pc, #212]	@ (80035f8 <drawImageIntoFramebuffer+0x2ac>)
 8003522:	461a      	mov	r2, r3
 8003524:	460b      	mov	r3, r1
 8003526:	881b      	ldrh	r3, [r3, #0]
 8003528:	8013      	strh	r3, [r2, #0]
				CDC_Transmit_FS((uint8_t*)whatbuffer, strlen(whatbuffer));
 800352a:	f107 0310 	add.w	r3, r7, #16
 800352e:	4618      	mov	r0, r3
 8003530:	f7fc fe56 	bl	80001e0 <strlen>
 8003534:	4603      	mov	r3, r0
 8003536:	b29a      	uxth	r2, r3
 8003538:	f107 0310 	add.w	r3, r7, #16
 800353c:	4611      	mov	r1, r2
 800353e:	4618      	mov	r0, r3
 8003540:	f00b fb04 	bl	800eb4c <CDC_Transmit_FS>
				framebuffer[(xx - xstart) * SCREEN_HEIGHT + y + i] = readbuffer[i];
 8003544:	f8b7 32a0 	ldrh.w	r3, [r7, #672]	@ 0x2a0
 8003548:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 800354c:	1ad2      	subs	r2, r2, r3
 800354e:	4613      	mov	r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	019b      	lsls	r3, r3, #6
 8003556:	461a      	mov	r2, r3
 8003558:	f8b7 3290 	ldrh.w	r3, [r7, #656]	@ 0x290
 800355c:	441a      	add	r2, r3
 800355e:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8003562:	4413      	add	r3, r2
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	f8d7 2298 	ldr.w	r2, [r7, #664]	@ 0x298
 800356a:	4413      	add	r3, r2
 800356c:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8003570:	f8d7 1268 	ldr.w	r1, [r7, #616]	@ 0x268
 8003574:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8003578:	801a      	strh	r2, [r3, #0]
			for (int i = 0; i < height; i++) {
 800357a:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800357e:	3301      	adds	r3, #1
 8003580:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8003584:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8003588:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 800358c:	881b      	ldrh	r3, [r3, #0]
 800358e:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 8003592:	429a      	cmp	r2, r3
 8003594:	dba0      	blt.n	80034d8 <drawImageIntoFramebuffer+0x18c>
			}
		}
		if (xx > (xstart + framewidth)) {
 8003596:	f8b7 22a0 	ldrh.w	r2, [r7, #672]	@ 0x2a0
 800359a:	f8b7 329c 	ldrh.w	r3, [r7, #668]	@ 0x29c
 800359e:	4413      	add	r3, r2
 80035a0:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80035a4:	429a      	cmp	r2, r3
 80035a6:	dc16      	bgt.n	80035d6 <drawImageIntoFramebuffer+0x28a>
	for (int xx = x; xx < x + length; xx++) {
 80035a8:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 80035ac:	3301      	adds	r3, #1
 80035ae:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
 80035b2:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80035b6:	f2a3 236a 	subw	r3, r3, #618	@ 0x26a
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	461a      	mov	r2, r3
 80035be:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80035c2:	f2a3 2366 	subw	r3, r3, #614	@ 0x266
 80035c6:	881b      	ldrh	r3, [r3, #0]
 80035c8:	4413      	add	r3, r2
 80035ca:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80035ce:	429a      	cmp	r2, r3
 80035d0:	f6ff af5b 	blt.w	800348a <drawImageIntoFramebuffer+0x13e>
 80035d4:	e000      	b.n	80035d8 <drawImageIntoFramebuffer+0x28c>
			break;
 80035d6:	bf00      	nop
		}
	}
	f_close(&newfile);
 80035d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80035dc:	4618      	mov	r0, r3
 80035de:	f00b f970 	bl	800e8c2 <f_close>
 80035e2:	46d5      	mov	sp, sl
}
 80035e4:	bf00      	nop
 80035e6:	f507 771c 	add.w	r7, r7, #624	@ 0x270
 80035ea:	46bd      	mov	sp, r7
 80035ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035f0:	08010098 	.word	0x08010098
 80035f4:	080100b4 	.word	0x080100b4
 80035f8:	080100c8 	.word	0x080100c8

080035fc <setrpmdata>:
DisplayObject* splashobjects[1] = {
		new ImageObject(image, SPLASH_LENGTH, SPLASH_HEIGHT, 240, 160, CENTER_OBJECT, 2)
};
Scene splashScene(splashobjects, 1);

void setrpmdata(char *rpmvalue) {
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af04      	add	r7, sp, #16
 8003602:	6078      	str	r0, [r7, #4]
	strncpy(rpmresult, "", 10);
 8003604:	220a      	movs	r2, #10
 8003606:	4914      	ldr	r1, [pc, #80]	@ (8003658 <setrpmdata+0x5c>)
 8003608:	4814      	ldr	r0, [pc, #80]	@ (800365c <setrpmdata+0x60>)
 800360a:	f00c f888 	bl	800f71e <strncpy>
	strncat(rpmresult, rpmvalue, 10);
 800360e:	220a      	movs	r2, #10
 8003610:	6879      	ldr	r1, [r7, #4]
 8003612:	4812      	ldr	r0, [pc, #72]	@ (800365c <setrpmdata+0x60>)
 8003614:	f00c f870 	bl	800f6f8 <strncat>
	strncat(rpmresult, "RPM", 10);
 8003618:	4810      	ldr	r0, [pc, #64]	@ (800365c <setrpmdata+0x60>)
 800361a:	f7fc fde1 	bl	80001e0 <strlen>
 800361e:	4603      	mov	r3, r0
 8003620:	461a      	mov	r2, r3
 8003622:	4b0e      	ldr	r3, [pc, #56]	@ (800365c <setrpmdata+0x60>)
 8003624:	4413      	add	r3, r2
 8003626:	4a0e      	ldr	r2, [pc, #56]	@ (8003660 <setrpmdata+0x64>)
 8003628:	6810      	ldr	r0, [r2, #0]
 800362a:	6018      	str	r0, [r3, #0]
	((StringObject*)otherobjects[0])->updateString(rpmresult, LEFTDRAW_OBJECT, 0xFFFF, FREE_MONO_BOLD_24PT7B, 420, 260, 1);
 800362c:	4b0d      	ldr	r3, [pc, #52]	@ (8003664 <setrpmdata+0x68>)
 800362e:	6818      	ldr	r0, [r3, #0]
 8003630:	2301      	movs	r3, #1
 8003632:	9303      	str	r3, [sp, #12]
 8003634:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8003638:	9302      	str	r3, [sp, #8]
 800363a:	f44f 73d2 	mov.w	r3, #420	@ 0x1a4
 800363e:	9301      	str	r3, [sp, #4]
 8003640:	4b09      	ldr	r3, [pc, #36]	@ (8003668 <setrpmdata+0x6c>)
 8003642:	9300      	str	r3, [sp, #0]
 8003644:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003648:	2201      	movs	r2, #1
 800364a:	4904      	ldr	r1, [pc, #16]	@ (800365c <setrpmdata+0x60>)
 800364c:	f7ff f99c 	bl	8002988 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>
}
 8003650:	bf00      	nop
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	080100d8 	.word	0x080100d8
 800365c:	20000380 	.word	0x20000380
 8003660:	080100dc 	.word	0x080100dc
 8003664:	200003d0 	.word	0x200003d0
 8003668:	08013414 	.word	0x08013414

0800366c <settempdata>:

void settempdata(char *tempvalue) {
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af04      	add	r7, sp, #16
 8003672:	6078      	str	r0, [r7, #4]
	strncpy(tempresult, "", 10);
 8003674:	220a      	movs	r2, #10
 8003676:	490f      	ldr	r1, [pc, #60]	@ (80036b4 <settempdata+0x48>)
 8003678:	480f      	ldr	r0, [pc, #60]	@ (80036b8 <settempdata+0x4c>)
 800367a:	f00c f850 	bl	800f71e <strncpy>
	strncat(tempresult, tempvalue, 10);
 800367e:	220a      	movs	r2, #10
 8003680:	6879      	ldr	r1, [r7, #4]
 8003682:	480d      	ldr	r0, [pc, #52]	@ (80036b8 <settempdata+0x4c>)
 8003684:	f00c f838 	bl	800f6f8 <strncat>
	((StringObject*)otherobjects[1])->updateString(tempresult, CENTER_OBJECT, 0xFFFF, FREE_SANS_18PT7B, 350, 100, 3);
 8003688:	4b0c      	ldr	r3, [pc, #48]	@ (80036bc <settempdata+0x50>)
 800368a:	6858      	ldr	r0, [r3, #4]
 800368c:	2303      	movs	r3, #3
 800368e:	9303      	str	r3, [sp, #12]
 8003690:	2364      	movs	r3, #100	@ 0x64
 8003692:	9302      	str	r3, [sp, #8]
 8003694:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 8003698:	9301      	str	r3, [sp, #4]
 800369a:	4b09      	ldr	r3, [pc, #36]	@ (80036c0 <settempdata+0x54>)
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80036a2:	2202      	movs	r2, #2
 80036a4:	4904      	ldr	r1, [pc, #16]	@ (80036b8 <settempdata+0x4c>)
 80036a6:	f7ff f96f 	bl	8002988 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>

}
 80036aa:	bf00      	nop
 80036ac:	3708      	adds	r7, #8
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	080100d8 	.word	0x080100d8
 80036b8:	20000394 	.word	0x20000394
 80036bc:	200003d0 	.word	0x200003d0
 80036c0:	080115bc 	.word	0x080115bc

080036c4 <setgeardata>:

void setgeardata(char *gearvalue) {
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af04      	add	r7, sp, #16
 80036ca:	6078      	str	r0, [r7, #4]
	strncpy(gearresult, "", 10);
 80036cc:	220a      	movs	r2, #10
 80036ce:	490e      	ldr	r1, [pc, #56]	@ (8003708 <setgeardata+0x44>)
 80036d0:	480e      	ldr	r0, [pc, #56]	@ (800370c <setgeardata+0x48>)
 80036d2:	f00c f824 	bl	800f71e <strncpy>
	strncat(gearresult, gearvalue, 10);
 80036d6:	220a      	movs	r2, #10
 80036d8:	6879      	ldr	r1, [r7, #4]
 80036da:	480c      	ldr	r0, [pc, #48]	@ (800370c <setgeardata+0x48>)
 80036dc:	f00c f80c 	bl	800f6f8 <strncat>
	((StringObject*)otherobjects[3])->updateString(gearresult, CENTER_OBJECT, 0xFFFF, GEARFONT, 100, 240, 2);
 80036e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003710 <setgeardata+0x4c>)
 80036e2:	68d8      	ldr	r0, [r3, #12]
 80036e4:	2302      	movs	r3, #2
 80036e6:	9303      	str	r3, [sp, #12]
 80036e8:	23f0      	movs	r3, #240	@ 0xf0
 80036ea:	9302      	str	r3, [sp, #8]
 80036ec:	2364      	movs	r3, #100	@ 0x64
 80036ee:	9301      	str	r3, [sp, #4]
 80036f0:	4b08      	ldr	r3, [pc, #32]	@ (8003714 <setgeardata+0x50>)
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80036f8:	2202      	movs	r2, #2
 80036fa:	4904      	ldr	r1, [pc, #16]	@ (800370c <setgeardata+0x48>)
 80036fc:	f7ff f944 	bl	8002988 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>
}
 8003700:	bf00      	nop
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	080100d8 	.word	0x080100d8
 800370c:	20000008 	.word	0x20000008
 8003710:	200003d0 	.word	0x200003d0
 8003714:	08017820 	.word	0x08017820

08003718 <setbattdata>:

void setbattdata(char *battvalue) {
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af04      	add	r7, sp, #16
 800371e:	6078      	str	r0, [r7, #4]
	strncpy(battresult, "", 10);
 8003720:	220a      	movs	r2, #10
 8003722:	490f      	ldr	r1, [pc, #60]	@ (8003760 <setbattdata+0x48>)
 8003724:	480f      	ldr	r0, [pc, #60]	@ (8003764 <setbattdata+0x4c>)
 8003726:	f00b fffa 	bl	800f71e <strncpy>
	strncat(battresult, battvalue, 10);
 800372a:	220a      	movs	r2, #10
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	480d      	ldr	r0, [pc, #52]	@ (8003764 <setbattdata+0x4c>)
 8003730:	f00b ffe2 	bl	800f6f8 <strncat>
	((StringObject*)otherobjects[2])->updateString(battresult, CENTER_OBJECT, 0xFFFF, FREE_SANS_18PT7B, 350, 60, 6);
 8003734:	4b0c      	ldr	r3, [pc, #48]	@ (8003768 <setbattdata+0x50>)
 8003736:	6898      	ldr	r0, [r3, #8]
 8003738:	2306      	movs	r3, #6
 800373a:	9303      	str	r3, [sp, #12]
 800373c:	233c      	movs	r3, #60	@ 0x3c
 800373e:	9302      	str	r3, [sp, #8]
 8003740:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 8003744:	9301      	str	r3, [sp, #4]
 8003746:	4b09      	ldr	r3, [pc, #36]	@ (800376c <setbattdata+0x54>)
 8003748:	9300      	str	r3, [sp, #0]
 800374a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800374e:	2202      	movs	r2, #2
 8003750:	4904      	ldr	r1, [pc, #16]	@ (8003764 <setbattdata+0x4c>)
 8003752:	f7ff f919 	bl	8002988 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>
}
 8003756:	bf00      	nop
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	080100d8 	.word	0x080100d8
 8003764:	200003bc 	.word	0x200003bc
 8003768:	200003d0 	.word	0x200003d0
 800376c:	080115bc 	.word	0x080115bc

08003770 <setspeeddata>:

void setspeeddata(char *speedvalue) {
 8003770:	b580      	push	{r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af04      	add	r7, sp, #16
 8003776:	6078      	str	r0, [r7, #4]
	strncpy(speedresult, "", 10);
 8003778:	220a      	movs	r2, #10
 800377a:	490e      	ldr	r1, [pc, #56]	@ (80037b4 <setspeeddata+0x44>)
 800377c:	480e      	ldr	r0, [pc, #56]	@ (80037b8 <setspeeddata+0x48>)
 800377e:	f00b ffce 	bl	800f71e <strncpy>
	strncat(speedresult, speedvalue, 10);
 8003782:	220a      	movs	r2, #10
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	480c      	ldr	r0, [pc, #48]	@ (80037b8 <setspeeddata+0x48>)
 8003788:	f00b ffb6 	bl	800f6f8 <strncat>
	((StringObject*)otherobjects[6])->updateString(speedresult, NO_CENTER_OBJECT, 0xFFFF, FREE_SANS_18PT7B, 100, 80, 7);
 800378c:	4b0b      	ldr	r3, [pc, #44]	@ (80037bc <setspeeddata+0x4c>)
 800378e:	6998      	ldr	r0, [r3, #24]
 8003790:	2307      	movs	r3, #7
 8003792:	9303      	str	r3, [sp, #12]
 8003794:	2350      	movs	r3, #80	@ 0x50
 8003796:	9302      	str	r3, [sp, #8]
 8003798:	2364      	movs	r3, #100	@ 0x64
 800379a:	9301      	str	r3, [sp, #4]
 800379c:	4b08      	ldr	r3, [pc, #32]	@ (80037c0 <setspeeddata+0x50>)
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80037a4:	2200      	movs	r2, #0
 80037a6:	4904      	ldr	r1, [pc, #16]	@ (80037b8 <setspeeddata+0x48>)
 80037a8:	f7ff f8ee 	bl	8002988 <_ZN12StringObject12updateStringEPchtPK7GFXfonttth>
}
 80037ac:	bf00      	nop
 80037ae:	3708      	adds	r7, #8
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	080100d8 	.word	0x080100d8
 80037b8:	200003a8 	.word	0x200003a8
 80037bc:	200003d0 	.word	0x200003d0
 80037c0:	080115bc 	.word	0x080115bc

080037c4 <domainscreen>:

void domainscreen() {
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
	myScene2.drawScene();
 80037c8:	4804      	ldr	r0, [pc, #16]	@ (80037dc <domainscreen+0x18>)
 80037ca:	f7fe fe6f 	bl	80024ac <_ZN5Scene9drawSceneEv>
	myScene2.setScene(otherobjects, 7);
 80037ce:	2207      	movs	r2, #7
 80037d0:	4903      	ldr	r1, [pc, #12]	@ (80037e0 <domainscreen+0x1c>)
 80037d2:	4802      	ldr	r0, [pc, #8]	@ (80037dc <domainscreen+0x18>)
 80037d4:	f7fe fe36 	bl	8002444 <_ZN5Scene8setSceneEPP13DisplayObjecth>
}
 80037d8:	bf00      	nop
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	200003ec 	.word	0x200003ec
 80037e0:	200003d0 	.word	0x200003d0

080037e4 <_Z41__static_initialization_and_destruction_0v>:

void dosplashscene() {
	splashScene.drawScene();
	splashScene.setScene(splashobjects, 1);
}
 80037e4:	b590      	push	{r4, r7, lr}
 80037e6:	b085      	sub	sp, #20
 80037e8:	af04      	add	r7, sp, #16
		new StringObject(420, 260, 0xFFFF, FREE_MONO_BOLD_24PT7B, LEFTDRAW_OBJECT, rpmresult, 1),
 80037ea:	2018      	movs	r0, #24
 80037ec:	f00b fe02 	bl	800f3f4 <_Znwj>
 80037f0:	4603      	mov	r3, r0
 80037f2:	461c      	mov	r4, r3
 80037f4:	2301      	movs	r3, #1
 80037f6:	9303      	str	r3, [sp, #12]
 80037f8:	4b5e      	ldr	r3, [pc, #376]	@ (8003974 <_Z41__static_initialization_and_destruction_0v+0x190>)
 80037fa:	9302      	str	r3, [sp, #8]
 80037fc:	2301      	movs	r3, #1
 80037fe:	9301      	str	r3, [sp, #4]
 8003800:	4b5d      	ldr	r3, [pc, #372]	@ (8003978 <_Z41__static_initialization_and_destruction_0v+0x194>)
 8003802:	9300      	str	r3, [sp, #0]
 8003804:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003808:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800380c:	f44f 71d2 	mov.w	r1, #420	@ 0x1a4
 8003810:	4620      	mov	r0, r4
 8003812:	f7ff f847 	bl	80028a4 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003816:	4b59      	ldr	r3, [pc, #356]	@ (800397c <_Z41__static_initialization_and_destruction_0v+0x198>)
 8003818:	601c      	str	r4, [r3, #0]
		new StringObject(350, 100, 0xFFFF, FREE_SANS_18PT7B, CENTER_OBJECT, tempresult, 3),
 800381a:	2018      	movs	r0, #24
 800381c:	f00b fdea 	bl	800f3f4 <_Znwj>
 8003820:	4603      	mov	r3, r0
 8003822:	461c      	mov	r4, r3
 8003824:	2303      	movs	r3, #3
 8003826:	9303      	str	r3, [sp, #12]
 8003828:	4b55      	ldr	r3, [pc, #340]	@ (8003980 <_Z41__static_initialization_and_destruction_0v+0x19c>)
 800382a:	9302      	str	r3, [sp, #8]
 800382c:	2302      	movs	r3, #2
 800382e:	9301      	str	r3, [sp, #4]
 8003830:	4b54      	ldr	r3, [pc, #336]	@ (8003984 <_Z41__static_initialization_and_destruction_0v+0x1a0>)
 8003832:	9300      	str	r3, [sp, #0]
 8003834:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003838:	2264      	movs	r2, #100	@ 0x64
 800383a:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 800383e:	4620      	mov	r0, r4
 8003840:	f7ff f830 	bl	80028a4 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003844:	4b4d      	ldr	r3, [pc, #308]	@ (800397c <_Z41__static_initialization_and_destruction_0v+0x198>)
 8003846:	605c      	str	r4, [r3, #4]
		new StringObject(350, 60, 0xFFFF, FREE_SANS_18PT7B, CENTER_OBJECT, battresult, 6),
 8003848:	2018      	movs	r0, #24
 800384a:	f00b fdd3 	bl	800f3f4 <_Znwj>
 800384e:	4603      	mov	r3, r0
 8003850:	461c      	mov	r4, r3
 8003852:	2306      	movs	r3, #6
 8003854:	9303      	str	r3, [sp, #12]
 8003856:	4b4c      	ldr	r3, [pc, #304]	@ (8003988 <_Z41__static_initialization_and_destruction_0v+0x1a4>)
 8003858:	9302      	str	r3, [sp, #8]
 800385a:	2302      	movs	r3, #2
 800385c:	9301      	str	r3, [sp, #4]
 800385e:	4b49      	ldr	r3, [pc, #292]	@ (8003984 <_Z41__static_initialization_and_destruction_0v+0x1a0>)
 8003860:	9300      	str	r3, [sp, #0]
 8003862:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003866:	223c      	movs	r2, #60	@ 0x3c
 8003868:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 800386c:	4620      	mov	r0, r4
 800386e:	f7ff f819 	bl	80028a4 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003872:	4b42      	ldr	r3, [pc, #264]	@ (800397c <_Z41__static_initialization_and_destruction_0v+0x198>)
 8003874:	609c      	str	r4, [r3, #8]
		new StringObject(100, 240, 0xFFFF, GEARFONT, CENTER_OBJECT, gearresult, 2),
 8003876:	2018      	movs	r0, #24
 8003878:	f00b fdbc 	bl	800f3f4 <_Znwj>
 800387c:	4603      	mov	r3, r0
 800387e:	461c      	mov	r4, r3
 8003880:	2302      	movs	r3, #2
 8003882:	9303      	str	r3, [sp, #12]
 8003884:	4b41      	ldr	r3, [pc, #260]	@ (800398c <_Z41__static_initialization_and_destruction_0v+0x1a8>)
 8003886:	9302      	str	r3, [sp, #8]
 8003888:	2302      	movs	r3, #2
 800388a:	9301      	str	r3, [sp, #4]
 800388c:	4b40      	ldr	r3, [pc, #256]	@ (8003990 <_Z41__static_initialization_and_destruction_0v+0x1ac>)
 800388e:	9300      	str	r3, [sp, #0]
 8003890:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003894:	22f0      	movs	r2, #240	@ 0xf0
 8003896:	2164      	movs	r1, #100	@ 0x64
 8003898:	4620      	mov	r0, r4
 800389a:	f7ff f803 	bl	80028a4 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 800389e:	4b37      	ldr	r3, [pc, #220]	@ (800397c <_Z41__static_initialization_and_destruction_0v+0x198>)
 80038a0:	60dc      	str	r4, [r3, #12]
		new StringObject(395, 130, 0xFFFF, ICONFONT, CENTER_OBJECT, tempicon, 4),
 80038a2:	2018      	movs	r0, #24
 80038a4:	f00b fda6 	bl	800f3f4 <_Znwj>
 80038a8:	4603      	mov	r3, r0
 80038aa:	461c      	mov	r4, r3
 80038ac:	2304      	movs	r3, #4
 80038ae:	9303      	str	r3, [sp, #12]
 80038b0:	4b38      	ldr	r3, [pc, #224]	@ (8003994 <_Z41__static_initialization_and_destruction_0v+0x1b0>)
 80038b2:	9302      	str	r3, [sp, #8]
 80038b4:	2302      	movs	r3, #2
 80038b6:	9301      	str	r3, [sp, #4]
 80038b8:	4b37      	ldr	r3, [pc, #220]	@ (8003998 <_Z41__static_initialization_and_destruction_0v+0x1b4>)
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80038c0:	2282      	movs	r2, #130	@ 0x82
 80038c2:	f240 118b 	movw	r1, #395	@ 0x18b
 80038c6:	4620      	mov	r0, r4
 80038c8:	f7fe ffec 	bl	80028a4 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 80038cc:	4b2b      	ldr	r3, [pc, #172]	@ (800397c <_Z41__static_initialization_and_destruction_0v+0x198>)
 80038ce:	611c      	str	r4, [r3, #16]
		new StringObject(400, 90, 0xFFFF, ICONFONT, CENTER_OBJECT, batticon, 5),
 80038d0:	2018      	movs	r0, #24
 80038d2:	f00b fd8f 	bl	800f3f4 <_Znwj>
 80038d6:	4603      	mov	r3, r0
 80038d8:	461c      	mov	r4, r3
 80038da:	2305      	movs	r3, #5
 80038dc:	9303      	str	r3, [sp, #12]
 80038de:	4b2f      	ldr	r3, [pc, #188]	@ (800399c <_Z41__static_initialization_and_destruction_0v+0x1b8>)
 80038e0:	9302      	str	r3, [sp, #8]
 80038e2:	2302      	movs	r3, #2
 80038e4:	9301      	str	r3, [sp, #4]
 80038e6:	4b2c      	ldr	r3, [pc, #176]	@ (8003998 <_Z41__static_initialization_and_destruction_0v+0x1b4>)
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80038ee:	225a      	movs	r2, #90	@ 0x5a
 80038f0:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80038f4:	4620      	mov	r0, r4
 80038f6:	f7fe ffd5 	bl	80028a4 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 80038fa:	4b20      	ldr	r3, [pc, #128]	@ (800397c <_Z41__static_initialization_and_destruction_0v+0x198>)
 80038fc:	615c      	str	r4, [r3, #20]
		new StringObject(100, 80, 0xFFFF, FREE_SANS_18PT7B, NO_CENTER_OBJECT, speedresult, 7)
 80038fe:	2018      	movs	r0, #24
 8003900:	f00b fd78 	bl	800f3f4 <_Znwj>
 8003904:	4603      	mov	r3, r0
 8003906:	461c      	mov	r4, r3
 8003908:	2307      	movs	r3, #7
 800390a:	9303      	str	r3, [sp, #12]
 800390c:	4b24      	ldr	r3, [pc, #144]	@ (80039a0 <_Z41__static_initialization_and_destruction_0v+0x1bc>)
 800390e:	9302      	str	r3, [sp, #8]
 8003910:	2300      	movs	r3, #0
 8003912:	9301      	str	r3, [sp, #4]
 8003914:	4b1b      	ldr	r3, [pc, #108]	@ (8003984 <_Z41__static_initialization_and_destruction_0v+0x1a0>)
 8003916:	9300      	str	r3, [sp, #0]
 8003918:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800391c:	2250      	movs	r2, #80	@ 0x50
 800391e:	2164      	movs	r1, #100	@ 0x64
 8003920:	4620      	mov	r0, r4
 8003922:	f7fe ffbf 	bl	80028a4 <_ZN12StringObjectC1EtttPK7GFXfonthPch>
};
 8003926:	4b15      	ldr	r3, [pc, #84]	@ (800397c <_Z41__static_initialization_and_destruction_0v+0x198>)
 8003928:	619c      	str	r4, [r3, #24]
Scene myScene2(otherobjects, 6);
 800392a:	2206      	movs	r2, #6
 800392c:	4913      	ldr	r1, [pc, #76]	@ (800397c <_Z41__static_initialization_and_destruction_0v+0x198>)
 800392e:	481d      	ldr	r0, [pc, #116]	@ (80039a4 <_Z41__static_initialization_and_destruction_0v+0x1c0>)
 8003930:	f7fe fd76 	bl	8002420 <_ZN5SceneC1EPP13DisplayObjecth>
		new ImageObject(image, SPLASH_LENGTH, SPLASH_HEIGHT, 240, 160, CENTER_OBJECT, 2)
 8003934:	2014      	movs	r0, #20
 8003936:	f00b fd5d 	bl	800f3f4 <_Znwj>
 800393a:	4603      	mov	r3, r0
 800393c:	461c      	mov	r4, r3
 800393e:	4b1a      	ldr	r3, [pc, #104]	@ (80039a8 <_Z41__static_initialization_and_destruction_0v+0x1c4>)
 8003940:	6819      	ldr	r1, [r3, #0]
 8003942:	2302      	movs	r3, #2
 8003944:	9303      	str	r3, [sp, #12]
 8003946:	2302      	movs	r3, #2
 8003948:	9302      	str	r3, [sp, #8]
 800394a:	23a0      	movs	r3, #160	@ 0xa0
 800394c:	9301      	str	r3, [sp, #4]
 800394e:	23f0      	movs	r3, #240	@ 0xf0
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	23d7      	movs	r3, #215	@ 0xd7
 8003954:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8003958:	4620      	mov	r0, r4
 800395a:	f7ff f847 	bl	80029ec <_ZN11ImageObjectC1EPctttthh>
};
 800395e:	4b13      	ldr	r3, [pc, #76]	@ (80039ac <_Z41__static_initialization_and_destruction_0v+0x1c8>)
 8003960:	601c      	str	r4, [r3, #0]
Scene splashScene(splashobjects, 1);
 8003962:	2201      	movs	r2, #1
 8003964:	4911      	ldr	r1, [pc, #68]	@ (80039ac <_Z41__static_initialization_and_destruction_0v+0x1c8>)
 8003966:	4812      	ldr	r0, [pc, #72]	@ (80039b0 <_Z41__static_initialization_and_destruction_0v+0x1cc>)
 8003968:	f7fe fd5a 	bl	8002420 <_ZN5SceneC1EPP13DisplayObjecth>
}
 800396c:	bf00      	nop
 800396e:	3704      	adds	r7, #4
 8003970:	46bd      	mov	sp, r7
 8003972:	bd90      	pop	{r4, r7, pc}
 8003974:	20000380 	.word	0x20000380
 8003978:	08013414 	.word	0x08013414
 800397c:	200003d0 	.word	0x200003d0
 8003980:	20000394 	.word	0x20000394
 8003984:	080115bc 	.word	0x080115bc
 8003988:	200003bc 	.word	0x200003bc
 800398c:	20000008 	.word	0x20000008
 8003990:	08017820 	.word	0x08017820
 8003994:	2000001c 	.word	0x2000001c
 8003998:	08017ab4 	.word	0x08017ab4
 800399c:	20000020 	.word	0x20000020
 80039a0:	200003a8 	.word	0x200003a8
 80039a4:	200003ec 	.word	0x200003ec
 80039a8:	20000024 	.word	0x20000024
 80039ac:	200003f4 	.word	0x200003f4
 80039b0:	200003f8 	.word	0x200003f8

080039b4 <_GLOBAL__sub_I_epd_bitmap_allArray>:
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	f7ff ff14 	bl	80037e4 <_Z41__static_initialization_and_destruction_0v>
 80039bc:	bd80      	pop	{r7, pc}

080039be <_ZN7MCP2515C1EP19__SPI_HandleTypeDefmP12GPIO_TypeDefh>:
const struct MCP2515::RXBn_REGS MCP2515::RXB[N_RXBUFFERS] = {
    {MCP_RXB0CTRL, MCP_RXB0SIDH, MCP_RXB0DATA, CANINTF_RX0IF},
    {MCP_RXB1CTRL, MCP_RXB1SIDH, MCP_RXB1DATA, CANINTF_RX1IF}
};

MCP2515::MCP2515(SPI_HandleTypeDef* _SPI_CAN, const  uint32_t _SPI_TIMEOUT, GPIO_TypeDef* _CS_Port, const uint8_t _CS_Pin)
 80039be:	b580      	push	{r7, lr}
 80039c0:	b084      	sub	sp, #16
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	60f8      	str	r0, [r7, #12]
 80039c6:	60b9      	str	r1, [r7, #8]
 80039c8:	607a      	str	r2, [r7, #4]
 80039ca:	603b      	str	r3, [r7, #0]
{
	SPI_CS_PORT 	= _CS_Port;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	683a      	ldr	r2, [r7, #0]
 80039d0:	609a      	str	r2, [r3, #8]
    SPI_CS_PIN 		= _CS_Pin;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	7e3a      	ldrb	r2, [r7, #24]
 80039d6:	731a      	strb	r2, [r3, #12]
    SPI_CAN 		= _SPI_CAN;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	68ba      	ldr	r2, [r7, #8]
 80039dc:	601a      	str	r2, [r3, #0]
    SPI_TIMEOUT		= _SPI_TIMEOUT;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	605a      	str	r2, [r3, #4]
    endSPI();
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f000 f839 	bl	8003a5c <_ZN7MCP25156endSPIEv>
}
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	4618      	mov	r0, r3
 80039ee:	3710      	adds	r7, #16
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <_ZN7MCP25156SPI_TxEh>:



/* SPI Tx */
void MCP2515::SPI_Tx(uint8_t data)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	460b      	mov	r3, r1
 80039fe:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6818      	ldr	r0, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	1cf9      	adds	r1, r7, #3
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f003 fb71 	bl	80070f2 <HAL_SPI_Transmit>
}
 8003a10:	bf00      	nop
 8003a12:	3708      	adds	r7, #8
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <_ZN7MCP25156SPI_RxEv>:

/* SPI Rx */
uint8_t MCP2515::SPI_Rx(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
	uint8_t retVal;
	HAL_SPI_Receive(SPI_CAN, &retVal, 1, SPI_TIMEOUT);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6818      	ldr	r0, [r3, #0]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f107 010f 	add.w	r1, r7, #15
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	f003 fca4 	bl	800737a <HAL_SPI_Receive>
	return retVal;
 8003a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <_ZN7MCP25158startSPIEv>:

void MCP2515::startSPI() {
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_RESET);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6898      	ldr	r0, [r3, #8]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	7b1b      	ldrb	r3, [r3, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	4619      	mov	r1, r3
 8003a50:	f001 fc12 	bl	8005278 <HAL_GPIO_WritePin>
}
 8003a54:	bf00      	nop
 8003a56:	3708      	adds	r7, #8
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <_ZN7MCP25156endSPIEv>:

void MCP2515::endSPI() {
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SPI_CS_PORT, SPI_CS_PIN, GPIO_PIN_SET);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6898      	ldr	r0, [r3, #8]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	7b1b      	ldrb	r3, [r3, #12]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	4619      	mov	r1, r3
 8003a70:	f001 fc02 	bl	8005278 <HAL_GPIO_WritePin>
}
 8003a74:	bf00      	nop
 8003a76:	3708      	adds	r7, #8
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <_ZN7MCP25155resetEv>:

MCP2515::ERROR MCP2515::reset(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b08c      	sub	sp, #48	@ 0x30
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
	startSPI();
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f7ff ffd9 	bl	8003a3c <_ZN7MCP25158startSPIEv>
	SPI_Tx(INSTRUCTION_RESET);
 8003a8a:	21c0      	movs	r1, #192	@ 0xc0
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f7ff ffb1 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
	endSPI();
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7ff ffe2 	bl	8003a5c <_ZN7MCP25156endSPIEv>

    uint8_t zeros[14];
    memset(zeros, 0, sizeof(zeros));
 8003a98:	f107 0314 	add.w	r3, r7, #20
 8003a9c:	220e      	movs	r2, #14
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f00b fe21 	bl	800f6e8 <memset>

    setRegisters(MCP_TXB0CTRL, zeros, 14);
 8003aa6:	f107 0214 	add.w	r2, r7, #20
 8003aaa:	230e      	movs	r3, #14
 8003aac:	2130      	movs	r1, #48	@ 0x30
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f8ec 	bl	8003c8c <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>
    setRegisters(MCP_TXB1CTRL, zeros, 14);
 8003ab4:	f107 0214 	add.w	r2, r7, #20
 8003ab8:	230e      	movs	r3, #14
 8003aba:	2140      	movs	r1, #64	@ 0x40
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 f8e5 	bl	8003c8c <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>
    setRegisters(MCP_TXB2CTRL, zeros, 14);
 8003ac2:	f107 0214 	add.w	r2, r7, #20
 8003ac6:	230e      	movs	r3, #14
 8003ac8:	2150      	movs	r1, #80	@ 0x50
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f8de 	bl	8003c8c <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>

    setRegister(MCP_RXB0CTRL, 0);
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	2160      	movs	r1, #96	@ 0x60
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 f8b9 	bl	8003c4c <_ZN7MCP251511setRegisterENS_8REGISTEREh>
    setRegister(MCP_RXB1CTRL, 0);
 8003ada:	2200      	movs	r2, #0
 8003adc:	2170      	movs	r1, #112	@ 0x70
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f8b4 	bl	8003c4c <_ZN7MCP251511setRegisterENS_8REGISTEREh>

    setRegister(MCP_CANINTE, CANINTF_RX0IF | CANINTF_RX1IF | CANINTF_ERRIF | CANINTF_MERRF);
 8003ae4:	22a3      	movs	r2, #163	@ 0xa3
 8003ae6:	212b      	movs	r1, #43	@ 0x2b
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 f8af 	bl	8003c4c <_ZN7MCP251511setRegisterENS_8REGISTEREh>

    // receives all valid messages using either Standard or Extended Identifiers that
    // meet filter criteria. RXF0 is applied for RXB0, RXF1 is applied for RXB1
    modifyRegister(MCP_RXB0CTRL,
 8003aee:	2304      	movs	r3, #4
 8003af0:	2267      	movs	r2, #103	@ 0x67
 8003af2:	2160      	movs	r1, #96	@ 0x60
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 f8f8 	bl	8003cea <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>
                   RXBnCTRL_RXM_MASK | RXB0CTRL_BUKT | RXB0CTRL_FILHIT_MASK,
                   RXBnCTRL_RXM_STDEXT | RXB0CTRL_BUKT | RXB0CTRL_FILHIT);
    modifyRegister(MCP_RXB1CTRL,
 8003afa:	2301      	movs	r3, #1
 8003afc:	2267      	movs	r2, #103	@ 0x67
 8003afe:	2170      	movs	r1, #112	@ 0x70
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 f8f2 	bl	8003cea <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>
                   RXBnCTRL_RXM_STDEXT | RXB1CTRL_FILHIT);

    // clear filters and masks
    // do not filter any standard frames for RXF0 used by RXB0
    // do not filter any extended frames for RXF1 used by RXB1
    RXF filters[] = {RXF0, RXF1, RXF2, RXF3, RXF4, RXF5};
 8003b06:	4a29      	ldr	r2, [pc, #164]	@ (8003bac <_ZN7MCP25155resetEv+0x130>)
 8003b08:	f107 030c 	add.w	r3, r7, #12
 8003b0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b10:	6018      	str	r0, [r3, #0]
 8003b12:	3304      	adds	r3, #4
 8003b14:	8019      	strh	r1, [r3, #0]
    for (int i=0; i<6; i++) {
 8003b16:	2300      	movs	r3, #0
 8003b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b1a:	e01e      	b.n	8003b5a <_ZN7MCP25155resetEv+0xde>
        bool ext = (i == 1);
 8003b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	bf0c      	ite	eq
 8003b22:	2301      	moveq	r3, #1
 8003b24:	2300      	movne	r3, #0
 8003b26:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        ERROR result = setFilter(filters[i], ext, 0);
 8003b2a:	f107 020c 	add.w	r2, r7, #12
 8003b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b30:	4413      	add	r3, r2
 8003b32:	7819      	ldrb	r1, [r3, #0]
 8003b34:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003b38:	2300      	movs	r3, #0
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 fbce 	bl	80042dc <_ZN7MCP25159setFilterENS_3RXFEbm>
 8003b40:	4603      	mov	r3, r0
 8003b42:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (result != ERROR_OK) {
 8003b46:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d002      	beq.n	8003b54 <_ZN7MCP25155resetEv+0xd8>
            return result;
 8003b4e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003b52:	e027      	b.n	8003ba4 <_ZN7MCP25155resetEv+0x128>
    for (int i=0; i<6; i++) {
 8003b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b56:	3301      	adds	r3, #1
 8003b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b5c:	2b05      	cmp	r3, #5
 8003b5e:	dddd      	ble.n	8003b1c <_ZN7MCP25155resetEv+0xa0>
        }
    }

    MASK masks[] = {MASK0, MASK1};
 8003b60:	2300      	movs	r3, #0
 8003b62:	723b      	strb	r3, [r7, #8]
 8003b64:	2301      	movs	r3, #1
 8003b66:	727b      	strb	r3, [r7, #9]
    for (int i=0; i<2; i++) {
 8003b68:	2300      	movs	r3, #0
 8003b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b6c:	e016      	b.n	8003b9c <_ZN7MCP25155resetEv+0x120>
        ERROR result = setFilterMask(masks[i], true, 0);
 8003b6e:	f107 0208 	add.w	r2, r7, #8
 8003b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b74:	4413      	add	r3, r2
 8003b76:	7819      	ldrb	r1, [r3, #0]
 8003b78:	2300      	movs	r3, #0
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 fb79 	bl	8004274 <_ZN7MCP251513setFilterMaskENS_4MASKEbm>
 8003b82:	4603      	mov	r3, r0
 8003b84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (result != ERROR_OK) {
 8003b88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d002      	beq.n	8003b96 <_ZN7MCP25155resetEv+0x11a>
            return result;
 8003b90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b94:	e006      	b.n	8003ba4 <_ZN7MCP25155resetEv+0x128>
    for (int i=0; i<2; i++) {
 8003b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b98:	3301      	adds	r3, #1
 8003b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	dde5      	ble.n	8003b6e <_ZN7MCP25155resetEv+0xf2>
        }
    }

    return ERROR_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3730      	adds	r7, #48	@ 0x30
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	080100e0 	.word	0x080100e0

08003bb0 <_ZN7MCP251512readRegisterENS_8REGISTERE>:

uint8_t MCP2515::readRegister(const REGISTER reg)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	460b      	mov	r3, r1
 8003bba:	70fb      	strb	r3, [r7, #3]
    startSPI();
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f7ff ff3d 	bl	8003a3c <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_READ);
 8003bc2:	2103      	movs	r1, #3
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f7ff ff15 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(reg);
 8003bca:	78fb      	ldrb	r3, [r7, #3]
 8003bcc:	4619      	mov	r1, r3
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f7ff ff10 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    uint8_t ret = SPI_Rx();
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f7ff ff1f 	bl	8003a18 <_ZN7MCP25156SPI_RxEv>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	73fb      	strb	r3, [r7, #15]
    endSPI();
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7ff ff3c 	bl	8003a5c <_ZN7MCP25156endSPIEv>

    return ret;
 8003be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <_ZN7MCP251513readRegistersENS_8REGISTEREPhh>:

void MCP2515::readRegisters(const REGISTER reg, uint8_t values[], const uint8_t n)
{
 8003bee:	b590      	push	{r4, r7, lr}
 8003bf0:	b087      	sub	sp, #28
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	60f8      	str	r0, [r7, #12]
 8003bf6:	607a      	str	r2, [r7, #4]
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	72fb      	strb	r3, [r7, #11]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	72bb      	strb	r3, [r7, #10]
    startSPI();
 8003c02:	68f8      	ldr	r0, [r7, #12]
 8003c04:	f7ff ff1a 	bl	8003a3c <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_READ);
 8003c08:	2103      	movs	r1, #3
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f7ff fef2 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(reg);
 8003c10:	7afb      	ldrb	r3, [r7, #11]
 8003c12:	4619      	mov	r1, r3
 8003c14:	68f8      	ldr	r0, [r7, #12]
 8003c16:	f7ff feed 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    // ms_mcp2515 has auto-increment of address-pointer
    for (uint8_t i=0; i<n; i++) {
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	75fb      	strb	r3, [r7, #23]
 8003c1e:	e00a      	b.n	8003c36 <_ZN7MCP251513readRegistersENS_8REGISTEREPhh+0x48>
        values[i] =  SPI_Rx();
 8003c20:	7dfb      	ldrb	r3, [r7, #23]
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	18d4      	adds	r4, r2, r3
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f7ff fef6 	bl	8003a18 <_ZN7MCP25156SPI_RxEv>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	7023      	strb	r3, [r4, #0]
    for (uint8_t i=0; i<n; i++) {
 8003c30:	7dfb      	ldrb	r3, [r7, #23]
 8003c32:	3301      	adds	r3, #1
 8003c34:	75fb      	strb	r3, [r7, #23]
 8003c36:	7dfa      	ldrb	r2, [r7, #23]
 8003c38:	7abb      	ldrb	r3, [r7, #10]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d3f0      	bcc.n	8003c20 <_ZN7MCP251513readRegistersENS_8REGISTEREPhh+0x32>
    }
    endSPI();
 8003c3e:	68f8      	ldr	r0, [r7, #12]
 8003c40:	f7ff ff0c 	bl	8003a5c <_ZN7MCP25156endSPIEv>
}
 8003c44:	bf00      	nop
 8003c46:	371c      	adds	r7, #28
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd90      	pop	{r4, r7, pc}

08003c4c <_ZN7MCP251511setRegisterENS_8REGISTEREh>:

void MCP2515::setRegister(const REGISTER reg, const uint8_t value)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	460b      	mov	r3, r1
 8003c56:	70fb      	strb	r3, [r7, #3]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	70bb      	strb	r3, [r7, #2]
    startSPI();
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f7ff feed 	bl	8003a3c <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_WRITE);
 8003c62:	2102      	movs	r1, #2
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff fec5 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(reg);
 8003c6a:	78fb      	ldrb	r3, [r7, #3]
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7ff fec0 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(value);
 8003c74:	78bb      	ldrb	r3, [r7, #2]
 8003c76:	4619      	mov	r1, r3
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7ff febb 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    endSPI();
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f7ff feec 	bl	8003a5c <_ZN7MCP25156endSPIEv>
}
 8003c84:	bf00      	nop
 8003c86:	3708      	adds	r7, #8
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}

08003c8c <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>:

void MCP2515::setRegisters(const REGISTER reg, const uint8_t values[], const uint8_t n)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b086      	sub	sp, #24
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	607a      	str	r2, [r7, #4]
 8003c96:	461a      	mov	r2, r3
 8003c98:	460b      	mov	r3, r1
 8003c9a:	72fb      	strb	r3, [r7, #11]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	72bb      	strb	r3, [r7, #10]
    startSPI();
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f7ff fecb 	bl	8003a3c <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_WRITE);
 8003ca6:	2102      	movs	r1, #2
 8003ca8:	68f8      	ldr	r0, [r7, #12]
 8003caa:	f7ff fea3 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(reg);
 8003cae:	7afb      	ldrb	r3, [r7, #11]
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f7ff fe9e 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    for (uint8_t i=0; i<n; i++) {
 8003cb8:	2300      	movs	r3, #0
 8003cba:	75fb      	strb	r3, [r7, #23]
 8003cbc:	e00a      	b.n	8003cd4 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh+0x48>
        SPI_Tx(values[i]);
 8003cbe:	7dfb      	ldrb	r3, [r7, #23]
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f7ff fe93 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    for (uint8_t i=0; i<n; i++) {
 8003cce:	7dfb      	ldrb	r3, [r7, #23]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	75fb      	strb	r3, [r7, #23]
 8003cd4:	7dfa      	ldrb	r2, [r7, #23]
 8003cd6:	7abb      	ldrb	r3, [r7, #10]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d3f0      	bcc.n	8003cbe <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh+0x32>
    }
    endSPI();
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f7ff febd 	bl	8003a5c <_ZN7MCP25156endSPIEv>
}
 8003ce2:	bf00      	nop
 8003ce4:	3718      	adds	r7, #24
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>:

void MCP2515::modifyRegister(const REGISTER reg, const uint8_t mask, const uint8_t data)
{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b082      	sub	sp, #8
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
 8003cf2:	4608      	mov	r0, r1
 8003cf4:	4611      	mov	r1, r2
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	70fb      	strb	r3, [r7, #3]
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	70bb      	strb	r3, [r7, #2]
 8003d00:	4613      	mov	r3, r2
 8003d02:	707b      	strb	r3, [r7, #1]
    startSPI();
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f7ff fe99 	bl	8003a3c <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_BITMOD);
 8003d0a:	2105      	movs	r1, #5
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f7ff fe71 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(reg);
 8003d12:	78fb      	ldrb	r3, [r7, #3]
 8003d14:	4619      	mov	r1, r3
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7ff fe6c 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(mask);
 8003d1c:	78bb      	ldrb	r3, [r7, #2]
 8003d1e:	4619      	mov	r1, r3
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f7ff fe67 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    SPI_Tx(data);
 8003d26:	787b      	ldrb	r3, [r7, #1]
 8003d28:	4619      	mov	r1, r3
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f7ff fe62 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    endSPI();
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f7ff fe93 	bl	8003a5c <_ZN7MCP25156endSPIEv>
}
 8003d36:	bf00      	nop
 8003d38:	3708      	adds	r7, #8
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <_ZN7MCP25159getStatusEv>:

uint8_t MCP2515::getStatus(void)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b084      	sub	sp, #16
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
    startSPI();
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f7ff fe78 	bl	8003a3c <_ZN7MCP25158startSPIEv>
    SPI_Tx(INSTRUCTION_READ_STATUS);
 8003d4c:	21a0      	movs	r1, #160	@ 0xa0
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f7ff fe50 	bl	80039f4 <_ZN7MCP25156SPI_TxEh>
    uint8_t i =  SPI_Rx();
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7ff fe5f 	bl	8003a18 <_ZN7MCP25156SPI_RxEv>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	73fb      	strb	r3, [r7, #15]
    endSPI();
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7ff fe7c 	bl	8003a5c <_ZN7MCP25156endSPIEv>

    return i;
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <_ZN7MCP251513setConfigModeEv>:

MCP2515::ERROR MCP2515::setConfigMode()
{
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b082      	sub	sp, #8
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
    return setMode(CANCTRL_REQOP_CONFIG);
 8003d76:	2180      	movs	r1, #128	@ 0x80
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 f812 	bl	8003da2 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE>
 8003d7e:	4603      	mov	r3, r0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <_ZN7MCP251513setNormalModeEv>:
{
    return setMode(CANCTRL_REQOP_LOOPBACK);
}

MCP2515::ERROR MCP2515::setNormalMode()
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
    return setMode(CANCTRL_REQOP_NORMAL);
 8003d90:	2100      	movs	r1, #0
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 f805 	bl	8003da2 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE>
 8003d98:	4603      	mov	r3, r0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3708      	adds	r7, #8
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE>:

MCP2515::ERROR MCP2515::setMode(const CANCTRL_REQOP_MODE mode)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b086      	sub	sp, #24
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
 8003daa:	460b      	mov	r3, r1
 8003dac:	70fb      	strb	r3, [r7, #3]
    modifyRegister(MCP_CANCTRL, CANCTRL_REQOP, mode);
 8003dae:	78fb      	ldrb	r3, [r7, #3]
 8003db0:	22e0      	movs	r2, #224	@ 0xe0
 8003db2:	210f      	movs	r1, #15
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f7ff ff98 	bl	8003cea <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>

    unsigned long endTime = HAL_GetTick() + 10;
 8003dba:	f000 fc05 	bl	80045c8 <HAL_GetTick>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	330a      	adds	r3, #10
 8003dc2:	613b      	str	r3, [r7, #16]
    bool modeMatch = false;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	75fb      	strb	r3, [r7, #23]
    while (HAL_GetTick() < endTime) {
 8003dc8:	e013      	b.n	8003df2 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x50>
        uint8_t newmode = readRegister(MCP_CANSTAT);
 8003dca:	210e      	movs	r1, #14
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f7ff feef 	bl	8003bb0 <_ZN7MCP251512readRegisterENS_8REGISTERE>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	73fb      	strb	r3, [r7, #15]
        newmode &= CANSTAT_OPMOD;
 8003dd6:	7bfb      	ldrb	r3, [r7, #15]
 8003dd8:	f023 031f 	bic.w	r3, r3, #31
 8003ddc:	73fb      	strb	r3, [r7, #15]

        modeMatch = newmode == mode;
 8003dde:	7bfa      	ldrb	r2, [r7, #15]
 8003de0:	78fb      	ldrb	r3, [r7, #3]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	bf0c      	ite	eq
 8003de6:	2301      	moveq	r3, #1
 8003de8:	2300      	movne	r3, #0
 8003dea:	75fb      	strb	r3, [r7, #23]

        if (modeMatch) {
 8003dec:	7dfb      	ldrb	r3, [r7, #23]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10b      	bne.n	8003e0a <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x68>
    while (HAL_GetTick() < endTime) {
 8003df2:	f000 fbe9 	bl	80045c8 <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	bf8c      	ite	hi
 8003dfe:	2301      	movhi	r3, #1
 8003e00:	2300      	movls	r3, #0
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1e0      	bne.n	8003dca <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x28>
 8003e08:	e000      	b.n	8003e0c <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x6a>
            break;
 8003e0a:	bf00      	nop
        }
    }

    return modeMatch ? ERROR_OK : ERROR_FAIL;
 8003e0c:	7dfb      	ldrb	r3, [r7, #23]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x74>
 8003e12:	2300      	movs	r3, #0
 8003e14:	e000      	b.n	8003e18 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x76>
 8003e16:	2301      	movs	r3, #1

}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3718      	adds	r7, #24
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK>:
{
    return setBitrate(canSpeed, MCP_16MHZ);
}

MCP2515::ERROR MCP2515::setBitrate(const CAN_SPEED canSpeed, CAN_CLOCK canClock)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	460b      	mov	r3, r1
 8003e2a:	70fb      	strb	r3, [r7, #3]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	70bb      	strb	r3, [r7, #2]
    ERROR error = setConfigMode();
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f7ff ff9c 	bl	8003d6e <_ZN7MCP251513setConfigModeEv>
 8003e36:	4603      	mov	r3, r0
 8003e38:	72fb      	strb	r3, [r7, #11]
    if (error != ERROR_OK) {
 8003e3a:	7afb      	ldrb	r3, [r7, #11]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d001      	beq.n	8003e44 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x24>
        return error;
 8003e40:	7afb      	ldrb	r3, [r7, #11]
 8003e42:	e1b5      	b.n	80041b0 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x390>
    }

    uint8_t set, cfg1, cfg2, cfg3;
    set = 1;
 8003e44:	2301      	movs	r3, #1
 8003e46:	73fb      	strb	r3, [r7, #15]
    switch (canClock)
 8003e48:	78bb      	ldrb	r3, [r7, #2]
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d009      	beq.n	8003e62 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x42>
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	f300 8193 	bgt.w	800417a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x35a>
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 811f 	beq.w	8004098 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x278>
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	f000 808e 	beq.w	8003f7c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15c>
 8003e60:	e18b      	b.n	800417a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x35a>
    {
        case (MCP_8MHZ):
        switch (canSpeed)
 8003e62:	78fb      	ldrb	r3, [r7, #3]
 8003e64:	2b0f      	cmp	r3, #15
 8003e66:	f200 8085 	bhi.w	8003f74 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x154>
 8003e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8003e70 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x50>)
 8003e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e70:	08003eb1 	.word	0x08003eb1
 8003e74:	08003ebf 	.word	0x08003ebf
 8003e78:	08003ecd 	.word	0x08003ecd
 8003e7c:	08003edb 	.word	0x08003edb
 8003e80:	08003ee9 	.word	0x08003ee9
 8003e84:	08003ef7 	.word	0x08003ef7
 8003e88:	08003f05 	.word	0x08003f05
 8003e8c:	08003f13 	.word	0x08003f13
 8003e90:	08003f75 	.word	0x08003f75
 8003e94:	08003f75 	.word	0x08003f75
 8003e98:	08003f21 	.word	0x08003f21
 8003e9c:	08003f2f 	.word	0x08003f2f
 8003ea0:	08003f3d 	.word	0x08003f3d
 8003ea4:	08003f4b 	.word	0x08003f4b
 8003ea8:	08003f59 	.word	0x08003f59
 8003eac:	08003f67 	.word	0x08003f67
        {
            case (CAN_5KBPS):                                               //   5KBPS
            cfg1 = MCP_8MHz_5kBPS_CFG1;
 8003eb0:	231f      	movs	r3, #31
 8003eb2:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_5kBPS_CFG2;
 8003eb4:	23bf      	movs	r3, #191	@ 0xbf
 8003eb6:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_5kBPS_CFG3;
 8003eb8:	2387      	movs	r3, #135	@ 0x87
 8003eba:	733b      	strb	r3, [r7, #12]
            break;
 8003ebc:	e05d      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_10KBPS):                                              //  10KBPS
            cfg1 = MCP_8MHz_10kBPS_CFG1;
 8003ebe:	230f      	movs	r3, #15
 8003ec0:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_10kBPS_CFG2;
 8003ec2:	23bf      	movs	r3, #191	@ 0xbf
 8003ec4:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_10kBPS_CFG3;
 8003ec6:	2387      	movs	r3, #135	@ 0x87
 8003ec8:	733b      	strb	r3, [r7, #12]
            break;
 8003eca:	e056      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_20KBPS):                                              //  20KBPS
            cfg1 = MCP_8MHz_20kBPS_CFG1;
 8003ecc:	2307      	movs	r3, #7
 8003ece:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_20kBPS_CFG2;
 8003ed0:	23bf      	movs	r3, #191	@ 0xbf
 8003ed2:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_20kBPS_CFG3;
 8003ed4:	2387      	movs	r3, #135	@ 0x87
 8003ed6:	733b      	strb	r3, [r7, #12]
            break;
 8003ed8:	e04f      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_31K25BPS):                                            //  31.25KBPS
            cfg1 = MCP_8MHz_31k25BPS_CFG1;
 8003eda:	2307      	movs	r3, #7
 8003edc:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_31k25BPS_CFG2;
 8003ede:	23a4      	movs	r3, #164	@ 0xa4
 8003ee0:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_31k25BPS_CFG3;
 8003ee2:	2384      	movs	r3, #132	@ 0x84
 8003ee4:	733b      	strb	r3, [r7, #12]
            break;
 8003ee6:	e048      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_33KBPS):                                              //  33.333KBPS
            cfg1 = MCP_8MHz_33k3BPS_CFG1;
 8003ee8:	2347      	movs	r3, #71	@ 0x47
 8003eea:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_33k3BPS_CFG2;
 8003eec:	23e2      	movs	r3, #226	@ 0xe2
 8003eee:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_33k3BPS_CFG3;
 8003ef0:	2385      	movs	r3, #133	@ 0x85
 8003ef2:	733b      	strb	r3, [r7, #12]
            break;
 8003ef4:	e041      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_40KBPS):                                              //  40Kbps
            cfg1 = MCP_8MHz_40kBPS_CFG1;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_40kBPS_CFG2;
 8003efa:	23bf      	movs	r3, #191	@ 0xbf
 8003efc:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_40kBPS_CFG3;
 8003efe:	2387      	movs	r3, #135	@ 0x87
 8003f00:	733b      	strb	r3, [r7, #12]
            break;
 8003f02:	e03a      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_50KBPS):                                              //  50Kbps
            cfg1 = MCP_8MHz_50kBPS_CFG1;
 8003f04:	2303      	movs	r3, #3
 8003f06:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_50kBPS_CFG2;
 8003f08:	23b4      	movs	r3, #180	@ 0xb4
 8003f0a:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_50kBPS_CFG3;
 8003f0c:	2386      	movs	r3, #134	@ 0x86
 8003f0e:	733b      	strb	r3, [r7, #12]
            break;
 8003f10:	e033      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_80KBPS):                                              //  80Kbps
            cfg1 = MCP_8MHz_80kBPS_CFG1;
 8003f12:	2301      	movs	r3, #1
 8003f14:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_80kBPS_CFG2;
 8003f16:	23bf      	movs	r3, #191	@ 0xbf
 8003f18:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_80kBPS_CFG3;
 8003f1a:	2387      	movs	r3, #135	@ 0x87
 8003f1c:	733b      	strb	r3, [r7, #12]
            break;
 8003f1e:	e02c      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_100KBPS):                                             // 100Kbps
            cfg1 = MCP_8MHz_100kBPS_CFG1;
 8003f20:	2301      	movs	r3, #1
 8003f22:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_100kBPS_CFG2;
 8003f24:	23b4      	movs	r3, #180	@ 0xb4
 8003f26:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_100kBPS_CFG3;
 8003f28:	2386      	movs	r3, #134	@ 0x86
 8003f2a:	733b      	strb	r3, [r7, #12]
            break;
 8003f2c:	e025      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_125KBPS):                                             // 125Kbps
            cfg1 = MCP_8MHz_125kBPS_CFG1;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_125kBPS_CFG2;
 8003f32:	23b1      	movs	r3, #177	@ 0xb1
 8003f34:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_125kBPS_CFG3;
 8003f36:	2385      	movs	r3, #133	@ 0x85
 8003f38:	733b      	strb	r3, [r7, #12]
            break;
 8003f3a:	e01e      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_200KBPS):                                             // 200Kbps
            cfg1 = MCP_8MHz_200kBPS_CFG1;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_200kBPS_CFG2;
 8003f40:	23b4      	movs	r3, #180	@ 0xb4
 8003f42:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_200kBPS_CFG3;
 8003f44:	2386      	movs	r3, #134	@ 0x86
 8003f46:	733b      	strb	r3, [r7, #12]
            break;
 8003f48:	e017      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_250KBPS):                                             // 250Kbps
            cfg1 = MCP_8MHz_250kBPS_CFG1;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_250kBPS_CFG2;
 8003f4e:	23b1      	movs	r3, #177	@ 0xb1
 8003f50:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_250kBPS_CFG3;
 8003f52:	2385      	movs	r3, #133	@ 0x85
 8003f54:	733b      	strb	r3, [r7, #12]
            break;
 8003f56:	e010      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_500KBPS):                                             // 500Kbps
            cfg1 = MCP_8MHz_500kBPS_CFG1;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_500kBPS_CFG2;
 8003f5c:	2390      	movs	r3, #144	@ 0x90
 8003f5e:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_500kBPS_CFG3;
 8003f60:	2382      	movs	r3, #130	@ 0x82
 8003f62:	733b      	strb	r3, [r7, #12]
            break;
 8003f64:	e009      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            case (CAN_1000KBPS):                                            //   1Mbps
            cfg1 = MCP_8MHz_1000kBPS_CFG1;
 8003f66:	2300      	movs	r3, #0
 8003f68:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_8MHz_1000kBPS_CFG2;
 8003f6a:	2380      	movs	r3, #128	@ 0x80
 8003f6c:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_8MHz_1000kBPS_CFG3;
 8003f6e:	2380      	movs	r3, #128	@ 0x80
 8003f70:	733b      	strb	r3, [r7, #12]
            break;
 8003f72:	e002      	b.n	8003f7a <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15a>

            default:
            set = 0;
 8003f74:	2300      	movs	r3, #0
 8003f76:	73fb      	strb	r3, [r7, #15]
            break;
 8003f78:	bf00      	nop
        }
        break;
 8003f7a:	e101      	b.n	8004180 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x360>

        case (MCP_16MHZ):
        switch (canSpeed)
 8003f7c:	78fb      	ldrb	r3, [r7, #3]
 8003f7e:	2b0f      	cmp	r3, #15
 8003f80:	f200 8086 	bhi.w	8004090 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x270>
 8003f84:	a201      	add	r2, pc, #4	@ (adr r2, 8003f8c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x16c>)
 8003f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8a:	bf00      	nop
 8003f8c:	08003fcd 	.word	0x08003fcd
 8003f90:	08003fdb 	.word	0x08003fdb
 8003f94:	08003fe9 	.word	0x08003fe9
 8003f98:	08004091 	.word	0x08004091
 8003f9c:	08003ff7 	.word	0x08003ff7
 8003fa0:	08004005 	.word	0x08004005
 8003fa4:	08004013 	.word	0x08004013
 8003fa8:	08004021 	.word	0x08004021
 8003fac:	0800402f 	.word	0x0800402f
 8003fb0:	08004091 	.word	0x08004091
 8003fb4:	0800403d 	.word	0x0800403d
 8003fb8:	0800404b 	.word	0x0800404b
 8003fbc:	08004059 	.word	0x08004059
 8003fc0:	08004067 	.word	0x08004067
 8003fc4:	08004075 	.word	0x08004075
 8003fc8:	08004083 	.word	0x08004083
        {
            case (CAN_5KBPS):                                               //   5Kbps
            cfg1 = MCP_16MHz_5kBPS_CFG1;
 8003fcc:	233f      	movs	r3, #63	@ 0x3f
 8003fce:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_5kBPS_CFG2;
 8003fd0:	23ff      	movs	r3, #255	@ 0xff
 8003fd2:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_5kBPS_CFG3;
 8003fd4:	2387      	movs	r3, #135	@ 0x87
 8003fd6:	733b      	strb	r3, [r7, #12]
            break;
 8003fd8:	e05d      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_10KBPS):                                              //  10Kbps
            cfg1 = MCP_16MHz_10kBPS_CFG1;
 8003fda:	231f      	movs	r3, #31
 8003fdc:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_10kBPS_CFG2;
 8003fde:	23ff      	movs	r3, #255	@ 0xff
 8003fe0:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_10kBPS_CFG3;
 8003fe2:	2387      	movs	r3, #135	@ 0x87
 8003fe4:	733b      	strb	r3, [r7, #12]
            break;
 8003fe6:	e056      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_20KBPS):                                              //  20Kbps
            cfg1 = MCP_16MHz_20kBPS_CFG1;
 8003fe8:	230f      	movs	r3, #15
 8003fea:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_20kBPS_CFG2;
 8003fec:	23ff      	movs	r3, #255	@ 0xff
 8003fee:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_20kBPS_CFG3;
 8003ff0:	2387      	movs	r3, #135	@ 0x87
 8003ff2:	733b      	strb	r3, [r7, #12]
            break;
 8003ff4:	e04f      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_33KBPS):                                              //  33.333Kbps
            cfg1 = MCP_16MHz_33k3BPS_CFG1;
 8003ff6:	234e      	movs	r3, #78	@ 0x4e
 8003ff8:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_33k3BPS_CFG2;
 8003ffa:	23f1      	movs	r3, #241	@ 0xf1
 8003ffc:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_33k3BPS_CFG3;
 8003ffe:	2385      	movs	r3, #133	@ 0x85
 8004000:	733b      	strb	r3, [r7, #12]
            break;
 8004002:	e048      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_40KBPS):                                              //  40Kbps
            cfg1 = MCP_16MHz_40kBPS_CFG1;
 8004004:	2307      	movs	r3, #7
 8004006:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_40kBPS_CFG2;
 8004008:	23ff      	movs	r3, #255	@ 0xff
 800400a:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_40kBPS_CFG3;
 800400c:	2387      	movs	r3, #135	@ 0x87
 800400e:	733b      	strb	r3, [r7, #12]
            break;
 8004010:	e041      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_50KBPS):                                              //  50Kbps
            cfg1 = MCP_16MHz_50kBPS_CFG1;
 8004012:	2307      	movs	r3, #7
 8004014:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_50kBPS_CFG2;
 8004016:	23fa      	movs	r3, #250	@ 0xfa
 8004018:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_50kBPS_CFG3;
 800401a:	2387      	movs	r3, #135	@ 0x87
 800401c:	733b      	strb	r3, [r7, #12]
            break;
 800401e:	e03a      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_80KBPS):                                              //  80Kbps
            cfg1 = MCP_16MHz_80kBPS_CFG1;
 8004020:	2303      	movs	r3, #3
 8004022:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_80kBPS_CFG2;
 8004024:	23ff      	movs	r3, #255	@ 0xff
 8004026:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_80kBPS_CFG3;
 8004028:	2387      	movs	r3, #135	@ 0x87
 800402a:	733b      	strb	r3, [r7, #12]
            break;
 800402c:	e033      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_83K3BPS):                                             //  83.333Kbps
            cfg1 = MCP_16MHz_83k3BPS_CFG1;
 800402e:	2303      	movs	r3, #3
 8004030:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_83k3BPS_CFG2;
 8004032:	23be      	movs	r3, #190	@ 0xbe
 8004034:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_83k3BPS_CFG3;
 8004036:	2307      	movs	r3, #7
 8004038:	733b      	strb	r3, [r7, #12]
            break;
 800403a:	e02c      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_100KBPS):                                             // 100Kbps
            cfg1 = MCP_16MHz_100kBPS_CFG1;
 800403c:	2303      	movs	r3, #3
 800403e:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_100kBPS_CFG2;
 8004040:	23fa      	movs	r3, #250	@ 0xfa
 8004042:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_100kBPS_CFG3;
 8004044:	2387      	movs	r3, #135	@ 0x87
 8004046:	733b      	strb	r3, [r7, #12]
            break;
 8004048:	e025      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_125KBPS):                                             // 125Kbps
            cfg1 = MCP_16MHz_125kBPS_CFG1;
 800404a:	2303      	movs	r3, #3
 800404c:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_125kBPS_CFG2;
 800404e:	23f0      	movs	r3, #240	@ 0xf0
 8004050:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_125kBPS_CFG3;
 8004052:	2386      	movs	r3, #134	@ 0x86
 8004054:	733b      	strb	r3, [r7, #12]
            break;
 8004056:	e01e      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_200KBPS):                                             // 200Kbps
            cfg1 = MCP_16MHz_200kBPS_CFG1;
 8004058:	2301      	movs	r3, #1
 800405a:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_200kBPS_CFG2;
 800405c:	23fa      	movs	r3, #250	@ 0xfa
 800405e:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_200kBPS_CFG3;
 8004060:	2387      	movs	r3, #135	@ 0x87
 8004062:	733b      	strb	r3, [r7, #12]
            break;
 8004064:	e017      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_250KBPS):                                             // 250Kbps
            cfg1 = MCP_16MHz_250kBPS_CFG1;
 8004066:	2341      	movs	r3, #65	@ 0x41
 8004068:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_250kBPS_CFG2;
 800406a:	23f1      	movs	r3, #241	@ 0xf1
 800406c:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_250kBPS_CFG3;
 800406e:	2385      	movs	r3, #133	@ 0x85
 8004070:	733b      	strb	r3, [r7, #12]
            break;
 8004072:	e010      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_500KBPS):                                             // 500Kbps
            cfg1 = MCP_16MHz_500kBPS_CFG1;
 8004074:	2300      	movs	r3, #0
 8004076:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_500kBPS_CFG2;
 8004078:	23f0      	movs	r3, #240	@ 0xf0
 800407a:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_500kBPS_CFG3;
 800407c:	2386      	movs	r3, #134	@ 0x86
 800407e:	733b      	strb	r3, [r7, #12]
            break;
 8004080:	e009      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            case (CAN_1000KBPS):                                            //   1Mbps
            cfg1 = MCP_16MHz_1000kBPS_CFG1;
 8004082:	2300      	movs	r3, #0
 8004084:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_16MHz_1000kBPS_CFG2;
 8004086:	23d0      	movs	r3, #208	@ 0xd0
 8004088:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_16MHz_1000kBPS_CFG3;
 800408a:	2382      	movs	r3, #130	@ 0x82
 800408c:	733b      	strb	r3, [r7, #12]
            break;
 800408e:	e002      	b.n	8004096 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x276>

            default:
            set = 0;
 8004090:	2300      	movs	r3, #0
 8004092:	73fb      	strb	r3, [r7, #15]
            break;
 8004094:	bf00      	nop
        }
        break;
 8004096:	e073      	b.n	8004180 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x360>

        case (MCP_20MHZ):
        switch (canSpeed)
 8004098:	78fb      	ldrb	r3, [r7, #3]
 800409a:	3b04      	subs	r3, #4
 800409c:	2b0b      	cmp	r3, #11
 800409e:	d868      	bhi.n	8004172 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x352>
 80040a0:	a201      	add	r2, pc, #4	@ (adr r2, 80040a8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x288>)
 80040a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a6:	bf00      	nop
 80040a8:	080040d9 	.word	0x080040d9
 80040ac:	080040e7 	.word	0x080040e7
 80040b0:	080040f5 	.word	0x080040f5
 80040b4:	08004103 	.word	0x08004103
 80040b8:	08004111 	.word	0x08004111
 80040bc:	08004173 	.word	0x08004173
 80040c0:	0800411f 	.word	0x0800411f
 80040c4:	0800412d 	.word	0x0800412d
 80040c8:	0800413b 	.word	0x0800413b
 80040cc:	08004149 	.word	0x08004149
 80040d0:	08004157 	.word	0x08004157
 80040d4:	08004165 	.word	0x08004165
        {
            case (CAN_33KBPS):                                              //  33.333Kbps
            cfg1 = MCP_20MHz_33k3BPS_CFG1;
 80040d8:	230b      	movs	r3, #11
 80040da:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_33k3BPS_CFG2;
 80040dc:	23ff      	movs	r3, #255	@ 0xff
 80040de:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_33k3BPS_CFG3;
 80040e0:	2387      	movs	r3, #135	@ 0x87
 80040e2:	733b      	strb	r3, [r7, #12]
	    break;
 80040e4:	e048      	b.n	8004178 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_40KBPS):                                              //  40Kbps
            cfg1 = MCP_20MHz_40kBPS_CFG1;
 80040e6:	2309      	movs	r3, #9
 80040e8:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_40kBPS_CFG2;
 80040ea:	23ff      	movs	r3, #255	@ 0xff
 80040ec:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_40kBPS_CFG3;
 80040ee:	2387      	movs	r3, #135	@ 0x87
 80040f0:	733b      	strb	r3, [r7, #12]
            break;
 80040f2:	e041      	b.n	8004178 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_50KBPS):                                              //  50Kbps
            cfg1 = MCP_20MHz_50kBPS_CFG1;
 80040f4:	2309      	movs	r3, #9
 80040f6:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_50kBPS_CFG2;
 80040f8:	23fa      	movs	r3, #250	@ 0xfa
 80040fa:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_50kBPS_CFG3;
 80040fc:	2387      	movs	r3, #135	@ 0x87
 80040fe:	733b      	strb	r3, [r7, #12]
            break;
 8004100:	e03a      	b.n	8004178 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_80KBPS):                                              //  80Kbps
            cfg1 = MCP_20MHz_80kBPS_CFG1;
 8004102:	2304      	movs	r3, #4
 8004104:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_80kBPS_CFG2;
 8004106:	23ff      	movs	r3, #255	@ 0xff
 8004108:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_80kBPS_CFG3;
 800410a:	2387      	movs	r3, #135	@ 0x87
 800410c:	733b      	strb	r3, [r7, #12]
            break;
 800410e:	e033      	b.n	8004178 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_83K3BPS):                                             //  83.333Kbps
            cfg1 = MCP_20MHz_83k3BPS_CFG1;
 8004110:	2304      	movs	r3, #4
 8004112:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_83k3BPS_CFG2;
 8004114:	23fe      	movs	r3, #254	@ 0xfe
 8004116:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_83k3BPS_CFG3;
 8004118:	2387      	movs	r3, #135	@ 0x87
 800411a:	733b      	strb	r3, [r7, #12]
	    break;
 800411c:	e02c      	b.n	8004178 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_100KBPS):                                             // 100Kbps
            cfg1 = MCP_20MHz_100kBPS_CFG1;
 800411e:	2304      	movs	r3, #4
 8004120:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_100kBPS_CFG2;
 8004122:	23fa      	movs	r3, #250	@ 0xfa
 8004124:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_100kBPS_CFG3;
 8004126:	2387      	movs	r3, #135	@ 0x87
 8004128:	733b      	strb	r3, [r7, #12]
            break;
 800412a:	e025      	b.n	8004178 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_125KBPS):                                             // 125Kbps
            cfg1 = MCP_20MHz_125kBPS_CFG1;
 800412c:	2303      	movs	r3, #3
 800412e:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_125kBPS_CFG2;
 8004130:	23fa      	movs	r3, #250	@ 0xfa
 8004132:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_125kBPS_CFG3;
 8004134:	2387      	movs	r3, #135	@ 0x87
 8004136:	733b      	strb	r3, [r7, #12]
            break;
 8004138:	e01e      	b.n	8004178 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_200KBPS):                                             // 200Kbps
            cfg1 = MCP_20MHz_200kBPS_CFG1;
 800413a:	2301      	movs	r3, #1
 800413c:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_200kBPS_CFG2;
 800413e:	23ff      	movs	r3, #255	@ 0xff
 8004140:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_200kBPS_CFG3;
 8004142:	2387      	movs	r3, #135	@ 0x87
 8004144:	733b      	strb	r3, [r7, #12]
            break;
 8004146:	e017      	b.n	8004178 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_250KBPS):                                             // 250Kbps
            cfg1 = MCP_20MHz_250kBPS_CFG1;
 8004148:	2341      	movs	r3, #65	@ 0x41
 800414a:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_250kBPS_CFG2;
 800414c:	23fb      	movs	r3, #251	@ 0xfb
 800414e:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_250kBPS_CFG3;
 8004150:	2386      	movs	r3, #134	@ 0x86
 8004152:	733b      	strb	r3, [r7, #12]
            break;
 8004154:	e010      	b.n	8004178 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_500KBPS):                                             // 500Kbps
            cfg1 = MCP_20MHz_500kBPS_CFG1;
 8004156:	2300      	movs	r3, #0
 8004158:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_500kBPS_CFG2;
 800415a:	23fa      	movs	r3, #250	@ 0xfa
 800415c:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_500kBPS_CFG3;
 800415e:	2387      	movs	r3, #135	@ 0x87
 8004160:	733b      	strb	r3, [r7, #12]
            break;
 8004162:	e009      	b.n	8004178 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            case (CAN_1000KBPS):                                            //   1Mbps
            cfg1 = MCP_20MHz_1000kBPS_CFG1;
 8004164:	2300      	movs	r3, #0
 8004166:	73bb      	strb	r3, [r7, #14]
            cfg2 = MCP_20MHz_1000kBPS_CFG2;
 8004168:	23d9      	movs	r3, #217	@ 0xd9
 800416a:	737b      	strb	r3, [r7, #13]
            cfg3 = MCP_20MHz_1000kBPS_CFG3;
 800416c:	2382      	movs	r3, #130	@ 0x82
 800416e:	733b      	strb	r3, [r7, #12]
            break;
 8004170:	e002      	b.n	8004178 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x358>

            default:
            set = 0;
 8004172:	2300      	movs	r3, #0
 8004174:	73fb      	strb	r3, [r7, #15]
            break;
 8004176:	bf00      	nop
        }
        break;
 8004178:	e002      	b.n	8004180 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x360>

        default:
        set = 0;
 800417a:	2300      	movs	r3, #0
 800417c:	73fb      	strb	r3, [r7, #15]
        break;
 800417e:	bf00      	nop
    }

    if (set) {
 8004180:	7bfb      	ldrb	r3, [r7, #15]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d013      	beq.n	80041ae <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x38e>
        setRegister(MCP_CNF1, cfg1);
 8004186:	7bbb      	ldrb	r3, [r7, #14]
 8004188:	461a      	mov	r2, r3
 800418a:	212a      	movs	r1, #42	@ 0x2a
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7ff fd5d 	bl	8003c4c <_ZN7MCP251511setRegisterENS_8REGISTEREh>
        setRegister(MCP_CNF2, cfg2);
 8004192:	7b7b      	ldrb	r3, [r7, #13]
 8004194:	461a      	mov	r2, r3
 8004196:	2129      	movs	r1, #41	@ 0x29
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f7ff fd57 	bl	8003c4c <_ZN7MCP251511setRegisterENS_8REGISTEREh>
        setRegister(MCP_CNF3, cfg3);
 800419e:	7b3b      	ldrb	r3, [r7, #12]
 80041a0:	461a      	mov	r2, r3
 80041a2:	2128      	movs	r1, #40	@ 0x28
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f7ff fd51 	bl	8003c4c <_ZN7MCP251511setRegisterENS_8REGISTEREh>
        return ERROR_OK;
 80041aa:	2300      	movs	r3, #0
 80041ac:	e000      	b.n	80041b0 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x390>
    }
    else {
        return ERROR_FAIL;
 80041ae:	2301      	movs	r3, #1
    }
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3710      	adds	r7, #16
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <_ZN7MCP25159prepareIdEPhbm>:
    modifyRegister(MCP_CNF3, CNF3_SOF, 0x00);
    return ERROR_OK;
}

void MCP2515::prepareId(uint8_t *buffer, const bool ext, const uint32_t id)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	603b      	str	r3, [r7, #0]
 80041c4:	4613      	mov	r3, r2
 80041c6:	71fb      	strb	r3, [r7, #7]
    uint16_t canid = (uint16_t)(id & 0x0FFFF);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	82fb      	strh	r3, [r7, #22]

    if (ext) {
 80041cc:	79fb      	ldrb	r3, [r7, #7]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d035      	beq.n	800423e <_ZN7MCP25159prepareIdEPhbm+0x86>
        buffer[MCP_EID0] = (uint8_t) (canid & 0xFF);
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	3303      	adds	r3, #3
 80041d6:	8afa      	ldrh	r2, [r7, #22]
 80041d8:	b2d2      	uxtb	r2, r2
 80041da:	701a      	strb	r2, [r3, #0]
        buffer[MCP_EID8] = (uint8_t) (canid >> 8);
 80041dc:	8afb      	ldrh	r3, [r7, #22]
 80041de:	0a1b      	lsrs	r3, r3, #8
 80041e0:	b29a      	uxth	r2, r3
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	3302      	adds	r3, #2
 80041e6:	b2d2      	uxtb	r2, r2
 80041e8:	701a      	strb	r2, [r3, #0]
        canid = (uint16_t)(id >> 16);
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	0c1b      	lsrs	r3, r3, #16
 80041ee:	82fb      	strh	r3, [r7, #22]
        buffer[MCP_SIDL] = (uint8_t) (canid & 0x03);
 80041f0:	8afb      	ldrh	r3, [r7, #22]
 80041f2:	b2da      	uxtb	r2, r3
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	3301      	adds	r3, #1
 80041f8:	f002 0203 	and.w	r2, r2, #3
 80041fc:	b2d2      	uxtb	r2, r2
 80041fe:	701a      	strb	r2, [r3, #0]
        buffer[MCP_SIDL] += (uint8_t) ((canid & 0x1C) << 3);
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	3301      	adds	r3, #1
 8004204:	7819      	ldrb	r1, [r3, #0]
 8004206:	8afb      	ldrh	r3, [r7, #22]
 8004208:	b2db      	uxtb	r3, r3
 800420a:	00db      	lsls	r3, r3, #3
 800420c:	b2db      	uxtb	r3, r3
 800420e:	f023 031f 	bic.w	r3, r3, #31
 8004212:	b2da      	uxtb	r2, r3
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	3301      	adds	r3, #1
 8004218:	440a      	add	r2, r1
 800421a:	b2d2      	uxtb	r2, r2
 800421c:	701a      	strb	r2, [r3, #0]
        buffer[MCP_SIDL] |= TXB_EXIDE_MASK;
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	3301      	adds	r3, #1
 8004222:	781a      	ldrb	r2, [r3, #0]
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	3301      	adds	r3, #1
 8004228:	f042 0208 	orr.w	r2, r2, #8
 800422c:	b2d2      	uxtb	r2, r2
 800422e:	701a      	strb	r2, [r3, #0]
        buffer[MCP_SIDH] = (uint8_t) (canid >> 5);
 8004230:	8afb      	ldrh	r3, [r7, #22]
 8004232:	095b      	lsrs	r3, r3, #5
 8004234:	b29b      	uxth	r3, r3
 8004236:	b2da      	uxtb	r2, r3
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	701a      	strb	r2, [r3, #0]
        buffer[MCP_SIDH] = (uint8_t) (canid >> 3);
        buffer[MCP_SIDL] = (uint8_t) ((canid & 0x07 ) << 5);
        buffer[MCP_EID0] = 0;
        buffer[MCP_EID8] = 0;
    }
}
 800423c:	e014      	b.n	8004268 <_ZN7MCP25159prepareIdEPhbm+0xb0>
        buffer[MCP_SIDH] = (uint8_t) (canid >> 3);
 800423e:	8afb      	ldrh	r3, [r7, #22]
 8004240:	08db      	lsrs	r3, r3, #3
 8004242:	b29b      	uxth	r3, r3
 8004244:	b2da      	uxtb	r2, r3
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	701a      	strb	r2, [r3, #0]
        buffer[MCP_SIDL] = (uint8_t) ((canid & 0x07 ) << 5);
 800424a:	8afb      	ldrh	r3, [r7, #22]
 800424c:	b2da      	uxtb	r2, r3
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	3301      	adds	r3, #1
 8004252:	0152      	lsls	r2, r2, #5
 8004254:	b2d2      	uxtb	r2, r2
 8004256:	701a      	strb	r2, [r3, #0]
        buffer[MCP_EID0] = 0;
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	3303      	adds	r3, #3
 800425c:	2200      	movs	r2, #0
 800425e:	701a      	strb	r2, [r3, #0]
        buffer[MCP_EID8] = 0;
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	3302      	adds	r3, #2
 8004264:	2200      	movs	r2, #0
 8004266:	701a      	strb	r2, [r3, #0]
}
 8004268:	bf00      	nop
 800426a:	371c      	adds	r7, #28
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <_ZN7MCP251513setFilterMaskENS_4MASKEbm>:

MCP2515::ERROR MCP2515::setFilterMask(const MASK mask, const bool ext, const uint32_t ulData)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b086      	sub	sp, #24
 8004278:	af00      	add	r7, sp, #0
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	607b      	str	r3, [r7, #4]
 800427e:	460b      	mov	r3, r1
 8004280:	72fb      	strb	r3, [r7, #11]
 8004282:	4613      	mov	r3, r2
 8004284:	72bb      	strb	r3, [r7, #10]
    ERROR res = setConfigMode();
 8004286:	68f8      	ldr	r0, [r7, #12]
 8004288:	f7ff fd71 	bl	8003d6e <_ZN7MCP251513setConfigModeEv>
 800428c:	4603      	mov	r3, r0
 800428e:	75bb      	strb	r3, [r7, #22]
    if (res != ERROR_OK) {
 8004290:	7dbb      	ldrb	r3, [r7, #22]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x26>
        return res;
 8004296:	7dbb      	ldrb	r3, [r7, #22]
 8004298:	e01c      	b.n	80042d4 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x60>
    }

    uint8_t tbufdata[4];
    prepareId(tbufdata, ext, ulData);
 800429a:	7aba      	ldrb	r2, [r7, #10]
 800429c:	f107 0110 	add.w	r1, r7, #16
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	68f8      	ldr	r0, [r7, #12]
 80042a4:	f7ff ff88 	bl	80041b8 <_ZN7MCP25159prepareIdEPhbm>

    REGISTER reg;
    switch (mask) {
 80042a8:	7afb      	ldrb	r3, [r7, #11]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d002      	beq.n	80042b4 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x40>
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d003      	beq.n	80042ba <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x46>
 80042b2:	e005      	b.n	80042c0 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x4c>
        case MASK0: reg = MCP_RXM0SIDH; break;
 80042b4:	2320      	movs	r3, #32
 80042b6:	75fb      	strb	r3, [r7, #23]
 80042b8:	e004      	b.n	80042c4 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x50>
        case MASK1: reg = MCP_RXM1SIDH; break;
 80042ba:	2324      	movs	r3, #36	@ 0x24
 80042bc:	75fb      	strb	r3, [r7, #23]
 80042be:	e001      	b.n	80042c4 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x50>
        default:
            return ERROR_FAIL;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e007      	b.n	80042d4 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x60>
    }

    setRegisters(reg, tbufdata, 4);
 80042c4:	f107 0210 	add.w	r2, r7, #16
 80042c8:	7df9      	ldrb	r1, [r7, #23]
 80042ca:	2304      	movs	r3, #4
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f7ff fcdd 	bl	8003c8c <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>

    return ERROR_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3718      	adds	r7, #24
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <_ZN7MCP25159setFilterENS_3RXFEbm>:

MCP2515::ERROR MCP2515::setFilter(const RXF num, const bool ext, const uint32_t ulData)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	607b      	str	r3, [r7, #4]
 80042e6:	460b      	mov	r3, r1
 80042e8:	72fb      	strb	r3, [r7, #11]
 80042ea:	4613      	mov	r3, r2
 80042ec:	72bb      	strb	r3, [r7, #10]
    ERROR res = setConfigMode();
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f7ff fd3d 	bl	8003d6e <_ZN7MCP251513setConfigModeEv>
 80042f4:	4603      	mov	r3, r0
 80042f6:	75bb      	strb	r3, [r7, #22]
    if (res != ERROR_OK) {
 80042f8:	7dbb      	ldrb	r3, [r7, #22]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <_ZN7MCP25159setFilterENS_3RXFEbm+0x26>
        return res;
 80042fe:	7dbb      	ldrb	r3, [r7, #22]
 8004300:	e035      	b.n	800436e <_ZN7MCP25159setFilterENS_3RXFEbm+0x92>
    }

    REGISTER reg;

    switch (num) {
 8004302:	7afb      	ldrb	r3, [r7, #11]
 8004304:	2b05      	cmp	r3, #5
 8004306:	d821      	bhi.n	800434c <_ZN7MCP25159setFilterENS_3RXFEbm+0x70>
 8004308:	a201      	add	r2, pc, #4	@ (adr r2, 8004310 <_ZN7MCP25159setFilterENS_3RXFEbm+0x34>)
 800430a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430e:	bf00      	nop
 8004310:	08004329 	.word	0x08004329
 8004314:	0800432f 	.word	0x0800432f
 8004318:	08004335 	.word	0x08004335
 800431c:	0800433b 	.word	0x0800433b
 8004320:	08004341 	.word	0x08004341
 8004324:	08004347 	.word	0x08004347
        case RXF0: reg = MCP_RXF0SIDH; break;
 8004328:	2300      	movs	r3, #0
 800432a:	75fb      	strb	r3, [r7, #23]
 800432c:	e010      	b.n	8004350 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF1: reg = MCP_RXF1SIDH; break;
 800432e:	2304      	movs	r3, #4
 8004330:	75fb      	strb	r3, [r7, #23]
 8004332:	e00d      	b.n	8004350 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF2: reg = MCP_RXF2SIDH; break;
 8004334:	2308      	movs	r3, #8
 8004336:	75fb      	strb	r3, [r7, #23]
 8004338:	e00a      	b.n	8004350 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF3: reg = MCP_RXF3SIDH; break;
 800433a:	2310      	movs	r3, #16
 800433c:	75fb      	strb	r3, [r7, #23]
 800433e:	e007      	b.n	8004350 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF4: reg = MCP_RXF4SIDH; break;
 8004340:	2314      	movs	r3, #20
 8004342:	75fb      	strb	r3, [r7, #23]
 8004344:	e004      	b.n	8004350 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF5: reg = MCP_RXF5SIDH; break;
 8004346:	2318      	movs	r3, #24
 8004348:	75fb      	strb	r3, [r7, #23]
 800434a:	e001      	b.n	8004350 <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        default:
            return ERROR_FAIL;
 800434c:	2301      	movs	r3, #1
 800434e:	e00e      	b.n	800436e <_ZN7MCP25159setFilterENS_3RXFEbm+0x92>
    }

    uint8_t tbufdata[4];
    prepareId(tbufdata, ext, ulData);
 8004350:	7aba      	ldrb	r2, [r7, #10]
 8004352:	f107 0110 	add.w	r1, r7, #16
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f7ff ff2d 	bl	80041b8 <_ZN7MCP25159prepareIdEPhbm>
    setRegisters(reg, tbufdata, 4);
 800435e:	f107 0210 	add.w	r2, r7, #16
 8004362:	7df9      	ldrb	r1, [r7, #23]
 8004364:	2304      	movs	r3, #4
 8004366:	68f8      	ldr	r0, [r7, #12]
 8004368:	f7ff fc90 	bl	8003c8c <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>

    return ERROR_OK;
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3718      	adds	r7, #24
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop

08004378 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame>:

    return ERROR_ALLTXBUSY;
}

MCP2515::ERROR MCP2515::readMessage(const RXBn rxbn, struct can_frame *frame)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b088      	sub	sp, #32
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	460b      	mov	r3, r1
 8004382:	607a      	str	r2, [r7, #4]
 8004384:	72fb      	strb	r3, [r7, #11]
    const struct RXBn_REGS *rxb = &RXB[rxbn];
 8004386:	7afb      	ldrb	r3, [r7, #11]
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4a30      	ldr	r2, [pc, #192]	@ (800444c <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0xd4>)
 800438c:	4413      	add	r3, r2
 800438e:	61bb      	str	r3, [r7, #24]

    uint8_t tbufdata[5];

    readRegisters(rxb->SIDH, tbufdata, 5);
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	7859      	ldrb	r1, [r3, #1]
 8004394:	f107 0210 	add.w	r2, r7, #16
 8004398:	2305      	movs	r3, #5
 800439a:	68f8      	ldr	r0, [r7, #12]
 800439c:	f7ff fc27 	bl	8003bee <_ZN7MCP251513readRegistersENS_8REGISTEREPhh>

    uint32_t id = (tbufdata[MCP_SIDH]<<3) + (tbufdata[MCP_SIDL]>>5);
 80043a0:	7c3b      	ldrb	r3, [r7, #16]
 80043a2:	00db      	lsls	r3, r3, #3
 80043a4:	7c7a      	ldrb	r2, [r7, #17]
 80043a6:	0952      	lsrs	r2, r2, #5
 80043a8:	b2d2      	uxtb	r2, r2
 80043aa:	4413      	add	r3, r2
 80043ac:	61fb      	str	r3, [r7, #28]

    if ( (tbufdata[MCP_SIDL] & TXB_EXIDE_MASK) ==  TXB_EXIDE_MASK ) {
 80043ae:	7c7b      	ldrb	r3, [r7, #17]
 80043b0:	f003 0308 	and.w	r3, r3, #8
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d014      	beq.n	80043e2 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0x6a>
        id = (id<<2) + (tbufdata[MCP_SIDL] & 0x03);
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	009a      	lsls	r2, r3, #2
 80043bc:	7c7b      	ldrb	r3, [r7, #17]
 80043be:	f003 0303 	and.w	r3, r3, #3
 80043c2:	4413      	add	r3, r2
 80043c4:	61fb      	str	r3, [r7, #28]
        id = (id<<8) + tbufdata[MCP_EID8];
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	021b      	lsls	r3, r3, #8
 80043ca:	7cba      	ldrb	r2, [r7, #18]
 80043cc:	4413      	add	r3, r2
 80043ce:	61fb      	str	r3, [r7, #28]
        id = (id<<8) + tbufdata[MCP_EID0];
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	021b      	lsls	r3, r3, #8
 80043d4:	7cfa      	ldrb	r2, [r7, #19]
 80043d6:	4413      	add	r3, r2
 80043d8:	61fb      	str	r3, [r7, #28]
        id |= CAN_EFF_FLAG;
 80043da:	69fb      	ldr	r3, [r7, #28]
 80043dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80043e0:	61fb      	str	r3, [r7, #28]
    }

    uint8_t dlc = (tbufdata[MCP_DLC] & DLC_MASK);
 80043e2:	7d3b      	ldrb	r3, [r7, #20]
 80043e4:	f003 030f 	and.w	r3, r3, #15
 80043e8:	75fb      	strb	r3, [r7, #23]
    if (dlc > CAN_MAX_DLEN) {
 80043ea:	7dfb      	ldrb	r3, [r7, #23]
 80043ec:	2b08      	cmp	r3, #8
 80043ee:	d901      	bls.n	80043f4 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0x7c>
        return ERROR_FAIL;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e027      	b.n	8004444 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0xcc>
    }

    uint8_t ctrl = readRegister(rxb->CTRL);
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	4619      	mov	r1, r3
 80043fa:	68f8      	ldr	r0, [r7, #12]
 80043fc:	f7ff fbd8 	bl	8003bb0 <_ZN7MCP251512readRegisterENS_8REGISTERE>
 8004400:	4603      	mov	r3, r0
 8004402:	75bb      	strb	r3, [r7, #22]
    if (ctrl & RXBnCTRL_RTR) {
 8004404:	7dbb      	ldrb	r3, [r7, #22]
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0x9e>
        id |= CAN_RTR_FLAG;
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004414:	61fb      	str	r3, [r7, #28]
    }

    frame->can_id = id;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	69fa      	ldr	r2, [r7, #28]
 800441a:	601a      	str	r2, [r3, #0]
    frame->can_dlc = dlc;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	7dfa      	ldrb	r2, [r7, #23]
 8004420:	711a      	strb	r2, [r3, #4]

    readRegisters(rxb->DATA, frame->data, dlc);
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	7899      	ldrb	r1, [r3, #2]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f103 0208 	add.w	r2, r3, #8
 800442c:	7dfb      	ldrb	r3, [r7, #23]
 800442e:	68f8      	ldr	r0, [r7, #12]
 8004430:	f7ff fbdd 	bl	8003bee <_ZN7MCP251513readRegistersENS_8REGISTEREPhh>

    modifyRegister(MCP_CANINTF, rxb->CANINTF_RXnIF, 0);
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	78da      	ldrb	r2, [r3, #3]
 8004438:	2300      	movs	r3, #0
 800443a:	212c      	movs	r1, #44	@ 0x2c
 800443c:	68f8      	ldr	r0, [r7, #12]
 800443e:	f7ff fc54 	bl	8003cea <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>

    return ERROR_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3720      	adds	r7, #32
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	08017ac4 	.word	0x08017ac4

08004450 <_ZN7MCP251511readMessageEP9can_frame>:

MCP2515::ERROR MCP2515::readMessage(struct can_frame *frame)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	6039      	str	r1, [r7, #0]
    ERROR rc;
    uint8_t stat = getStatus();
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f7ff fc6f 	bl	8003d3e <_ZN7MCP25159getStatusEv>
 8004460:	4603      	mov	r3, r0
 8004462:	73bb      	strb	r3, [r7, #14]

    if ( stat & STAT_RX0IF ) {
 8004464:	7bbb      	ldrb	r3, [r7, #14]
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b00      	cmp	r3, #0
 800446c:	d007      	beq.n	800447e <_ZN7MCP251511readMessageEP9can_frame+0x2e>
        rc = readMessage(RXB0, frame);
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	2100      	movs	r1, #0
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7ff ff80 	bl	8004378 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame>
 8004478:	4603      	mov	r3, r0
 800447a:	73fb      	strb	r3, [r7, #15]
 800447c:	e00e      	b.n	800449c <_ZN7MCP251511readMessageEP9can_frame+0x4c>
    } else if ( stat & STAT_RX1IF ) {
 800447e:	7bbb      	ldrb	r3, [r7, #14]
 8004480:	f003 0302 	and.w	r3, r3, #2
 8004484:	2b00      	cmp	r3, #0
 8004486:	d007      	beq.n	8004498 <_ZN7MCP251511readMessageEP9can_frame+0x48>
        rc = readMessage(RXB1, frame);
 8004488:	683a      	ldr	r2, [r7, #0]
 800448a:	2101      	movs	r1, #1
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f7ff ff73 	bl	8004378 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame>
 8004492:	4603      	mov	r3, r0
 8004494:	73fb      	strb	r3, [r7, #15]
 8004496:	e001      	b.n	800449c <_ZN7MCP251511readMessageEP9can_frame+0x4c>
    } else {
        rc = ERROR_NOMSG;
 8004498:	2305      	movs	r3, #5
 800449a:	73fb      	strb	r3, [r7, #15]
    }

    return rc;
 800449c:	7bfb      	ldrb	r3, [r7, #15]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
	...

080044a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80044a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80044e0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80044ac:	f7fd fe52 	bl	8002154 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80044b0:	480c      	ldr	r0, [pc, #48]	@ (80044e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80044b2:	490d      	ldr	r1, [pc, #52]	@ (80044e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80044b4:	4a0d      	ldr	r2, [pc, #52]	@ (80044ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80044b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80044b8:	e002      	b.n	80044c0 <LoopCopyDataInit>

080044ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80044ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80044bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80044be:	3304      	adds	r3, #4

080044c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80044c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80044c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80044c4:	d3f9      	bcc.n	80044ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80044c6:	4a0a      	ldr	r2, [pc, #40]	@ (80044f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80044c8:	4c0a      	ldr	r4, [pc, #40]	@ (80044f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80044ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044cc:	e001      	b.n	80044d2 <LoopFillZerobss>

080044ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044d0:	3204      	adds	r2, #4

080044d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044d4:	d3fb      	bcc.n	80044ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80044d6:	f00b f98f 	bl	800f7f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044da:	f7fc fe75 	bl	80011c8 <main>
  bx  lr    
 80044de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80044e0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80044e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044e8:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 80044ec:	08017bc4 	.word	0x08017bc4
  ldr r2, =_sbss
 80044f0:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 80044f4:	20001970 	.word	0x20001970

080044f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044f8:	e7fe      	b.n	80044f8 <ADC_IRQHandler>
	...

080044fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004500:	4b0e      	ldr	r3, [pc, #56]	@ (800453c <HAL_Init+0x40>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a0d      	ldr	r2, [pc, #52]	@ (800453c <HAL_Init+0x40>)
 8004506:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800450a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800450c:	4b0b      	ldr	r3, [pc, #44]	@ (800453c <HAL_Init+0x40>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a0a      	ldr	r2, [pc, #40]	@ (800453c <HAL_Init+0x40>)
 8004512:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004516:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004518:	4b08      	ldr	r3, [pc, #32]	@ (800453c <HAL_Init+0x40>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a07      	ldr	r2, [pc, #28]	@ (800453c <HAL_Init+0x40>)
 800451e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004522:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004524:	2003      	movs	r0, #3
 8004526:	f000 f94f 	bl	80047c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800452a:	200f      	movs	r0, #15
 800452c:	f000 f808 	bl	8004540 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004530:	f7fd fcf0 	bl	8001f14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	40023c00 	.word	0x40023c00

08004540 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004548:	4b12      	ldr	r3, [pc, #72]	@ (8004594 <HAL_InitTick+0x54>)
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	4b12      	ldr	r3, [pc, #72]	@ (8004598 <HAL_InitTick+0x58>)
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	4619      	mov	r1, r3
 8004552:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004556:	fbb3 f3f1 	udiv	r3, r3, r1
 800455a:	fbb2 f3f3 	udiv	r3, r2, r3
 800455e:	4618      	mov	r0, r3
 8004560:	f000 f967 	bl	8004832 <HAL_SYSTICK_Config>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e00e      	b.n	800458c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2b0f      	cmp	r3, #15
 8004572:	d80a      	bhi.n	800458a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004574:	2200      	movs	r2, #0
 8004576:	6879      	ldr	r1, [r7, #4]
 8004578:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800457c:	f000 f92f 	bl	80047de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004580:	4a06      	ldr	r2, [pc, #24]	@ (800459c <HAL_InitTick+0x5c>)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004586:	2300      	movs	r3, #0
 8004588:	e000      	b.n	800458c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
}
 800458c:	4618      	mov	r0, r3
 800458e:	3708      	adds	r7, #8
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}
 8004594:	20000004 	.word	0x20000004
 8004598:	2000002c 	.word	0x2000002c
 800459c:	20000028 	.word	0x20000028

080045a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045a0:	b480      	push	{r7}
 80045a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80045a4:	4b06      	ldr	r3, [pc, #24]	@ (80045c0 <HAL_IncTick+0x20>)
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	461a      	mov	r2, r3
 80045aa:	4b06      	ldr	r3, [pc, #24]	@ (80045c4 <HAL_IncTick+0x24>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4413      	add	r3, r2
 80045b0:	4a04      	ldr	r2, [pc, #16]	@ (80045c4 <HAL_IncTick+0x24>)
 80045b2:	6013      	str	r3, [r2, #0]
}
 80045b4:	bf00      	nop
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	2000002c 	.word	0x2000002c
 80045c4:	20000400 	.word	0x20000400

080045c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045c8:	b480      	push	{r7}
 80045ca:	af00      	add	r7, sp, #0
  return uwTick;
 80045cc:	4b03      	ldr	r3, [pc, #12]	@ (80045dc <HAL_GetTick+0x14>)
 80045ce:	681b      	ldr	r3, [r3, #0]
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
 80045da:	bf00      	nop
 80045dc:	20000400 	.word	0x20000400

080045e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045e8:	f7ff ffee 	bl	80045c8 <HAL_GetTick>
 80045ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045f8:	d005      	beq.n	8004606 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004624 <HAL_Delay+0x44>)
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	461a      	mov	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4413      	add	r3, r2
 8004604:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004606:	bf00      	nop
 8004608:	f7ff ffde 	bl	80045c8 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	429a      	cmp	r2, r3
 8004616:	d8f7      	bhi.n	8004608 <HAL_Delay+0x28>
  {
  }
}
 8004618:	bf00      	nop
 800461a:	bf00      	nop
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	2000002c 	.word	0x2000002c

08004628 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f003 0307 	and.w	r3, r3, #7
 8004636:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004638:	4b0c      	ldr	r3, [pc, #48]	@ (800466c <__NVIC_SetPriorityGrouping+0x44>)
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004644:	4013      	ands	r3, r2
 8004646:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004650:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004654:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800465a:	4a04      	ldr	r2, [pc, #16]	@ (800466c <__NVIC_SetPriorityGrouping+0x44>)
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	60d3      	str	r3, [r2, #12]
}
 8004660:	bf00      	nop
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr
 800466c:	e000ed00 	.word	0xe000ed00

08004670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004674:	4b04      	ldr	r3, [pc, #16]	@ (8004688 <__NVIC_GetPriorityGrouping+0x18>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	0a1b      	lsrs	r3, r3, #8
 800467a:	f003 0307 	and.w	r3, r3, #7
}
 800467e:	4618      	mov	r0, r3
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr
 8004688:	e000ed00 	.word	0xe000ed00

0800468c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	4603      	mov	r3, r0
 8004694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800469a:	2b00      	cmp	r3, #0
 800469c:	db0b      	blt.n	80046b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800469e:	79fb      	ldrb	r3, [r7, #7]
 80046a0:	f003 021f 	and.w	r2, r3, #31
 80046a4:	4907      	ldr	r1, [pc, #28]	@ (80046c4 <__NVIC_EnableIRQ+0x38>)
 80046a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046aa:	095b      	lsrs	r3, r3, #5
 80046ac:	2001      	movs	r0, #1
 80046ae:	fa00 f202 	lsl.w	r2, r0, r2
 80046b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop
 80046c4:	e000e100 	.word	0xe000e100

080046c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	4603      	mov	r3, r0
 80046d0:	6039      	str	r1, [r7, #0]
 80046d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	db0a      	blt.n	80046f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	b2da      	uxtb	r2, r3
 80046e0:	490c      	ldr	r1, [pc, #48]	@ (8004714 <__NVIC_SetPriority+0x4c>)
 80046e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e6:	0112      	lsls	r2, r2, #4
 80046e8:	b2d2      	uxtb	r2, r2
 80046ea:	440b      	add	r3, r1
 80046ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046f0:	e00a      	b.n	8004708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	b2da      	uxtb	r2, r3
 80046f6:	4908      	ldr	r1, [pc, #32]	@ (8004718 <__NVIC_SetPriority+0x50>)
 80046f8:	79fb      	ldrb	r3, [r7, #7]
 80046fa:	f003 030f 	and.w	r3, r3, #15
 80046fe:	3b04      	subs	r3, #4
 8004700:	0112      	lsls	r2, r2, #4
 8004702:	b2d2      	uxtb	r2, r2
 8004704:	440b      	add	r3, r1
 8004706:	761a      	strb	r2, [r3, #24]
}
 8004708:	bf00      	nop
 800470a:	370c      	adds	r7, #12
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr
 8004714:	e000e100 	.word	0xe000e100
 8004718:	e000ed00 	.word	0xe000ed00

0800471c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800471c:	b480      	push	{r7}
 800471e:	b089      	sub	sp, #36	@ 0x24
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f003 0307 	and.w	r3, r3, #7
 800472e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	f1c3 0307 	rsb	r3, r3, #7
 8004736:	2b04      	cmp	r3, #4
 8004738:	bf28      	it	cs
 800473a:	2304      	movcs	r3, #4
 800473c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	3304      	adds	r3, #4
 8004742:	2b06      	cmp	r3, #6
 8004744:	d902      	bls.n	800474c <NVIC_EncodePriority+0x30>
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	3b03      	subs	r3, #3
 800474a:	e000      	b.n	800474e <NVIC_EncodePriority+0x32>
 800474c:	2300      	movs	r3, #0
 800474e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004750:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	fa02 f303 	lsl.w	r3, r2, r3
 800475a:	43da      	mvns	r2, r3
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	401a      	ands	r2, r3
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004764:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	fa01 f303 	lsl.w	r3, r1, r3
 800476e:	43d9      	mvns	r1, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004774:	4313      	orrs	r3, r2
         );
}
 8004776:	4618      	mov	r0, r3
 8004778:	3724      	adds	r7, #36	@ 0x24
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
	...

08004784 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	3b01      	subs	r3, #1
 8004790:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004794:	d301      	bcc.n	800479a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004796:	2301      	movs	r3, #1
 8004798:	e00f      	b.n	80047ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800479a:	4a0a      	ldr	r2, [pc, #40]	@ (80047c4 <SysTick_Config+0x40>)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	3b01      	subs	r3, #1
 80047a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047a2:	210f      	movs	r1, #15
 80047a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047a8:	f7ff ff8e 	bl	80046c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047ac:	4b05      	ldr	r3, [pc, #20]	@ (80047c4 <SysTick_Config+0x40>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047b2:	4b04      	ldr	r3, [pc, #16]	@ (80047c4 <SysTick_Config+0x40>)
 80047b4:	2207      	movs	r2, #7
 80047b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3708      	adds	r7, #8
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	e000e010 	.word	0xe000e010

080047c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f7ff ff29 	bl	8004628 <__NVIC_SetPriorityGrouping>
}
 80047d6:	bf00      	nop
 80047d8:	3708      	adds	r7, #8
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047de:	b580      	push	{r7, lr}
 80047e0:	b086      	sub	sp, #24
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	4603      	mov	r3, r0
 80047e6:	60b9      	str	r1, [r7, #8]
 80047e8:	607a      	str	r2, [r7, #4]
 80047ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047ec:	2300      	movs	r3, #0
 80047ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047f0:	f7ff ff3e 	bl	8004670 <__NVIC_GetPriorityGrouping>
 80047f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	68b9      	ldr	r1, [r7, #8]
 80047fa:	6978      	ldr	r0, [r7, #20]
 80047fc:	f7ff ff8e 	bl	800471c <NVIC_EncodePriority>
 8004800:	4602      	mov	r2, r0
 8004802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004806:	4611      	mov	r1, r2
 8004808:	4618      	mov	r0, r3
 800480a:	f7ff ff5d 	bl	80046c8 <__NVIC_SetPriority>
}
 800480e:	bf00      	nop
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}

08004816 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004816:	b580      	push	{r7, lr}
 8004818:	b082      	sub	sp, #8
 800481a:	af00      	add	r7, sp, #0
 800481c:	4603      	mov	r3, r0
 800481e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004824:	4618      	mov	r0, r3
 8004826:	f7ff ff31 	bl	800468c <__NVIC_EnableIRQ>
}
 800482a:	bf00      	nop
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004832:	b580      	push	{r7, lr}
 8004834:	b082      	sub	sp, #8
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f7ff ffa2 	bl	8004784 <SysTick_Config>
 8004840:	4603      	mov	r3, r0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3708      	adds	r7, #8
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
	...

0800484c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b086      	sub	sp, #24
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004854:	2300      	movs	r3, #0
 8004856:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004858:	f7ff feb6 	bl	80045c8 <HAL_GetTick>
 800485c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d101      	bne.n	8004868 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e099      	b.n	800499c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2202      	movs	r2, #2
 800486c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0201 	bic.w	r2, r2, #1
 8004886:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004888:	e00f      	b.n	80048aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800488a:	f7ff fe9d 	bl	80045c8 <HAL_GetTick>
 800488e:	4602      	mov	r2, r0
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	2b05      	cmp	r3, #5
 8004896:	d908      	bls.n	80048aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2220      	movs	r2, #32
 800489c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2203      	movs	r2, #3
 80048a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e078      	b.n	800499c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1e8      	bne.n	800488a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80048c0:	697a      	ldr	r2, [r7, #20]
 80048c2:	4b38      	ldr	r3, [pc, #224]	@ (80049a4 <HAL_DMA_Init+0x158>)
 80048c4:	4013      	ands	r3, r2
 80048c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685a      	ldr	r2, [r3, #4]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	691b      	ldr	r3, [r3, #16]
 80048dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a1b      	ldr	r3, [r3, #32]
 80048f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004900:	2b04      	cmp	r3, #4
 8004902:	d107      	bne.n	8004914 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800490c:	4313      	orrs	r3, r2
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	4313      	orrs	r3, r2
 8004912:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	697a      	ldr	r2, [r7, #20]
 800491a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	f023 0307 	bic.w	r3, r3, #7
 800492a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004930:	697a      	ldr	r2, [r7, #20]
 8004932:	4313      	orrs	r3, r2
 8004934:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800493a:	2b04      	cmp	r3, #4
 800493c:	d117      	bne.n	800496e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004942:	697a      	ldr	r2, [r7, #20]
 8004944:	4313      	orrs	r3, r2
 8004946:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00e      	beq.n	800496e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 fa91 	bl	8004e78 <DMA_CheckFifoParam>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d008      	beq.n	800496e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2240      	movs	r2, #64	@ 0x40
 8004960:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800496a:	2301      	movs	r3, #1
 800496c:	e016      	b.n	800499c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	697a      	ldr	r2, [r7, #20]
 8004974:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 fa48 	bl	8004e0c <DMA_CalcBaseAndBitshift>
 800497c:	4603      	mov	r3, r0
 800497e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004984:	223f      	movs	r2, #63	@ 0x3f
 8004986:	409a      	lsls	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800499a:	2300      	movs	r3, #0
}
 800499c:	4618      	mov	r0, r3
 800499e:	3718      	adds	r7, #24
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	f010803f 	.word	0xf010803f

080049a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	607a      	str	r2, [r7, #4]
 80049b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049b6:	2300      	movs	r3, #0
 80049b8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049be:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d101      	bne.n	80049ce <HAL_DMA_Start_IT+0x26>
 80049ca:	2302      	movs	r3, #2
 80049cc:	e040      	b.n	8004a50 <HAL_DMA_Start_IT+0xa8>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2201      	movs	r2, #1
 80049d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d12f      	bne.n	8004a42 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2202      	movs	r2, #2
 80049e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2200      	movs	r2, #0
 80049ee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	68b9      	ldr	r1, [r7, #8]
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 f9da 	bl	8004db0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a00:	223f      	movs	r2, #63	@ 0x3f
 8004a02:	409a      	lsls	r2, r3
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0216 	orr.w	r2, r2, #22
 8004a16:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d007      	beq.n	8004a30 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f042 0208 	orr.w	r2, r2, #8
 8004a2e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f042 0201 	orr.w	r2, r2, #1
 8004a3e:	601a      	str	r2, [r3, #0]
 8004a40:	e005      	b.n	8004a4e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004a4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3718      	adds	r7, #24
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d004      	beq.n	8004a76 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2280      	movs	r2, #128	@ 0x80
 8004a70:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e00c      	b.n	8004a90 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2205      	movs	r2, #5
 8004a7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 0201 	bic.w	r2, r2, #1
 8004a8c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	370c      	adds	r7, #12
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr

08004a9c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b086      	sub	sp, #24
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004aa8:	4b8e      	ldr	r3, [pc, #568]	@ (8004ce4 <HAL_DMA_IRQHandler+0x248>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a8e      	ldr	r2, [pc, #568]	@ (8004ce8 <HAL_DMA_IRQHandler+0x24c>)
 8004aae:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab2:	0a9b      	lsrs	r3, r3, #10
 8004ab4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ac6:	2208      	movs	r2, #8
 8004ac8:	409a      	lsls	r2, r3
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	4013      	ands	r3, r2
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d01a      	beq.n	8004b08 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0304 	and.w	r3, r3, #4
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d013      	beq.n	8004b08 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f022 0204 	bic.w	r2, r2, #4
 8004aee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004af4:	2208      	movs	r2, #8
 8004af6:	409a      	lsls	r2, r3
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b00:	f043 0201 	orr.w	r2, r3, #1
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	409a      	lsls	r2, r3
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	4013      	ands	r3, r2
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d012      	beq.n	8004b3e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00b      	beq.n	8004b3e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	409a      	lsls	r2, r3
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b36:	f043 0202 	orr.w	r2, r3, #2
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b42:	2204      	movs	r2, #4
 8004b44:	409a      	lsls	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	4013      	ands	r3, r2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d012      	beq.n	8004b74 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0302 	and.w	r3, r3, #2
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00b      	beq.n	8004b74 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b60:	2204      	movs	r2, #4
 8004b62:	409a      	lsls	r2, r3
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b6c:	f043 0204 	orr.w	r2, r3, #4
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b78:	2210      	movs	r2, #16
 8004b7a:	409a      	lsls	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	4013      	ands	r3, r2
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d043      	beq.n	8004c0c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0308 	and.w	r3, r3, #8
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d03c      	beq.n	8004c0c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b96:	2210      	movs	r2, #16
 8004b98:	409a      	lsls	r2, r3
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d018      	beq.n	8004bde <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d108      	bne.n	8004bcc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d024      	beq.n	8004c0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	4798      	blx	r3
 8004bca:	e01f      	b.n	8004c0c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d01b      	beq.n	8004c0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	4798      	blx	r3
 8004bdc:	e016      	b.n	8004c0c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d107      	bne.n	8004bfc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f022 0208 	bic.w	r2, r2, #8
 8004bfa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d003      	beq.n	8004c0c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c10:	2220      	movs	r2, #32
 8004c12:	409a      	lsls	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	4013      	ands	r3, r2
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f000 808f 	beq.w	8004d3c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0310 	and.w	r3, r3, #16
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f000 8087 	beq.w	8004d3c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c32:	2220      	movs	r2, #32
 8004c34:	409a      	lsls	r2, r3
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b05      	cmp	r3, #5
 8004c44:	d136      	bne.n	8004cb4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 0216 	bic.w	r2, r2, #22
 8004c54:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695a      	ldr	r2, [r3, #20]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c64:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d103      	bne.n	8004c76 <HAL_DMA_IRQHandler+0x1da>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d007      	beq.n	8004c86 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 0208 	bic.w	r2, r2, #8
 8004c84:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c8a:	223f      	movs	r2, #63	@ 0x3f
 8004c8c:	409a      	lsls	r2, r3
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d07e      	beq.n	8004da8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	4798      	blx	r3
        }
        return;
 8004cb2:	e079      	b.n	8004da8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d01d      	beq.n	8004cfe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10d      	bne.n	8004cec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d031      	beq.n	8004d3c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	4798      	blx	r3
 8004ce0:	e02c      	b.n	8004d3c <HAL_DMA_IRQHandler+0x2a0>
 8004ce2:	bf00      	nop
 8004ce4:	20000004 	.word	0x20000004
 8004ce8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d023      	beq.n	8004d3c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	4798      	blx	r3
 8004cfc:	e01e      	b.n	8004d3c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d10f      	bne.n	8004d2c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0210 	bic.w	r2, r2, #16
 8004d1a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d003      	beq.n	8004d3c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d032      	beq.n	8004daa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d48:	f003 0301 	and.w	r3, r3, #1
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d022      	beq.n	8004d96 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2205      	movs	r2, #5
 8004d54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f022 0201 	bic.w	r2, r2, #1
 8004d66:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	60bb      	str	r3, [r7, #8]
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d307      	bcc.n	8004d84 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0301 	and.w	r3, r3, #1
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1f2      	bne.n	8004d68 <HAL_DMA_IRQHandler+0x2cc>
 8004d82:	e000      	b.n	8004d86 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004d84:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d005      	beq.n	8004daa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	4798      	blx	r3
 8004da6:	e000      	b.n	8004daa <HAL_DMA_IRQHandler+0x30e>
        return;
 8004da8:	bf00      	nop
    }
  }
}
 8004daa:	3718      	adds	r7, #24
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
 8004dbc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004dcc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	683a      	ldr	r2, [r7, #0]
 8004dd4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	2b40      	cmp	r3, #64	@ 0x40
 8004ddc:	d108      	bne.n	8004df0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004dee:	e007      	b.n	8004e00 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	60da      	str	r2, [r3, #12]
}
 8004e00:	bf00      	nop
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	3b10      	subs	r3, #16
 8004e1c:	4a14      	ldr	r2, [pc, #80]	@ (8004e70 <DMA_CalcBaseAndBitshift+0x64>)
 8004e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e22:	091b      	lsrs	r3, r3, #4
 8004e24:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e26:	4a13      	ldr	r2, [pc, #76]	@ (8004e74 <DMA_CalcBaseAndBitshift+0x68>)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	781b      	ldrb	r3, [r3, #0]
 8004e2e:	461a      	mov	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2b03      	cmp	r3, #3
 8004e38:	d909      	bls.n	8004e4e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004e42:	f023 0303 	bic.w	r3, r3, #3
 8004e46:	1d1a      	adds	r2, r3, #4
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e4c:	e007      	b.n	8004e5e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004e56:	f023 0303 	bic.w	r3, r3, #3
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3714      	adds	r7, #20
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	aaaaaaab 	.word	0xaaaaaaab
 8004e74:	08017acc 	.word	0x08017acc

08004e78 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e80:	2300      	movs	r3, #0
 8004e82:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e88:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d11f      	bne.n	8004ed2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	2b03      	cmp	r3, #3
 8004e96:	d856      	bhi.n	8004f46 <DMA_CheckFifoParam+0xce>
 8004e98:	a201      	add	r2, pc, #4	@ (adr r2, 8004ea0 <DMA_CheckFifoParam+0x28>)
 8004e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9e:	bf00      	nop
 8004ea0:	08004eb1 	.word	0x08004eb1
 8004ea4:	08004ec3 	.word	0x08004ec3
 8004ea8:	08004eb1 	.word	0x08004eb1
 8004eac:	08004f47 	.word	0x08004f47
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d046      	beq.n	8004f4a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ec0:	e043      	b.n	8004f4a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004eca:	d140      	bne.n	8004f4e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ed0:	e03d      	b.n	8004f4e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eda:	d121      	bne.n	8004f20 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	2b03      	cmp	r3, #3
 8004ee0:	d837      	bhi.n	8004f52 <DMA_CheckFifoParam+0xda>
 8004ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ee8 <DMA_CheckFifoParam+0x70>)
 8004ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ee8:	08004ef9 	.word	0x08004ef9
 8004eec:	08004eff 	.word	0x08004eff
 8004ef0:	08004ef9 	.word	0x08004ef9
 8004ef4:	08004f11 	.word	0x08004f11
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	73fb      	strb	r3, [r7, #15]
      break;
 8004efc:	e030      	b.n	8004f60 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d025      	beq.n	8004f56 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f0e:	e022      	b.n	8004f56 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f14:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004f18:	d11f      	bne.n	8004f5a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004f1e:	e01c      	b.n	8004f5a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d903      	bls.n	8004f2e <DMA_CheckFifoParam+0xb6>
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	2b03      	cmp	r3, #3
 8004f2a:	d003      	beq.n	8004f34 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004f2c:	e018      	b.n	8004f60 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	73fb      	strb	r3, [r7, #15]
      break;
 8004f32:	e015      	b.n	8004f60 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00e      	beq.n	8004f5e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	73fb      	strb	r3, [r7, #15]
      break;
 8004f44:	e00b      	b.n	8004f5e <DMA_CheckFifoParam+0xe6>
      break;
 8004f46:	bf00      	nop
 8004f48:	e00a      	b.n	8004f60 <DMA_CheckFifoParam+0xe8>
      break;
 8004f4a:	bf00      	nop
 8004f4c:	e008      	b.n	8004f60 <DMA_CheckFifoParam+0xe8>
      break;
 8004f4e:	bf00      	nop
 8004f50:	e006      	b.n	8004f60 <DMA_CheckFifoParam+0xe8>
      break;
 8004f52:	bf00      	nop
 8004f54:	e004      	b.n	8004f60 <DMA_CheckFifoParam+0xe8>
      break;
 8004f56:	bf00      	nop
 8004f58:	e002      	b.n	8004f60 <DMA_CheckFifoParam+0xe8>
      break;   
 8004f5a:	bf00      	nop
 8004f5c:	e000      	b.n	8004f60 <DMA_CheckFifoParam+0xe8>
      break;
 8004f5e:	bf00      	nop
    }
  } 
  
  return status; 
 8004f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3714      	adds	r7, #20
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop

08004f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b089      	sub	sp, #36	@ 0x24
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f86:	2300      	movs	r3, #0
 8004f88:	61fb      	str	r3, [r7, #28]
 8004f8a:	e159      	b.n	8005240 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	fa02 f303 	lsl.w	r3, r2, r3
 8004f94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004fa0:	693a      	ldr	r2, [r7, #16]
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	f040 8148 	bne.w	800523a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d005      	beq.n	8004fc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d130      	bne.n	8005024 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	005b      	lsls	r3, r3, #1
 8004fcc:	2203      	movs	r2, #3
 8004fce:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd2:	43db      	mvns	r3, r3
 8004fd4:	69ba      	ldr	r2, [r7, #24]
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe6:	69ba      	ldr	r2, [r7, #24]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	69ba      	ldr	r2, [r7, #24]
 8004ff0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8005000:	43db      	mvns	r3, r3
 8005002:	69ba      	ldr	r2, [r7, #24]
 8005004:	4013      	ands	r3, r2
 8005006:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	091b      	lsrs	r3, r3, #4
 800500e:	f003 0201 	and.w	r2, r3, #1
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	fa02 f303 	lsl.w	r3, r2, r3
 8005018:	69ba      	ldr	r2, [r7, #24]
 800501a:	4313      	orrs	r3, r2
 800501c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	69ba      	ldr	r2, [r7, #24]
 8005022:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	f003 0303 	and.w	r3, r3, #3
 800502c:	2b03      	cmp	r3, #3
 800502e:	d017      	beq.n	8005060 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	68db      	ldr	r3, [r3, #12]
 8005034:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	005b      	lsls	r3, r3, #1
 800503a:	2203      	movs	r2, #3
 800503c:	fa02 f303 	lsl.w	r3, r2, r3
 8005040:	43db      	mvns	r3, r3
 8005042:	69ba      	ldr	r2, [r7, #24]
 8005044:	4013      	ands	r3, r2
 8005046:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	689a      	ldr	r2, [r3, #8]
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	fa02 f303 	lsl.w	r3, r2, r3
 8005054:	69ba      	ldr	r2, [r7, #24]
 8005056:	4313      	orrs	r3, r2
 8005058:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	f003 0303 	and.w	r3, r3, #3
 8005068:	2b02      	cmp	r3, #2
 800506a:	d123      	bne.n	80050b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	08da      	lsrs	r2, r3, #3
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	3208      	adds	r2, #8
 8005074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005078:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	f003 0307 	and.w	r3, r3, #7
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	220f      	movs	r2, #15
 8005084:	fa02 f303 	lsl.w	r3, r2, r3
 8005088:	43db      	mvns	r3, r3
 800508a:	69ba      	ldr	r2, [r7, #24]
 800508c:	4013      	ands	r3, r2
 800508e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	691a      	ldr	r2, [r3, #16]
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	f003 0307 	and.w	r3, r3, #7
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	fa02 f303 	lsl.w	r3, r2, r3
 80050a0:	69ba      	ldr	r2, [r7, #24]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	08da      	lsrs	r2, r3, #3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	3208      	adds	r2, #8
 80050ae:	69b9      	ldr	r1, [r7, #24]
 80050b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	2203      	movs	r2, #3
 80050c0:	fa02 f303 	lsl.w	r3, r2, r3
 80050c4:	43db      	mvns	r3, r3
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	4013      	ands	r3, r2
 80050ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f003 0203 	and.w	r2, r3, #3
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	fa02 f303 	lsl.w	r3, r2, r3
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	4313      	orrs	r3, r2
 80050e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	69ba      	ldr	r2, [r7, #24]
 80050e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 80a2 	beq.w	800523a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050f6:	2300      	movs	r3, #0
 80050f8:	60fb      	str	r3, [r7, #12]
 80050fa:	4b57      	ldr	r3, [pc, #348]	@ (8005258 <HAL_GPIO_Init+0x2e8>)
 80050fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fe:	4a56      	ldr	r2, [pc, #344]	@ (8005258 <HAL_GPIO_Init+0x2e8>)
 8005100:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005104:	6453      	str	r3, [r2, #68]	@ 0x44
 8005106:	4b54      	ldr	r3, [pc, #336]	@ (8005258 <HAL_GPIO_Init+0x2e8>)
 8005108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800510a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800510e:	60fb      	str	r3, [r7, #12]
 8005110:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005112:	4a52      	ldr	r2, [pc, #328]	@ (800525c <HAL_GPIO_Init+0x2ec>)
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	089b      	lsrs	r3, r3, #2
 8005118:	3302      	adds	r3, #2
 800511a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800511e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	f003 0303 	and.w	r3, r3, #3
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	220f      	movs	r2, #15
 800512a:	fa02 f303 	lsl.w	r3, r2, r3
 800512e:	43db      	mvns	r3, r3
 8005130:	69ba      	ldr	r2, [r7, #24]
 8005132:	4013      	ands	r3, r2
 8005134:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a49      	ldr	r2, [pc, #292]	@ (8005260 <HAL_GPIO_Init+0x2f0>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d019      	beq.n	8005172 <HAL_GPIO_Init+0x202>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a48      	ldr	r2, [pc, #288]	@ (8005264 <HAL_GPIO_Init+0x2f4>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d013      	beq.n	800516e <HAL_GPIO_Init+0x1fe>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a47      	ldr	r2, [pc, #284]	@ (8005268 <HAL_GPIO_Init+0x2f8>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d00d      	beq.n	800516a <HAL_GPIO_Init+0x1fa>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a46      	ldr	r2, [pc, #280]	@ (800526c <HAL_GPIO_Init+0x2fc>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d007      	beq.n	8005166 <HAL_GPIO_Init+0x1f6>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a45      	ldr	r2, [pc, #276]	@ (8005270 <HAL_GPIO_Init+0x300>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d101      	bne.n	8005162 <HAL_GPIO_Init+0x1f2>
 800515e:	2304      	movs	r3, #4
 8005160:	e008      	b.n	8005174 <HAL_GPIO_Init+0x204>
 8005162:	2307      	movs	r3, #7
 8005164:	e006      	b.n	8005174 <HAL_GPIO_Init+0x204>
 8005166:	2303      	movs	r3, #3
 8005168:	e004      	b.n	8005174 <HAL_GPIO_Init+0x204>
 800516a:	2302      	movs	r3, #2
 800516c:	e002      	b.n	8005174 <HAL_GPIO_Init+0x204>
 800516e:	2301      	movs	r3, #1
 8005170:	e000      	b.n	8005174 <HAL_GPIO_Init+0x204>
 8005172:	2300      	movs	r3, #0
 8005174:	69fa      	ldr	r2, [r7, #28]
 8005176:	f002 0203 	and.w	r2, r2, #3
 800517a:	0092      	lsls	r2, r2, #2
 800517c:	4093      	lsls	r3, r2
 800517e:	69ba      	ldr	r2, [r7, #24]
 8005180:	4313      	orrs	r3, r2
 8005182:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005184:	4935      	ldr	r1, [pc, #212]	@ (800525c <HAL_GPIO_Init+0x2ec>)
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	089b      	lsrs	r3, r3, #2
 800518a:	3302      	adds	r3, #2
 800518c:	69ba      	ldr	r2, [r7, #24]
 800518e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005192:	4b38      	ldr	r3, [pc, #224]	@ (8005274 <HAL_GPIO_Init+0x304>)
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	43db      	mvns	r3, r3
 800519c:	69ba      	ldr	r2, [r7, #24]
 800519e:	4013      	ands	r3, r2
 80051a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d003      	beq.n	80051b6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80051ae:	69ba      	ldr	r2, [r7, #24]
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80051b6:	4a2f      	ldr	r2, [pc, #188]	@ (8005274 <HAL_GPIO_Init+0x304>)
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80051bc:	4b2d      	ldr	r3, [pc, #180]	@ (8005274 <HAL_GPIO_Init+0x304>)
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	43db      	mvns	r3, r3
 80051c6:	69ba      	ldr	r2, [r7, #24]
 80051c8:	4013      	ands	r3, r2
 80051ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d003      	beq.n	80051e0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80051d8:	69ba      	ldr	r2, [r7, #24]
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	4313      	orrs	r3, r2
 80051de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051e0:	4a24      	ldr	r2, [pc, #144]	@ (8005274 <HAL_GPIO_Init+0x304>)
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80051e6:	4b23      	ldr	r3, [pc, #140]	@ (8005274 <HAL_GPIO_Init+0x304>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	43db      	mvns	r3, r3
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	4013      	ands	r3, r2
 80051f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d003      	beq.n	800520a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005202:	69ba      	ldr	r2, [r7, #24]
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	4313      	orrs	r3, r2
 8005208:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800520a:	4a1a      	ldr	r2, [pc, #104]	@ (8005274 <HAL_GPIO_Init+0x304>)
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005210:	4b18      	ldr	r3, [pc, #96]	@ (8005274 <HAL_GPIO_Init+0x304>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	43db      	mvns	r3, r3
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	4013      	ands	r3, r2
 800521e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005228:	2b00      	cmp	r3, #0
 800522a:	d003      	beq.n	8005234 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	4313      	orrs	r3, r2
 8005232:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005234:	4a0f      	ldr	r2, [pc, #60]	@ (8005274 <HAL_GPIO_Init+0x304>)
 8005236:	69bb      	ldr	r3, [r7, #24]
 8005238:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	3301      	adds	r3, #1
 800523e:	61fb      	str	r3, [r7, #28]
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	2b0f      	cmp	r3, #15
 8005244:	f67f aea2 	bls.w	8004f8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005248:	bf00      	nop
 800524a:	bf00      	nop
 800524c:	3724      	adds	r7, #36	@ 0x24
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	40023800 	.word	0x40023800
 800525c:	40013800 	.word	0x40013800
 8005260:	40020000 	.word	0x40020000
 8005264:	40020400 	.word	0x40020400
 8005268:	40020800 	.word	0x40020800
 800526c:	40020c00 	.word	0x40020c00
 8005270:	40021000 	.word	0x40021000
 8005274:	40013c00 	.word	0x40013c00

08005278 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	460b      	mov	r3, r1
 8005282:	807b      	strh	r3, [r7, #2]
 8005284:	4613      	mov	r3, r2
 8005286:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005288:	787b      	ldrb	r3, [r7, #1]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d003      	beq.n	8005296 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800528e:	887a      	ldrh	r2, [r7, #2]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005294:	e003      	b.n	800529e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005296:	887b      	ldrh	r3, [r7, #2]
 8005298:	041a      	lsls	r2, r3, #16
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	619a      	str	r2, [r3, #24]
}
 800529e:	bf00      	nop
 80052a0:	370c      	adds	r7, #12
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
	...

080052ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b082      	sub	sp, #8
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	4603      	mov	r3, r0
 80052b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80052b6:	4b08      	ldr	r3, [pc, #32]	@ (80052d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80052b8:	695a      	ldr	r2, [r3, #20]
 80052ba:	88fb      	ldrh	r3, [r7, #6]
 80052bc:	4013      	ands	r3, r2
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d006      	beq.n	80052d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80052c2:	4a05      	ldr	r2, [pc, #20]	@ (80052d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80052c4:	88fb      	ldrh	r3, [r7, #6]
 80052c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80052c8:	88fb      	ldrh	r3, [r7, #6]
 80052ca:	4618      	mov	r0, r3
 80052cc:	f7fb ff44 	bl	8001158 <HAL_GPIO_EXTI_Callback>
  }
}
 80052d0:	bf00      	nop
 80052d2:	3708      	adds	r7, #8
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	40013c00 	.word	0x40013c00

080052dc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af02      	add	r7, sp, #8
 80052e2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d101      	bne.n	80052ee <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e101      	b.n	80054f2 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d106      	bne.n	800530e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f009 fd67 	bl	800eddc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2203      	movs	r2, #3
 8005312:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800531c:	d102      	bne.n	8005324 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4618      	mov	r0, r3
 800532a:	f003 ff5c 	bl	80091e6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6818      	ldr	r0, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	7c1a      	ldrb	r2, [r3, #16]
 8005336:	f88d 2000 	strb.w	r2, [sp]
 800533a:	3304      	adds	r3, #4
 800533c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800533e:	f003 fe3b 	bl	8008fb8 <USB_CoreInit>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d005      	beq.n	8005354 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2202      	movs	r2, #2
 800534c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e0ce      	b.n	80054f2 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2100      	movs	r1, #0
 800535a:	4618      	mov	r0, r3
 800535c:	f003 ff54 	bl	8009208 <USB_SetCurrentMode>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d005      	beq.n	8005372 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2202      	movs	r2, #2
 800536a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e0bf      	b.n	80054f2 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005372:	2300      	movs	r3, #0
 8005374:	73fb      	strb	r3, [r7, #15]
 8005376:	e04a      	b.n	800540e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005378:	7bfa      	ldrb	r2, [r7, #15]
 800537a:	6879      	ldr	r1, [r7, #4]
 800537c:	4613      	mov	r3, r2
 800537e:	00db      	lsls	r3, r3, #3
 8005380:	4413      	add	r3, r2
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	440b      	add	r3, r1
 8005386:	3315      	adds	r3, #21
 8005388:	2201      	movs	r2, #1
 800538a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800538c:	7bfa      	ldrb	r2, [r7, #15]
 800538e:	6879      	ldr	r1, [r7, #4]
 8005390:	4613      	mov	r3, r2
 8005392:	00db      	lsls	r3, r3, #3
 8005394:	4413      	add	r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	440b      	add	r3, r1
 800539a:	3314      	adds	r3, #20
 800539c:	7bfa      	ldrb	r2, [r7, #15]
 800539e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80053a0:	7bfa      	ldrb	r2, [r7, #15]
 80053a2:	7bfb      	ldrb	r3, [r7, #15]
 80053a4:	b298      	uxth	r0, r3
 80053a6:	6879      	ldr	r1, [r7, #4]
 80053a8:	4613      	mov	r3, r2
 80053aa:	00db      	lsls	r3, r3, #3
 80053ac:	4413      	add	r3, r2
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	440b      	add	r3, r1
 80053b2:	332e      	adds	r3, #46	@ 0x2e
 80053b4:	4602      	mov	r2, r0
 80053b6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80053b8:	7bfa      	ldrb	r2, [r7, #15]
 80053ba:	6879      	ldr	r1, [r7, #4]
 80053bc:	4613      	mov	r3, r2
 80053be:	00db      	lsls	r3, r3, #3
 80053c0:	4413      	add	r3, r2
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	440b      	add	r3, r1
 80053c6:	3318      	adds	r3, #24
 80053c8:	2200      	movs	r2, #0
 80053ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80053cc:	7bfa      	ldrb	r2, [r7, #15]
 80053ce:	6879      	ldr	r1, [r7, #4]
 80053d0:	4613      	mov	r3, r2
 80053d2:	00db      	lsls	r3, r3, #3
 80053d4:	4413      	add	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	440b      	add	r3, r1
 80053da:	331c      	adds	r3, #28
 80053dc:	2200      	movs	r2, #0
 80053de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80053e0:	7bfa      	ldrb	r2, [r7, #15]
 80053e2:	6879      	ldr	r1, [r7, #4]
 80053e4:	4613      	mov	r3, r2
 80053e6:	00db      	lsls	r3, r3, #3
 80053e8:	4413      	add	r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	440b      	add	r3, r1
 80053ee:	3320      	adds	r3, #32
 80053f0:	2200      	movs	r2, #0
 80053f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80053f4:	7bfa      	ldrb	r2, [r7, #15]
 80053f6:	6879      	ldr	r1, [r7, #4]
 80053f8:	4613      	mov	r3, r2
 80053fa:	00db      	lsls	r3, r3, #3
 80053fc:	4413      	add	r3, r2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	440b      	add	r3, r1
 8005402:	3324      	adds	r3, #36	@ 0x24
 8005404:	2200      	movs	r2, #0
 8005406:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005408:	7bfb      	ldrb	r3, [r7, #15]
 800540a:	3301      	adds	r3, #1
 800540c:	73fb      	strb	r3, [r7, #15]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	791b      	ldrb	r3, [r3, #4]
 8005412:	7bfa      	ldrb	r2, [r7, #15]
 8005414:	429a      	cmp	r2, r3
 8005416:	d3af      	bcc.n	8005378 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005418:	2300      	movs	r3, #0
 800541a:	73fb      	strb	r3, [r7, #15]
 800541c:	e044      	b.n	80054a8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800541e:	7bfa      	ldrb	r2, [r7, #15]
 8005420:	6879      	ldr	r1, [r7, #4]
 8005422:	4613      	mov	r3, r2
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	4413      	add	r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	440b      	add	r3, r1
 800542c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005430:	2200      	movs	r2, #0
 8005432:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005434:	7bfa      	ldrb	r2, [r7, #15]
 8005436:	6879      	ldr	r1, [r7, #4]
 8005438:	4613      	mov	r3, r2
 800543a:	00db      	lsls	r3, r3, #3
 800543c:	4413      	add	r3, r2
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	440b      	add	r3, r1
 8005442:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005446:	7bfa      	ldrb	r2, [r7, #15]
 8005448:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800544a:	7bfa      	ldrb	r2, [r7, #15]
 800544c:	6879      	ldr	r1, [r7, #4]
 800544e:	4613      	mov	r3, r2
 8005450:	00db      	lsls	r3, r3, #3
 8005452:	4413      	add	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	440b      	add	r3, r1
 8005458:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800545c:	2200      	movs	r2, #0
 800545e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005460:	7bfa      	ldrb	r2, [r7, #15]
 8005462:	6879      	ldr	r1, [r7, #4]
 8005464:	4613      	mov	r3, r2
 8005466:	00db      	lsls	r3, r3, #3
 8005468:	4413      	add	r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	440b      	add	r3, r1
 800546e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005472:	2200      	movs	r2, #0
 8005474:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005476:	7bfa      	ldrb	r2, [r7, #15]
 8005478:	6879      	ldr	r1, [r7, #4]
 800547a:	4613      	mov	r3, r2
 800547c:	00db      	lsls	r3, r3, #3
 800547e:	4413      	add	r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	440b      	add	r3, r1
 8005484:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005488:	2200      	movs	r2, #0
 800548a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800548c:	7bfa      	ldrb	r2, [r7, #15]
 800548e:	6879      	ldr	r1, [r7, #4]
 8005490:	4613      	mov	r3, r2
 8005492:	00db      	lsls	r3, r3, #3
 8005494:	4413      	add	r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	440b      	add	r3, r1
 800549a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800549e:	2200      	movs	r2, #0
 80054a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054a2:	7bfb      	ldrb	r3, [r7, #15]
 80054a4:	3301      	adds	r3, #1
 80054a6:	73fb      	strb	r3, [r7, #15]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	791b      	ldrb	r3, [r3, #4]
 80054ac:	7bfa      	ldrb	r2, [r7, #15]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d3b5      	bcc.n	800541e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6818      	ldr	r0, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	7c1a      	ldrb	r2, [r3, #16]
 80054ba:	f88d 2000 	strb.w	r2, [sp]
 80054be:	3304      	adds	r3, #4
 80054c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80054c2:	f003 feed 	bl	80092a0 <USB_DevInit>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d005      	beq.n	80054d8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2202      	movs	r2, #2
 80054d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e00c      	b.n	80054f2 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2201      	movs	r2, #1
 80054e2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f004 ff37 	bl	800a35e <USB_DevDisconnect>

  return HAL_OK;
 80054f0:	2300      	movs	r3, #0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3710      	adds	r7, #16
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b084      	sub	sp, #16
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800550e:	2b01      	cmp	r3, #1
 8005510:	d101      	bne.n	8005516 <HAL_PCD_Start+0x1c>
 8005512:	2302      	movs	r3, #2
 8005514:	e022      	b.n	800555c <HAL_PCD_Start+0x62>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2201      	movs	r2, #1
 800551a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005526:	2b00      	cmp	r3, #0
 8005528:	d009      	beq.n	800553e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800552e:	2b01      	cmp	r3, #1
 8005530:	d105      	bne.n	800553e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005536:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4618      	mov	r0, r3
 8005544:	f003 fe3e 	bl	80091c4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4618      	mov	r0, r3
 800554e:	f004 fee5 	bl	800a31c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3710      	adds	r7, #16
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005564:	b590      	push	{r4, r7, lr}
 8005566:	b08d      	sub	sp, #52	@ 0x34
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005572:	6a3b      	ldr	r3, [r7, #32]
 8005574:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4618      	mov	r0, r3
 800557c:	f004 ffa3 	bl	800a4c6 <USB_GetMode>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	f040 848c 	bne.w	8005ea0 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4618      	mov	r0, r3
 800558e:	f004 ff07 	bl	800a3a0 <USB_ReadInterrupts>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 8482 	beq.w	8005e9e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800559a:	69fb      	ldr	r3, [r7, #28]
 800559c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	0a1b      	lsrs	r3, r3, #8
 80055a4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4618      	mov	r0, r3
 80055b4:	f004 fef4 	bl	800a3a0 <USB_ReadInterrupts>
 80055b8:	4603      	mov	r3, r0
 80055ba:	f003 0302 	and.w	r3, r3, #2
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d107      	bne.n	80055d2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	695a      	ldr	r2, [r3, #20]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f002 0202 	and.w	r2, r2, #2
 80055d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f004 fee2 	bl	800a3a0 <USB_ReadInterrupts>
 80055dc:	4603      	mov	r3, r0
 80055de:	f003 0310 	and.w	r3, r3, #16
 80055e2:	2b10      	cmp	r3, #16
 80055e4:	d161      	bne.n	80056aa <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	699a      	ldr	r2, [r3, #24]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f022 0210 	bic.w	r2, r2, #16
 80055f4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80055f6:	6a3b      	ldr	r3, [r7, #32]
 80055f8:	6a1b      	ldr	r3, [r3, #32]
 80055fa:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	f003 020f 	and.w	r2, r3, #15
 8005602:	4613      	mov	r3, r2
 8005604:	00db      	lsls	r3, r3, #3
 8005606:	4413      	add	r3, r2
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	4413      	add	r3, r2
 8005612:	3304      	adds	r3, #4
 8005614:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800561c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005620:	d124      	bne.n	800566c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005622:	69ba      	ldr	r2, [r7, #24]
 8005624:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005628:	4013      	ands	r3, r2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d035      	beq.n	800569a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	091b      	lsrs	r3, r3, #4
 8005636:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005638:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800563c:	b29b      	uxth	r3, r3
 800563e:	461a      	mov	r2, r3
 8005640:	6a38      	ldr	r0, [r7, #32]
 8005642:	f004 fd19 	bl	800a078 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	68da      	ldr	r2, [r3, #12]
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	091b      	lsrs	r3, r3, #4
 800564e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005652:	441a      	add	r2, r3
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	695a      	ldr	r2, [r3, #20]
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	091b      	lsrs	r3, r3, #4
 8005660:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005664:	441a      	add	r2, r3
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	615a      	str	r2, [r3, #20]
 800566a:	e016      	b.n	800569a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005672:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005676:	d110      	bne.n	800569a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800567e:	2208      	movs	r2, #8
 8005680:	4619      	mov	r1, r3
 8005682:	6a38      	ldr	r0, [r7, #32]
 8005684:	f004 fcf8 	bl	800a078 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	695a      	ldr	r2, [r3, #20]
 800568c:	69bb      	ldr	r3, [r7, #24]
 800568e:	091b      	lsrs	r3, r3, #4
 8005690:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005694:	441a      	add	r2, r3
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	699a      	ldr	r2, [r3, #24]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f042 0210 	orr.w	r2, r2, #16
 80056a8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4618      	mov	r0, r3
 80056b0:	f004 fe76 	bl	800a3a0 <USB_ReadInterrupts>
 80056b4:	4603      	mov	r3, r0
 80056b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80056ba:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80056be:	f040 80a7 	bne.w	8005810 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4618      	mov	r0, r3
 80056cc:	f004 fe7b 	bl	800a3c6 <USB_ReadDevAllOutEpInterrupt>
 80056d0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80056d2:	e099      	b.n	8005808 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80056d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d6:	f003 0301 	and.w	r3, r3, #1
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f000 808e 	beq.w	80057fc <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056e6:	b2d2      	uxtb	r2, r2
 80056e8:	4611      	mov	r1, r2
 80056ea:	4618      	mov	r0, r3
 80056ec:	f004 fe9f 	bl	800a42e <USB_ReadDevOutEPInterrupt>
 80056f0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	f003 0301 	and.w	r3, r3, #1
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00c      	beq.n	8005716 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80056fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fe:	015a      	lsls	r2, r3, #5
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	4413      	add	r3, r2
 8005704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005708:	461a      	mov	r2, r3
 800570a:	2301      	movs	r3, #1
 800570c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800570e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 fea3 	bl	800645c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	f003 0308 	and.w	r3, r3, #8
 800571c:	2b00      	cmp	r3, #0
 800571e:	d00c      	beq.n	800573a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005722:	015a      	lsls	r2, r3, #5
 8005724:	69fb      	ldr	r3, [r7, #28]
 8005726:	4413      	add	r3, r2
 8005728:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800572c:	461a      	mov	r2, r3
 800572e:	2308      	movs	r3, #8
 8005730:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005732:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f000 ff79 	bl	800662c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	f003 0310 	and.w	r3, r3, #16
 8005740:	2b00      	cmp	r3, #0
 8005742:	d008      	beq.n	8005756 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005746:	015a      	lsls	r2, r3, #5
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	4413      	add	r3, r2
 800574c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005750:	461a      	mov	r2, r3
 8005752:	2310      	movs	r3, #16
 8005754:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	f003 0302 	and.w	r3, r3, #2
 800575c:	2b00      	cmp	r3, #0
 800575e:	d030      	beq.n	80057c2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005760:	6a3b      	ldr	r3, [r7, #32]
 8005762:	695b      	ldr	r3, [r3, #20]
 8005764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005768:	2b80      	cmp	r3, #128	@ 0x80
 800576a:	d109      	bne.n	8005780 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	69fa      	ldr	r2, [r7, #28]
 8005776:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800577a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800577e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005780:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005782:	4613      	mov	r3, r2
 8005784:	00db      	lsls	r3, r3, #3
 8005786:	4413      	add	r3, r2
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	4413      	add	r3, r2
 8005792:	3304      	adds	r3, #4
 8005794:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	78db      	ldrb	r3, [r3, #3]
 800579a:	2b01      	cmp	r3, #1
 800579c:	d108      	bne.n	80057b0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	2200      	movs	r2, #0
 80057a2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80057a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	4619      	mov	r1, r3
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f009 fc12 	bl	800efd4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80057b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b2:	015a      	lsls	r2, r3, #5
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	4413      	add	r3, r2
 80057b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057bc:	461a      	mov	r2, r3
 80057be:	2302      	movs	r3, #2
 80057c0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	f003 0320 	and.w	r3, r3, #32
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d008      	beq.n	80057de <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80057cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ce:	015a      	lsls	r2, r3, #5
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	4413      	add	r3, r2
 80057d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057d8:	461a      	mov	r2, r3
 80057da:	2320      	movs	r3, #32
 80057dc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d009      	beq.n	80057fc <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80057e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ea:	015a      	lsls	r2, r3, #5
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	4413      	add	r3, r2
 80057f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057f4:	461a      	mov	r2, r3
 80057f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80057fa:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80057fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057fe:	3301      	adds	r3, #1
 8005800:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005804:	085b      	lsrs	r3, r3, #1
 8005806:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800580a:	2b00      	cmp	r3, #0
 800580c:	f47f af62 	bne.w	80056d4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4618      	mov	r0, r3
 8005816:	f004 fdc3 	bl	800a3a0 <USB_ReadInterrupts>
 800581a:	4603      	mov	r3, r0
 800581c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005820:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005824:	f040 80db 	bne.w	80059de <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4618      	mov	r0, r3
 800582e:	f004 fde4 	bl	800a3fa <USB_ReadDevAllInEpInterrupt>
 8005832:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005834:	2300      	movs	r3, #0
 8005836:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005838:	e0cd      	b.n	80059d6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800583a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800583c:	f003 0301 	and.w	r3, r3, #1
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 80c2 	beq.w	80059ca <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800584c:	b2d2      	uxtb	r2, r2
 800584e:	4611      	mov	r1, r2
 8005850:	4618      	mov	r0, r3
 8005852:	f004 fe0a 	bl	800a46a <USB_ReadDevInEPInterrupt>
 8005856:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	f003 0301 	and.w	r3, r3, #1
 800585e:	2b00      	cmp	r3, #0
 8005860:	d057      	beq.n	8005912 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005864:	f003 030f 	and.w	r3, r3, #15
 8005868:	2201      	movs	r2, #1
 800586a:	fa02 f303 	lsl.w	r3, r2, r3
 800586e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005876:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	43db      	mvns	r3, r3
 800587c:	69f9      	ldr	r1, [r7, #28]
 800587e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005882:	4013      	ands	r3, r2
 8005884:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005888:	015a      	lsls	r2, r3, #5
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	4413      	add	r3, r2
 800588e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005892:	461a      	mov	r2, r3
 8005894:	2301      	movs	r3, #1
 8005896:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	799b      	ldrb	r3, [r3, #6]
 800589c:	2b01      	cmp	r3, #1
 800589e:	d132      	bne.n	8005906 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80058a0:	6879      	ldr	r1, [r7, #4]
 80058a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058a4:	4613      	mov	r3, r2
 80058a6:	00db      	lsls	r3, r3, #3
 80058a8:	4413      	add	r3, r2
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	440b      	add	r3, r1
 80058ae:	3320      	adds	r3, #32
 80058b0:	6819      	ldr	r1, [r3, #0]
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058b6:	4613      	mov	r3, r2
 80058b8:	00db      	lsls	r3, r3, #3
 80058ba:	4413      	add	r3, r2
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	4403      	add	r3, r0
 80058c0:	331c      	adds	r3, #28
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4419      	add	r1, r3
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058ca:	4613      	mov	r3, r2
 80058cc:	00db      	lsls	r3, r3, #3
 80058ce:	4413      	add	r3, r2
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	4403      	add	r3, r0
 80058d4:	3320      	adds	r3, #32
 80058d6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80058d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d113      	bne.n	8005906 <HAL_PCD_IRQHandler+0x3a2>
 80058de:	6879      	ldr	r1, [r7, #4]
 80058e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058e2:	4613      	mov	r3, r2
 80058e4:	00db      	lsls	r3, r3, #3
 80058e6:	4413      	add	r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	440b      	add	r3, r1
 80058ec:	3324      	adds	r3, #36	@ 0x24
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d108      	bne.n	8005906 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6818      	ldr	r0, [r3, #0]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80058fe:	461a      	mov	r2, r3
 8005900:	2101      	movs	r1, #1
 8005902:	f004 fe11 	bl	800a528 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005908:	b2db      	uxtb	r3, r3
 800590a:	4619      	mov	r1, r3
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f009 fae6 	bl	800eede <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	f003 0308 	and.w	r3, r3, #8
 8005918:	2b00      	cmp	r3, #0
 800591a:	d008      	beq.n	800592e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800591c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591e:	015a      	lsls	r2, r3, #5
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	4413      	add	r3, r2
 8005924:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005928:	461a      	mov	r2, r3
 800592a:	2308      	movs	r3, #8
 800592c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	f003 0310 	and.w	r3, r3, #16
 8005934:	2b00      	cmp	r3, #0
 8005936:	d008      	beq.n	800594a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593a:	015a      	lsls	r2, r3, #5
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	4413      	add	r3, r2
 8005940:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005944:	461a      	mov	r2, r3
 8005946:	2310      	movs	r3, #16
 8005948:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005950:	2b00      	cmp	r3, #0
 8005952:	d008      	beq.n	8005966 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005956:	015a      	lsls	r2, r3, #5
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	4413      	add	r3, r2
 800595c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005960:	461a      	mov	r2, r3
 8005962:	2340      	movs	r3, #64	@ 0x40
 8005964:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	f003 0302 	and.w	r3, r3, #2
 800596c:	2b00      	cmp	r3, #0
 800596e:	d023      	beq.n	80059b8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005970:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005972:	6a38      	ldr	r0, [r7, #32]
 8005974:	f003 fdf8 	bl	8009568 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005978:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800597a:	4613      	mov	r3, r2
 800597c:	00db      	lsls	r3, r3, #3
 800597e:	4413      	add	r3, r2
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	3310      	adds	r3, #16
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	4413      	add	r3, r2
 8005988:	3304      	adds	r3, #4
 800598a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	78db      	ldrb	r3, [r3, #3]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d108      	bne.n	80059a6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	2200      	movs	r2, #0
 8005998:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800599a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800599c:	b2db      	uxtb	r3, r3
 800599e:	4619      	mov	r1, r3
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f009 fb29 	bl	800eff8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80059a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a8:	015a      	lsls	r2, r3, #5
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	4413      	add	r3, r2
 80059ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059b2:	461a      	mov	r2, r3
 80059b4:	2302      	movs	r3, #2
 80059b6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d003      	beq.n	80059ca <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80059c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f000 fcbd 	bl	8006344 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80059ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059cc:	3301      	adds	r3, #1
 80059ce:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80059d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d2:	085b      	lsrs	r3, r3, #1
 80059d4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80059d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f47f af2e 	bne.w	800583a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4618      	mov	r0, r3
 80059e4:	f004 fcdc 	bl	800a3a0 <USB_ReadInterrupts>
 80059e8:	4603      	mov	r3, r0
 80059ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059f2:	d122      	bne.n	8005a3a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	69fa      	ldr	r2, [r7, #28]
 80059fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a02:	f023 0301 	bic.w	r3, r3, #1
 8005a06:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d108      	bne.n	8005a24 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 fea3 	bl	8006768 <HAL_PCDEx_LPM_Callback>
 8005a22:	e002      	b.n	8005a2a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f009 fac7 	bl	800efb8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	695a      	ldr	r2, [r3, #20]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005a38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f004 fcae 	bl	800a3a0 <USB_ReadInterrupts>
 8005a44:	4603      	mov	r3, r0
 8005a46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a4e:	d112      	bne.n	8005a76 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	f003 0301 	and.w	r3, r3, #1
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d102      	bne.n	8005a66 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f009 fa83 	bl	800ef6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	695a      	ldr	r2, [r3, #20]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005a74:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f004 fc90 	bl	800a3a0 <USB_ReadInterrupts>
 8005a80:	4603      	mov	r3, r0
 8005a82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a8a:	f040 80b7 	bne.w	8005bfc <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	69fa      	ldr	r2, [r7, #28]
 8005a98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a9c:	f023 0301 	bic.w	r3, r3, #1
 8005aa0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2110      	movs	r1, #16
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f003 fd5d 	bl	8009568 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005aae:	2300      	movs	r3, #0
 8005ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ab2:	e046      	b.n	8005b42 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ab6:	015a      	lsls	r2, r3, #5
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	4413      	add	r3, r2
 8005abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005ac6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aca:	015a      	lsls	r2, r3, #5
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	4413      	add	r3, r2
 8005ad0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ad8:	0151      	lsls	r1, r2, #5
 8005ada:	69fa      	ldr	r2, [r7, #28]
 8005adc:	440a      	add	r2, r1
 8005ade:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ae2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ae6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aea:	015a      	lsls	r2, r3, #5
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	4413      	add	r3, r2
 8005af0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005af4:	461a      	mov	r2, r3
 8005af6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005afa:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005afe:	015a      	lsls	r2, r3, #5
 8005b00:	69fb      	ldr	r3, [r7, #28]
 8005b02:	4413      	add	r3, r2
 8005b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b0c:	0151      	lsls	r1, r2, #5
 8005b0e:	69fa      	ldr	r2, [r7, #28]
 8005b10:	440a      	add	r2, r1
 8005b12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b1a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b1e:	015a      	lsls	r2, r3, #5
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	4413      	add	r3, r2
 8005b24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b2c:	0151      	lsls	r1, r2, #5
 8005b2e:	69fa      	ldr	r2, [r7, #28]
 8005b30:	440a      	add	r2, r1
 8005b32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b36:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005b3a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b3e:	3301      	adds	r3, #1
 8005b40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	791b      	ldrb	r3, [r3, #4]
 8005b46:	461a      	mov	r2, r3
 8005b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d3b2      	bcc.n	8005ab4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b54:	69db      	ldr	r3, [r3, #28]
 8005b56:	69fa      	ldr	r2, [r7, #28]
 8005b58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b5c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005b60:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	7bdb      	ldrb	r3, [r3, #15]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d016      	beq.n	8005b98 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b74:	69fa      	ldr	r2, [r7, #28]
 8005b76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b7a:	f043 030b 	orr.w	r3, r3, #11
 8005b7e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b8a:	69fa      	ldr	r2, [r7, #28]
 8005b8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b90:	f043 030b 	orr.w	r3, r3, #11
 8005b94:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b96:	e015      	b.n	8005bc4 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b9e:	695b      	ldr	r3, [r3, #20]
 8005ba0:	69fa      	ldr	r2, [r7, #28]
 8005ba2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ba6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005baa:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005bae:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bb6:	691b      	ldr	r3, [r3, #16]
 8005bb8:	69fa      	ldr	r2, [r7, #28]
 8005bba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bbe:	f043 030b 	orr.w	r3, r3, #11
 8005bc2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005bc4:	69fb      	ldr	r3, [r7, #28]
 8005bc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	69fa      	ldr	r2, [r7, #28]
 8005bce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bd2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005bd6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6818      	ldr	r0, [r3, #0]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005be6:	461a      	mov	r2, r3
 8005be8:	f004 fc9e 	bl	800a528 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	695a      	ldr	r2, [r3, #20]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005bfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4618      	mov	r0, r3
 8005c02:	f004 fbcd 	bl	800a3a0 <USB_ReadInterrupts>
 8005c06:	4603      	mov	r3, r0
 8005c08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c10:	d123      	bne.n	8005c5a <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4618      	mov	r0, r3
 8005c18:	f004 fc63 	bl	800a4e2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4618      	mov	r0, r3
 8005c22:	f003 fd1a 	bl	800965a <USB_GetDevSpeed>
 8005c26:	4603      	mov	r3, r0
 8005c28:	461a      	mov	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681c      	ldr	r4, [r3, #0]
 8005c32:	f001 f9c9 	bl	8006fc8 <HAL_RCC_GetHCLKFreq>
 8005c36:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	4620      	mov	r0, r4
 8005c40:	f003 fa1e 	bl	8009080 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f009 f972 	bl	800ef2e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	695a      	ldr	r2, [r3, #20]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005c58:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f004 fb9e 	bl	800a3a0 <USB_ReadInterrupts>
 8005c64:	4603      	mov	r3, r0
 8005c66:	f003 0308 	and.w	r3, r3, #8
 8005c6a:	2b08      	cmp	r3, #8
 8005c6c:	d10a      	bne.n	8005c84 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f009 f94f 	bl	800ef12 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	695a      	ldr	r2, [r3, #20]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f002 0208 	and.w	r2, r2, #8
 8005c82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4618      	mov	r0, r3
 8005c8a:	f004 fb89 	bl	800a3a0 <USB_ReadInterrupts>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c94:	2b80      	cmp	r3, #128	@ 0x80
 8005c96:	d123      	bne.n	8005ce0 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005c98:	6a3b      	ldr	r3, [r7, #32]
 8005c9a:	699b      	ldr	r3, [r3, #24]
 8005c9c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005ca0:	6a3b      	ldr	r3, [r7, #32]
 8005ca2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ca8:	e014      	b.n	8005cd4 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005caa:	6879      	ldr	r1, [r7, #4]
 8005cac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cae:	4613      	mov	r3, r2
 8005cb0:	00db      	lsls	r3, r3, #3
 8005cb2:	4413      	add	r3, r2
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	440b      	add	r3, r1
 8005cb8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d105      	bne.n	8005cce <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f000 fb0a 	bl	80062e2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	791b      	ldrb	r3, [r3, #4]
 8005cd8:	461a      	mov	r2, r3
 8005cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d3e4      	bcc.n	8005caa <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f004 fb5b 	bl	800a3a0 <USB_ReadInterrupts>
 8005cea:	4603      	mov	r3, r0
 8005cec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005cf0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cf4:	d13c      	bne.n	8005d70 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cfa:	e02b      	b.n	8005d54 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfe:	015a      	lsls	r2, r3, #5
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	4413      	add	r3, r2
 8005d04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005d0c:	6879      	ldr	r1, [r7, #4]
 8005d0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d10:	4613      	mov	r3, r2
 8005d12:	00db      	lsls	r3, r3, #3
 8005d14:	4413      	add	r3, r2
 8005d16:	009b      	lsls	r3, r3, #2
 8005d18:	440b      	add	r3, r1
 8005d1a:	3318      	adds	r3, #24
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d115      	bne.n	8005d4e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005d22:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	da12      	bge.n	8005d4e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005d28:	6879      	ldr	r1, [r7, #4]
 8005d2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d2c:	4613      	mov	r3, r2
 8005d2e:	00db      	lsls	r3, r3, #3
 8005d30:	4413      	add	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	440b      	add	r3, r1
 8005d36:	3317      	adds	r3, #23
 8005d38:	2201      	movs	r2, #1
 8005d3a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	4619      	mov	r1, r3
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f000 faca 	bl	80062e2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d50:	3301      	adds	r3, #1
 8005d52:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	791b      	ldrb	r3, [r3, #4]
 8005d58:	461a      	mov	r2, r3
 8005d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d3cd      	bcc.n	8005cfc <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	695a      	ldr	r2, [r3, #20]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005d6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4618      	mov	r0, r3
 8005d76:	f004 fb13 	bl	800a3a0 <USB_ReadInterrupts>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d84:	d156      	bne.n	8005e34 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d86:	2301      	movs	r3, #1
 8005d88:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d8a:	e045      	b.n	8005e18 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005d9c:	6879      	ldr	r1, [r7, #4]
 8005d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005da0:	4613      	mov	r3, r2
 8005da2:	00db      	lsls	r3, r3, #3
 8005da4:	4413      	add	r3, r2
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	440b      	add	r3, r1
 8005daa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005dae:	781b      	ldrb	r3, [r3, #0]
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d12e      	bne.n	8005e12 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005db4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	da2b      	bge.n	8005e12 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005dc6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d121      	bne.n	8005e12 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005dce:	6879      	ldr	r1, [r7, #4]
 8005dd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dd2:	4613      	mov	r3, r2
 8005dd4:	00db      	lsls	r3, r3, #3
 8005dd6:	4413      	add	r3, r2
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	440b      	add	r3, r1
 8005ddc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005de0:	2201      	movs	r2, #1
 8005de2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005de4:	6a3b      	ldr	r3, [r7, #32]
 8005de6:	699b      	ldr	r3, [r3, #24]
 8005de8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005dec:	6a3b      	ldr	r3, [r7, #32]
 8005dee:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005df0:	6a3b      	ldr	r3, [r7, #32]
 8005df2:	695b      	ldr	r3, [r3, #20]
 8005df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d10a      	bne.n	8005e12 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	69fa      	ldr	r2, [r7, #28]
 8005e06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005e0e:	6053      	str	r3, [r2, #4]
            break;
 8005e10:	e008      	b.n	8005e24 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e14:	3301      	adds	r3, #1
 8005e16:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	791b      	ldrb	r3, [r3, #4]
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d3b3      	bcc.n	8005d8c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	695a      	ldr	r2, [r3, #20]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005e32:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f004 fab1 	bl	800a3a0 <USB_ReadInterrupts>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e48:	d10a      	bne.n	8005e60 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f009 f8e6 	bl	800f01c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	695a      	ldr	r2, [r3, #20]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005e5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4618      	mov	r0, r3
 8005e66:	f004 fa9b 	bl	800a3a0 <USB_ReadInterrupts>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	f003 0304 	and.w	r3, r3, #4
 8005e70:	2b04      	cmp	r3, #4
 8005e72:	d115      	bne.n	8005ea0 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	f003 0304 	and.w	r3, r3, #4
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d002      	beq.n	8005e8c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f009 f8d6 	bl	800f038 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	6859      	ldr	r1, [r3, #4]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	69ba      	ldr	r2, [r7, #24]
 8005e98:	430a      	orrs	r2, r1
 8005e9a:	605a      	str	r2, [r3, #4]
 8005e9c:	e000      	b.n	8005ea0 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005e9e:	bf00      	nop
    }
  }
}
 8005ea0:	3734      	adds	r7, #52	@ 0x34
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd90      	pop	{r4, r7, pc}

08005ea6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b082      	sub	sp, #8
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
 8005eae:	460b      	mov	r3, r1
 8005eb0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d101      	bne.n	8005ec0 <HAL_PCD_SetAddress+0x1a>
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	e012      	b.n	8005ee6 <HAL_PCD_SetAddress+0x40>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	78fa      	ldrb	r2, [r7, #3]
 8005ecc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	78fa      	ldrb	r2, [r7, #3]
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f004 f9fa 	bl	800a2d0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3708      	adds	r7, #8
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}

08005eee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005eee:	b580      	push	{r7, lr}
 8005ef0:	b084      	sub	sp, #16
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
 8005ef6:	4608      	mov	r0, r1
 8005ef8:	4611      	mov	r1, r2
 8005efa:	461a      	mov	r2, r3
 8005efc:	4603      	mov	r3, r0
 8005efe:	70fb      	strb	r3, [r7, #3]
 8005f00:	460b      	mov	r3, r1
 8005f02:	803b      	strh	r3, [r7, #0]
 8005f04:	4613      	mov	r3, r2
 8005f06:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005f0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	da0f      	bge.n	8005f34 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f14:	78fb      	ldrb	r3, [r7, #3]
 8005f16:	f003 020f 	and.w	r2, r3, #15
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	00db      	lsls	r3, r3, #3
 8005f1e:	4413      	add	r3, r2
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	3310      	adds	r3, #16
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	4413      	add	r3, r2
 8005f28:	3304      	adds	r3, #4
 8005f2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	705a      	strb	r2, [r3, #1]
 8005f32:	e00f      	b.n	8005f54 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f34:	78fb      	ldrb	r3, [r7, #3]
 8005f36:	f003 020f 	and.w	r2, r3, #15
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	00db      	lsls	r3, r3, #3
 8005f3e:	4413      	add	r3, r2
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	4413      	add	r3, r2
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005f54:	78fb      	ldrb	r3, [r7, #3]
 8005f56:	f003 030f 	and.w	r3, r3, #15
 8005f5a:	b2da      	uxtb	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005f60:	883b      	ldrh	r3, [r7, #0]
 8005f62:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	78ba      	ldrb	r2, [r7, #2]
 8005f6e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	785b      	ldrb	r3, [r3, #1]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d004      	beq.n	8005f82 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	781b      	ldrb	r3, [r3, #0]
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005f82:	78bb      	ldrb	r3, [r7, #2]
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d102      	bne.n	8005f8e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d101      	bne.n	8005f9c <HAL_PCD_EP_Open+0xae>
 8005f98:	2302      	movs	r3, #2
 8005f9a:	e00e      	b.n	8005fba <HAL_PCD_EP_Open+0xcc>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68f9      	ldr	r1, [r7, #12]
 8005faa:	4618      	mov	r0, r3
 8005fac:	f003 fb7a 	bl	80096a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005fb8:	7afb      	ldrb	r3, [r7, #11]
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}

08005fc2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005fc2:	b580      	push	{r7, lr}
 8005fc4:	b084      	sub	sp, #16
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
 8005fca:	460b      	mov	r3, r1
 8005fcc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005fce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	da0f      	bge.n	8005ff6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fd6:	78fb      	ldrb	r3, [r7, #3]
 8005fd8:	f003 020f 	and.w	r2, r3, #15
 8005fdc:	4613      	mov	r3, r2
 8005fde:	00db      	lsls	r3, r3, #3
 8005fe0:	4413      	add	r3, r2
 8005fe2:	009b      	lsls	r3, r3, #2
 8005fe4:	3310      	adds	r3, #16
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	4413      	add	r3, r2
 8005fea:	3304      	adds	r3, #4
 8005fec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	705a      	strb	r2, [r3, #1]
 8005ff4:	e00f      	b.n	8006016 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ff6:	78fb      	ldrb	r3, [r7, #3]
 8005ff8:	f003 020f 	and.w	r2, r3, #15
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	00db      	lsls	r3, r3, #3
 8006000:	4413      	add	r3, r2
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	4413      	add	r3, r2
 800600c:	3304      	adds	r3, #4
 800600e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006016:	78fb      	ldrb	r3, [r7, #3]
 8006018:	f003 030f 	and.w	r3, r3, #15
 800601c:	b2da      	uxtb	r2, r3
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006028:	2b01      	cmp	r3, #1
 800602a:	d101      	bne.n	8006030 <HAL_PCD_EP_Close+0x6e>
 800602c:	2302      	movs	r3, #2
 800602e:	e00e      	b.n	800604e <HAL_PCD_EP_Close+0x8c>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68f9      	ldr	r1, [r7, #12]
 800603e:	4618      	mov	r0, r3
 8006040:	f003 fbb8 	bl	80097b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800604c:	2300      	movs	r3, #0
}
 800604e:	4618      	mov	r0, r3
 8006050:	3710      	adds	r7, #16
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}

08006056 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006056:	b580      	push	{r7, lr}
 8006058:	b086      	sub	sp, #24
 800605a:	af00      	add	r7, sp, #0
 800605c:	60f8      	str	r0, [r7, #12]
 800605e:	607a      	str	r2, [r7, #4]
 8006060:	603b      	str	r3, [r7, #0]
 8006062:	460b      	mov	r3, r1
 8006064:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006066:	7afb      	ldrb	r3, [r7, #11]
 8006068:	f003 020f 	and.w	r2, r3, #15
 800606c:	4613      	mov	r3, r2
 800606e:	00db      	lsls	r3, r3, #3
 8006070:	4413      	add	r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	4413      	add	r3, r2
 800607c:	3304      	adds	r3, #4
 800607e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	683a      	ldr	r2, [r7, #0]
 800608a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	2200      	movs	r2, #0
 8006090:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2200      	movs	r2, #0
 8006096:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006098:	7afb      	ldrb	r3, [r7, #11]
 800609a:	f003 030f 	and.w	r3, r3, #15
 800609e:	b2da      	uxtb	r2, r3
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	799b      	ldrb	r3, [r3, #6]
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d102      	bne.n	80060b2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6818      	ldr	r0, [r3, #0]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	799b      	ldrb	r3, [r3, #6]
 80060ba:	461a      	mov	r2, r3
 80060bc:	6979      	ldr	r1, [r7, #20]
 80060be:	f003 fc55 	bl	800996c <USB_EPStartXfer>

  return HAL_OK;
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3718      	adds	r7, #24
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	460b      	mov	r3, r1
 80060d6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80060d8:	78fb      	ldrb	r3, [r7, #3]
 80060da:	f003 020f 	and.w	r2, r3, #15
 80060de:	6879      	ldr	r1, [r7, #4]
 80060e0:	4613      	mov	r3, r2
 80060e2:	00db      	lsls	r3, r3, #3
 80060e4:	4413      	add	r3, r2
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	440b      	add	r3, r1
 80060ea:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80060ee:	681b      	ldr	r3, [r3, #0]
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	607a      	str	r2, [r7, #4]
 8006106:	603b      	str	r3, [r7, #0]
 8006108:	460b      	mov	r3, r1
 800610a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800610c:	7afb      	ldrb	r3, [r7, #11]
 800610e:	f003 020f 	and.w	r2, r3, #15
 8006112:	4613      	mov	r3, r2
 8006114:	00db      	lsls	r3, r3, #3
 8006116:	4413      	add	r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	3310      	adds	r3, #16
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	4413      	add	r3, r2
 8006120:	3304      	adds	r3, #4
 8006122:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	683a      	ldr	r2, [r7, #0]
 800612e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	2200      	movs	r2, #0
 8006134:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	2201      	movs	r2, #1
 800613a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800613c:	7afb      	ldrb	r3, [r7, #11]
 800613e:	f003 030f 	and.w	r3, r3, #15
 8006142:	b2da      	uxtb	r2, r3
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	799b      	ldrb	r3, [r3, #6]
 800614c:	2b01      	cmp	r3, #1
 800614e:	d102      	bne.n	8006156 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6818      	ldr	r0, [r3, #0]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	799b      	ldrb	r3, [r3, #6]
 800615e:	461a      	mov	r2, r3
 8006160:	6979      	ldr	r1, [r7, #20]
 8006162:	f003 fc03 	bl	800996c <USB_EPStartXfer>

  return HAL_OK;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3718      	adds	r7, #24
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	460b      	mov	r3, r1
 800617a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800617c:	78fb      	ldrb	r3, [r7, #3]
 800617e:	f003 030f 	and.w	r3, r3, #15
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	7912      	ldrb	r2, [r2, #4]
 8006186:	4293      	cmp	r3, r2
 8006188:	d901      	bls.n	800618e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e04f      	b.n	800622e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800618e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006192:	2b00      	cmp	r3, #0
 8006194:	da0f      	bge.n	80061b6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006196:	78fb      	ldrb	r3, [r7, #3]
 8006198:	f003 020f 	and.w	r2, r3, #15
 800619c:	4613      	mov	r3, r2
 800619e:	00db      	lsls	r3, r3, #3
 80061a0:	4413      	add	r3, r2
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	3310      	adds	r3, #16
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	4413      	add	r3, r2
 80061aa:	3304      	adds	r3, #4
 80061ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2201      	movs	r2, #1
 80061b2:	705a      	strb	r2, [r3, #1]
 80061b4:	e00d      	b.n	80061d2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80061b6:	78fa      	ldrb	r2, [r7, #3]
 80061b8:	4613      	mov	r3, r2
 80061ba:	00db      	lsls	r3, r3, #3
 80061bc:	4413      	add	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	4413      	add	r3, r2
 80061c8:	3304      	adds	r3, #4
 80061ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2201      	movs	r2, #1
 80061d6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061d8:	78fb      	ldrb	r3, [r7, #3]
 80061da:	f003 030f 	and.w	r3, r3, #15
 80061de:	b2da      	uxtb	r2, r3
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d101      	bne.n	80061f2 <HAL_PCD_EP_SetStall+0x82>
 80061ee:	2302      	movs	r3, #2
 80061f0:	e01d      	b.n	800622e <HAL_PCD_EP_SetStall+0xbe>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68f9      	ldr	r1, [r7, #12]
 8006200:	4618      	mov	r0, r3
 8006202:	f003 ff91 	bl	800a128 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006206:	78fb      	ldrb	r3, [r7, #3]
 8006208:	f003 030f 	and.w	r3, r3, #15
 800620c:	2b00      	cmp	r3, #0
 800620e:	d109      	bne.n	8006224 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6818      	ldr	r0, [r3, #0]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	7999      	ldrb	r1, [r3, #6]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800621e:	461a      	mov	r2, r3
 8006220:	f004 f982 	bl	800a528 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800622c:	2300      	movs	r3, #0
}
 800622e:	4618      	mov	r0, r3
 8006230:	3710      	adds	r7, #16
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}

08006236 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006236:	b580      	push	{r7, lr}
 8006238:	b084      	sub	sp, #16
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]
 800623e:	460b      	mov	r3, r1
 8006240:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006242:	78fb      	ldrb	r3, [r7, #3]
 8006244:	f003 030f 	and.w	r3, r3, #15
 8006248:	687a      	ldr	r2, [r7, #4]
 800624a:	7912      	ldrb	r2, [r2, #4]
 800624c:	4293      	cmp	r3, r2
 800624e:	d901      	bls.n	8006254 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006250:	2301      	movs	r3, #1
 8006252:	e042      	b.n	80062da <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006254:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006258:	2b00      	cmp	r3, #0
 800625a:	da0f      	bge.n	800627c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800625c:	78fb      	ldrb	r3, [r7, #3]
 800625e:	f003 020f 	and.w	r2, r3, #15
 8006262:	4613      	mov	r3, r2
 8006264:	00db      	lsls	r3, r3, #3
 8006266:	4413      	add	r3, r2
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	3310      	adds	r3, #16
 800626c:	687a      	ldr	r2, [r7, #4]
 800626e:	4413      	add	r3, r2
 8006270:	3304      	adds	r3, #4
 8006272:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2201      	movs	r2, #1
 8006278:	705a      	strb	r2, [r3, #1]
 800627a:	e00f      	b.n	800629c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800627c:	78fb      	ldrb	r3, [r7, #3]
 800627e:	f003 020f 	and.w	r2, r3, #15
 8006282:	4613      	mov	r3, r2
 8006284:	00db      	lsls	r3, r3, #3
 8006286:	4413      	add	r3, r2
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	4413      	add	r3, r2
 8006292:	3304      	adds	r3, #4
 8006294:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2200      	movs	r2, #0
 80062a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80062a2:	78fb      	ldrb	r3, [r7, #3]
 80062a4:	f003 030f 	and.w	r3, r3, #15
 80062a8:	b2da      	uxtb	r2, r3
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d101      	bne.n	80062bc <HAL_PCD_EP_ClrStall+0x86>
 80062b8:	2302      	movs	r3, #2
 80062ba:	e00e      	b.n	80062da <HAL_PCD_EP_ClrStall+0xa4>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68f9      	ldr	r1, [r7, #12]
 80062ca:	4618      	mov	r0, r3
 80062cc:	f003 ff9a 	bl	800a204 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}

080062e2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80062e2:	b580      	push	{r7, lr}
 80062e4:	b084      	sub	sp, #16
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]
 80062ea:	460b      	mov	r3, r1
 80062ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80062ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	da0c      	bge.n	8006310 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062f6:	78fb      	ldrb	r3, [r7, #3]
 80062f8:	f003 020f 	and.w	r2, r3, #15
 80062fc:	4613      	mov	r3, r2
 80062fe:	00db      	lsls	r3, r3, #3
 8006300:	4413      	add	r3, r2
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	3310      	adds	r3, #16
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	4413      	add	r3, r2
 800630a:	3304      	adds	r3, #4
 800630c:	60fb      	str	r3, [r7, #12]
 800630e:	e00c      	b.n	800632a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006310:	78fb      	ldrb	r3, [r7, #3]
 8006312:	f003 020f 	and.w	r2, r3, #15
 8006316:	4613      	mov	r3, r2
 8006318:	00db      	lsls	r3, r3, #3
 800631a:	4413      	add	r3, r2
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	4413      	add	r3, r2
 8006326:	3304      	adds	r3, #4
 8006328:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	68f9      	ldr	r1, [r7, #12]
 8006330:	4618      	mov	r0, r3
 8006332:	f003 fdb9 	bl	8009ea8 <USB_EPStopXfer>
 8006336:	4603      	mov	r3, r0
 8006338:	72fb      	strb	r3, [r7, #11]

  return ret;
 800633a:	7afb      	ldrb	r3, [r7, #11]
}
 800633c:	4618      	mov	r0, r3
 800633e:	3710      	adds	r7, #16
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b08a      	sub	sp, #40	@ 0x28
 8006348:	af02      	add	r7, sp, #8
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006358:	683a      	ldr	r2, [r7, #0]
 800635a:	4613      	mov	r3, r2
 800635c:	00db      	lsls	r3, r3, #3
 800635e:	4413      	add	r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	3310      	adds	r3, #16
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	4413      	add	r3, r2
 8006368:	3304      	adds	r3, #4
 800636a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	695a      	ldr	r2, [r3, #20]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	691b      	ldr	r3, [r3, #16]
 8006374:	429a      	cmp	r2, r3
 8006376:	d901      	bls.n	800637c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	e06b      	b.n	8006454 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	691a      	ldr	r2, [r3, #16]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	695b      	ldr	r3, [r3, #20]
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	69fa      	ldr	r2, [r7, #28]
 800638e:	429a      	cmp	r2, r3
 8006390:	d902      	bls.n	8006398 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006398:	69fb      	ldr	r3, [r7, #28]
 800639a:	3303      	adds	r3, #3
 800639c:	089b      	lsrs	r3, r3, #2
 800639e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80063a0:	e02a      	b.n	80063f8 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	691a      	ldr	r2, [r3, #16]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	69fa      	ldr	r2, [r7, #28]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d902      	bls.n	80063be <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	3303      	adds	r3, #3
 80063c2:	089b      	lsrs	r3, r3, #2
 80063c4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	68d9      	ldr	r1, [r3, #12]
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	b2da      	uxtb	r2, r3
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80063d6:	9300      	str	r3, [sp, #0]
 80063d8:	4603      	mov	r3, r0
 80063da:	6978      	ldr	r0, [r7, #20]
 80063dc:	f003 fe0e 	bl	8009ffc <USB_WritePacket>

    ep->xfer_buff  += len;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	68da      	ldr	r2, [r3, #12]
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	441a      	add	r2, r3
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	695a      	ldr	r2, [r3, #20]
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	441a      	add	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	015a      	lsls	r2, r3, #5
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	4413      	add	r3, r2
 8006400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006404:	699b      	ldr	r3, [r3, #24]
 8006406:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006408:	69ba      	ldr	r2, [r7, #24]
 800640a:	429a      	cmp	r2, r3
 800640c:	d809      	bhi.n	8006422 <PCD_WriteEmptyTxFifo+0xde>
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	695a      	ldr	r2, [r3, #20]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006416:	429a      	cmp	r2, r3
 8006418:	d203      	bcs.n	8006422 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1bf      	bne.n	80063a2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	691a      	ldr	r2, [r3, #16]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	429a      	cmp	r2, r3
 800642c:	d811      	bhi.n	8006452 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	f003 030f 	and.w	r3, r3, #15
 8006434:	2201      	movs	r2, #1
 8006436:	fa02 f303 	lsl.w	r3, r2, r3
 800643a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006442:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	43db      	mvns	r3, r3
 8006448:	6939      	ldr	r1, [r7, #16]
 800644a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800644e:	4013      	ands	r3, r2
 8006450:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3720      	adds	r7, #32
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b088      	sub	sp, #32
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800646c:	69fb      	ldr	r3, [r7, #28]
 800646e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	333c      	adds	r3, #60	@ 0x3c
 8006474:	3304      	adds	r3, #4
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	015a      	lsls	r2, r3, #5
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	4413      	add	r3, r2
 8006482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	799b      	ldrb	r3, [r3, #6]
 800648e:	2b01      	cmp	r3, #1
 8006490:	d17b      	bne.n	800658a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006492:	693b      	ldr	r3, [r7, #16]
 8006494:	f003 0308 	and.w	r3, r3, #8
 8006498:	2b00      	cmp	r3, #0
 800649a:	d015      	beq.n	80064c8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	4a61      	ldr	r2, [pc, #388]	@ (8006624 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	f240 80b9 	bls.w	8006618 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f000 80b3 	beq.w	8006618 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	015a      	lsls	r2, r3, #5
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	4413      	add	r3, r2
 80064ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064be:	461a      	mov	r2, r3
 80064c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064c4:	6093      	str	r3, [r2, #8]
 80064c6:	e0a7      	b.n	8006618 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	f003 0320 	and.w	r3, r3, #32
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d009      	beq.n	80064e6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	015a      	lsls	r2, r3, #5
 80064d6:	69bb      	ldr	r3, [r7, #24]
 80064d8:	4413      	add	r3, r2
 80064da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064de:	461a      	mov	r2, r3
 80064e0:	2320      	movs	r3, #32
 80064e2:	6093      	str	r3, [r2, #8]
 80064e4:	e098      	b.n	8006618 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	f040 8093 	bne.w	8006618 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	4a4b      	ldr	r2, [pc, #300]	@ (8006624 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d90f      	bls.n	800651a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006500:	2b00      	cmp	r3, #0
 8006502:	d00a      	beq.n	800651a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	015a      	lsls	r2, r3, #5
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	4413      	add	r3, r2
 800650c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006510:	461a      	mov	r2, r3
 8006512:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006516:	6093      	str	r3, [r2, #8]
 8006518:	e07e      	b.n	8006618 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800651a:	683a      	ldr	r2, [r7, #0]
 800651c:	4613      	mov	r3, r2
 800651e:	00db      	lsls	r3, r3, #3
 8006520:	4413      	add	r3, r2
 8006522:	009b      	lsls	r3, r3, #2
 8006524:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006528:	687a      	ldr	r2, [r7, #4]
 800652a:	4413      	add	r3, r2
 800652c:	3304      	adds	r3, #4
 800652e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	6a1a      	ldr	r2, [r3, #32]
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	0159      	lsls	r1, r3, #5
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	440b      	add	r3, r1
 800653c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006546:	1ad2      	subs	r2, r2, r3
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d114      	bne.n	800657c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	691b      	ldr	r3, [r3, #16]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d109      	bne.n	800656e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6818      	ldr	r0, [r3, #0]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006564:	461a      	mov	r2, r3
 8006566:	2101      	movs	r1, #1
 8006568:	f003 ffde 	bl	800a528 <USB_EP0_OutStart>
 800656c:	e006      	b.n	800657c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	68da      	ldr	r2, [r3, #12]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	695b      	ldr	r3, [r3, #20]
 8006576:	441a      	add	r2, r3
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	b2db      	uxtb	r3, r3
 8006580:	4619      	mov	r1, r3
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f008 fc90 	bl	800eea8 <HAL_PCD_DataOutStageCallback>
 8006588:	e046      	b.n	8006618 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	4a26      	ldr	r2, [pc, #152]	@ (8006628 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d124      	bne.n	80065dc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00a      	beq.n	80065b2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	015a      	lsls	r2, r3, #5
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	4413      	add	r3, r2
 80065a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065a8:	461a      	mov	r2, r3
 80065aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065ae:	6093      	str	r3, [r2, #8]
 80065b0:	e032      	b.n	8006618 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	f003 0320 	and.w	r3, r3, #32
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d008      	beq.n	80065ce <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	015a      	lsls	r2, r3, #5
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	4413      	add	r3, r2
 80065c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065c8:	461a      	mov	r2, r3
 80065ca:	2320      	movs	r3, #32
 80065cc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	4619      	mov	r1, r3
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f008 fc67 	bl	800eea8 <HAL_PCD_DataOutStageCallback>
 80065da:	e01d      	b.n	8006618 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d114      	bne.n	800660c <PCD_EP_OutXfrComplete_int+0x1b0>
 80065e2:	6879      	ldr	r1, [r7, #4]
 80065e4:	683a      	ldr	r2, [r7, #0]
 80065e6:	4613      	mov	r3, r2
 80065e8:	00db      	lsls	r3, r3, #3
 80065ea:	4413      	add	r3, r2
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	440b      	add	r3, r1
 80065f0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d108      	bne.n	800660c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6818      	ldr	r0, [r3, #0]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006604:	461a      	mov	r2, r3
 8006606:	2100      	movs	r1, #0
 8006608:	f003 ff8e 	bl	800a528 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	b2db      	uxtb	r3, r3
 8006610:	4619      	mov	r1, r3
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f008 fc48 	bl	800eea8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3720      	adds	r7, #32
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
 8006622:	bf00      	nop
 8006624:	4f54300a 	.word	0x4f54300a
 8006628:	4f54310a 	.word	0x4f54310a

0800662c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b086      	sub	sp, #24
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	333c      	adds	r3, #60	@ 0x3c
 8006644:	3304      	adds	r3, #4
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	015a      	lsls	r2, r3, #5
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	4413      	add	r3, r2
 8006652:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	4a15      	ldr	r2, [pc, #84]	@ (80066b4 <PCD_EP_OutSetupPacket_int+0x88>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d90e      	bls.n	8006680 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006668:	2b00      	cmp	r3, #0
 800666a:	d009      	beq.n	8006680 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	4413      	add	r3, r2
 8006674:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006678:	461a      	mov	r2, r3
 800667a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800667e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f008 fbff 	bl	800ee84 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	4a0a      	ldr	r2, [pc, #40]	@ (80066b4 <PCD_EP_OutSetupPacket_int+0x88>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d90c      	bls.n	80066a8 <PCD_EP_OutSetupPacket_int+0x7c>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	799b      	ldrb	r3, [r3, #6]
 8006692:	2b01      	cmp	r3, #1
 8006694:	d108      	bne.n	80066a8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6818      	ldr	r0, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80066a0:	461a      	mov	r2, r3
 80066a2:	2101      	movs	r1, #1
 80066a4:	f003 ff40 	bl	800a528 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80066a8:	2300      	movs	r3, #0
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3718      	adds	r7, #24
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	4f54300a 	.word	0x4f54300a

080066b8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b085      	sub	sp, #20
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	460b      	mov	r3, r1
 80066c2:	70fb      	strb	r3, [r7, #3]
 80066c4:	4613      	mov	r3, r2
 80066c6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ce:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80066d0:	78fb      	ldrb	r3, [r7, #3]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d107      	bne.n	80066e6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80066d6:	883b      	ldrh	r3, [r7, #0]
 80066d8:	0419      	lsls	r1, r3, #16
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68ba      	ldr	r2, [r7, #8]
 80066e0:	430a      	orrs	r2, r1
 80066e2:	629a      	str	r2, [r3, #40]	@ 0x28
 80066e4:	e028      	b.n	8006738 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ec:	0c1b      	lsrs	r3, r3, #16
 80066ee:	68ba      	ldr	r2, [r7, #8]
 80066f0:	4413      	add	r3, r2
 80066f2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80066f4:	2300      	movs	r3, #0
 80066f6:	73fb      	strb	r3, [r7, #15]
 80066f8:	e00d      	b.n	8006716 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	7bfb      	ldrb	r3, [r7, #15]
 8006700:	3340      	adds	r3, #64	@ 0x40
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	0c1b      	lsrs	r3, r3, #16
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	4413      	add	r3, r2
 800670e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006710:	7bfb      	ldrb	r3, [r7, #15]
 8006712:	3301      	adds	r3, #1
 8006714:	73fb      	strb	r3, [r7, #15]
 8006716:	7bfa      	ldrb	r2, [r7, #15]
 8006718:	78fb      	ldrb	r3, [r7, #3]
 800671a:	3b01      	subs	r3, #1
 800671c:	429a      	cmp	r2, r3
 800671e:	d3ec      	bcc.n	80066fa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006720:	883b      	ldrh	r3, [r7, #0]
 8006722:	0418      	lsls	r0, r3, #16
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6819      	ldr	r1, [r3, #0]
 8006728:	78fb      	ldrb	r3, [r7, #3]
 800672a:	3b01      	subs	r3, #1
 800672c:	68ba      	ldr	r2, [r7, #8]
 800672e:	4302      	orrs	r2, r0
 8006730:	3340      	adds	r3, #64	@ 0x40
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	440b      	add	r3, r1
 8006736:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006738:	2300      	movs	r3, #0
}
 800673a:	4618      	mov	r0, r3
 800673c:	3714      	adds	r7, #20
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr

08006746 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006746:	b480      	push	{r7}
 8006748:	b083      	sub	sp, #12
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
 800674e:	460b      	mov	r3, r1
 8006750:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	887a      	ldrh	r2, [r7, #2]
 8006758:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	370c      	adds	r7, #12
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006768:	b480      	push	{r7}
 800676a:	b083      	sub	sp, #12
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	460b      	mov	r3, r1
 8006772:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006774:	bf00      	nop
 8006776:	370c      	adds	r7, #12
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d101      	bne.n	8006792 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	e267      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 0301 	and.w	r3, r3, #1
 800679a:	2b00      	cmp	r3, #0
 800679c:	d075      	beq.n	800688a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800679e:	4b88      	ldr	r3, [pc, #544]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	f003 030c 	and.w	r3, r3, #12
 80067a6:	2b04      	cmp	r3, #4
 80067a8:	d00c      	beq.n	80067c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067aa:	4b85      	ldr	r3, [pc, #532]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80067b2:	2b08      	cmp	r3, #8
 80067b4:	d112      	bne.n	80067dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067b6:	4b82      	ldr	r3, [pc, #520]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067c2:	d10b      	bne.n	80067dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067c4:	4b7e      	ldr	r3, [pc, #504]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d05b      	beq.n	8006888 <HAL_RCC_OscConfig+0x108>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d157      	bne.n	8006888 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e242      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067e4:	d106      	bne.n	80067f4 <HAL_RCC_OscConfig+0x74>
 80067e6:	4b76      	ldr	r3, [pc, #472]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a75      	ldr	r2, [pc, #468]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 80067ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067f0:	6013      	str	r3, [r2, #0]
 80067f2:	e01d      	b.n	8006830 <HAL_RCC_OscConfig+0xb0>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80067fc:	d10c      	bne.n	8006818 <HAL_RCC_OscConfig+0x98>
 80067fe:	4b70      	ldr	r3, [pc, #448]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a6f      	ldr	r2, [pc, #444]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 8006804:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006808:	6013      	str	r3, [r2, #0]
 800680a:	4b6d      	ldr	r3, [pc, #436]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a6c      	ldr	r2, [pc, #432]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 8006810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006814:	6013      	str	r3, [r2, #0]
 8006816:	e00b      	b.n	8006830 <HAL_RCC_OscConfig+0xb0>
 8006818:	4b69      	ldr	r3, [pc, #420]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a68      	ldr	r2, [pc, #416]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 800681e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006822:	6013      	str	r3, [r2, #0]
 8006824:	4b66      	ldr	r3, [pc, #408]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a65      	ldr	r2, [pc, #404]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 800682a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800682e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d013      	beq.n	8006860 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006838:	f7fd fec6 	bl	80045c8 <HAL_GetTick>
 800683c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800683e:	e008      	b.n	8006852 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006840:	f7fd fec2 	bl	80045c8 <HAL_GetTick>
 8006844:	4602      	mov	r2, r0
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	1ad3      	subs	r3, r2, r3
 800684a:	2b64      	cmp	r3, #100	@ 0x64
 800684c:	d901      	bls.n	8006852 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800684e:	2303      	movs	r3, #3
 8006850:	e207      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006852:	4b5b      	ldr	r3, [pc, #364]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800685a:	2b00      	cmp	r3, #0
 800685c:	d0f0      	beq.n	8006840 <HAL_RCC_OscConfig+0xc0>
 800685e:	e014      	b.n	800688a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006860:	f7fd feb2 	bl	80045c8 <HAL_GetTick>
 8006864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006866:	e008      	b.n	800687a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006868:	f7fd feae 	bl	80045c8 <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	2b64      	cmp	r3, #100	@ 0x64
 8006874:	d901      	bls.n	800687a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006876:	2303      	movs	r3, #3
 8006878:	e1f3      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800687a:	4b51      	ldr	r3, [pc, #324]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006882:	2b00      	cmp	r3, #0
 8006884:	d1f0      	bne.n	8006868 <HAL_RCC_OscConfig+0xe8>
 8006886:	e000      	b.n	800688a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 0302 	and.w	r3, r3, #2
 8006892:	2b00      	cmp	r3, #0
 8006894:	d063      	beq.n	800695e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006896:	4b4a      	ldr	r3, [pc, #296]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	f003 030c 	and.w	r3, r3, #12
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d00b      	beq.n	80068ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068a2:	4b47      	ldr	r3, [pc, #284]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80068aa:	2b08      	cmp	r3, #8
 80068ac:	d11c      	bne.n	80068e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068ae:	4b44      	ldr	r3, [pc, #272]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d116      	bne.n	80068e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068ba:	4b41      	ldr	r3, [pc, #260]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 0302 	and.w	r3, r3, #2
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d005      	beq.n	80068d2 <HAL_RCC_OscConfig+0x152>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d001      	beq.n	80068d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	e1c7      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068d2:	4b3b      	ldr	r3, [pc, #236]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	00db      	lsls	r3, r3, #3
 80068e0:	4937      	ldr	r1, [pc, #220]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 80068e2:	4313      	orrs	r3, r2
 80068e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068e6:	e03a      	b.n	800695e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d020      	beq.n	8006932 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068f0:	4b34      	ldr	r3, [pc, #208]	@ (80069c4 <HAL_RCC_OscConfig+0x244>)
 80068f2:	2201      	movs	r2, #1
 80068f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068f6:	f7fd fe67 	bl	80045c8 <HAL_GetTick>
 80068fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068fc:	e008      	b.n	8006910 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068fe:	f7fd fe63 	bl	80045c8 <HAL_GetTick>
 8006902:	4602      	mov	r2, r0
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	2b02      	cmp	r3, #2
 800690a:	d901      	bls.n	8006910 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e1a8      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006910:	4b2b      	ldr	r3, [pc, #172]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 0302 	and.w	r3, r3, #2
 8006918:	2b00      	cmp	r3, #0
 800691a:	d0f0      	beq.n	80068fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800691c:	4b28      	ldr	r3, [pc, #160]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	00db      	lsls	r3, r3, #3
 800692a:	4925      	ldr	r1, [pc, #148]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 800692c:	4313      	orrs	r3, r2
 800692e:	600b      	str	r3, [r1, #0]
 8006930:	e015      	b.n	800695e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006932:	4b24      	ldr	r3, [pc, #144]	@ (80069c4 <HAL_RCC_OscConfig+0x244>)
 8006934:	2200      	movs	r2, #0
 8006936:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006938:	f7fd fe46 	bl	80045c8 <HAL_GetTick>
 800693c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800693e:	e008      	b.n	8006952 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006940:	f7fd fe42 	bl	80045c8 <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	2b02      	cmp	r3, #2
 800694c:	d901      	bls.n	8006952 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800694e:	2303      	movs	r3, #3
 8006950:	e187      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006952:	4b1b      	ldr	r3, [pc, #108]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f003 0302 	and.w	r3, r3, #2
 800695a:	2b00      	cmp	r3, #0
 800695c:	d1f0      	bne.n	8006940 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 0308 	and.w	r3, r3, #8
 8006966:	2b00      	cmp	r3, #0
 8006968:	d036      	beq.n	80069d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	695b      	ldr	r3, [r3, #20]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d016      	beq.n	80069a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006972:	4b15      	ldr	r3, [pc, #84]	@ (80069c8 <HAL_RCC_OscConfig+0x248>)
 8006974:	2201      	movs	r2, #1
 8006976:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006978:	f7fd fe26 	bl	80045c8 <HAL_GetTick>
 800697c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800697e:	e008      	b.n	8006992 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006980:	f7fd fe22 	bl	80045c8 <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	2b02      	cmp	r3, #2
 800698c:	d901      	bls.n	8006992 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e167      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006992:	4b0b      	ldr	r3, [pc, #44]	@ (80069c0 <HAL_RCC_OscConfig+0x240>)
 8006994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006996:	f003 0302 	and.w	r3, r3, #2
 800699a:	2b00      	cmp	r3, #0
 800699c:	d0f0      	beq.n	8006980 <HAL_RCC_OscConfig+0x200>
 800699e:	e01b      	b.n	80069d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069a0:	4b09      	ldr	r3, [pc, #36]	@ (80069c8 <HAL_RCC_OscConfig+0x248>)
 80069a2:	2200      	movs	r2, #0
 80069a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069a6:	f7fd fe0f 	bl	80045c8 <HAL_GetTick>
 80069aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069ac:	e00e      	b.n	80069cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069ae:	f7fd fe0b 	bl	80045c8 <HAL_GetTick>
 80069b2:	4602      	mov	r2, r0
 80069b4:	693b      	ldr	r3, [r7, #16]
 80069b6:	1ad3      	subs	r3, r2, r3
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d907      	bls.n	80069cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	e150      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
 80069c0:	40023800 	.word	0x40023800
 80069c4:	42470000 	.word	0x42470000
 80069c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069cc:	4b88      	ldr	r3, [pc, #544]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 80069ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069d0:	f003 0302 	and.w	r3, r3, #2
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d1ea      	bne.n	80069ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f003 0304 	and.w	r3, r3, #4
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 8097 	beq.w	8006b14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069e6:	2300      	movs	r3, #0
 80069e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069ea:	4b81      	ldr	r3, [pc, #516]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 80069ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d10f      	bne.n	8006a16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069f6:	2300      	movs	r3, #0
 80069f8:	60bb      	str	r3, [r7, #8]
 80069fa:	4b7d      	ldr	r3, [pc, #500]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 80069fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fe:	4a7c      	ldr	r2, [pc, #496]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a04:	6413      	str	r3, [r2, #64]	@ 0x40
 8006a06:	4b7a      	ldr	r3, [pc, #488]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a0e:	60bb      	str	r3, [r7, #8]
 8006a10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a12:	2301      	movs	r3, #1
 8006a14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a16:	4b77      	ldr	r3, [pc, #476]	@ (8006bf4 <HAL_RCC_OscConfig+0x474>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d118      	bne.n	8006a54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a22:	4b74      	ldr	r3, [pc, #464]	@ (8006bf4 <HAL_RCC_OscConfig+0x474>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a73      	ldr	r2, [pc, #460]	@ (8006bf4 <HAL_RCC_OscConfig+0x474>)
 8006a28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a2e:	f7fd fdcb 	bl	80045c8 <HAL_GetTick>
 8006a32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a34:	e008      	b.n	8006a48 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a36:	f7fd fdc7 	bl	80045c8 <HAL_GetTick>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	1ad3      	subs	r3, r2, r3
 8006a40:	2b02      	cmp	r3, #2
 8006a42:	d901      	bls.n	8006a48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e10c      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a48:	4b6a      	ldr	r3, [pc, #424]	@ (8006bf4 <HAL_RCC_OscConfig+0x474>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d0f0      	beq.n	8006a36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d106      	bne.n	8006a6a <HAL_RCC_OscConfig+0x2ea>
 8006a5c:	4b64      	ldr	r3, [pc, #400]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a60:	4a63      	ldr	r2, [pc, #396]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a62:	f043 0301 	orr.w	r3, r3, #1
 8006a66:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a68:	e01c      	b.n	8006aa4 <HAL_RCC_OscConfig+0x324>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	2b05      	cmp	r3, #5
 8006a70:	d10c      	bne.n	8006a8c <HAL_RCC_OscConfig+0x30c>
 8006a72:	4b5f      	ldr	r3, [pc, #380]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a76:	4a5e      	ldr	r2, [pc, #376]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a78:	f043 0304 	orr.w	r3, r3, #4
 8006a7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a7e:	4b5c      	ldr	r3, [pc, #368]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a82:	4a5b      	ldr	r2, [pc, #364]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a84:	f043 0301 	orr.w	r3, r3, #1
 8006a88:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a8a:	e00b      	b.n	8006aa4 <HAL_RCC_OscConfig+0x324>
 8006a8c:	4b58      	ldr	r3, [pc, #352]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a90:	4a57      	ldr	r2, [pc, #348]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a92:	f023 0301 	bic.w	r3, r3, #1
 8006a96:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a98:	4b55      	ldr	r3, [pc, #340]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a9c:	4a54      	ldr	r2, [pc, #336]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006a9e:	f023 0304 	bic.w	r3, r3, #4
 8006aa2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d015      	beq.n	8006ad8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006aac:	f7fd fd8c 	bl	80045c8 <HAL_GetTick>
 8006ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ab2:	e00a      	b.n	8006aca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ab4:	f7fd fd88 	bl	80045c8 <HAL_GetTick>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d901      	bls.n	8006aca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e0cb      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006aca:	4b49      	ldr	r3, [pc, #292]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d0ee      	beq.n	8006ab4 <HAL_RCC_OscConfig+0x334>
 8006ad6:	e014      	b.n	8006b02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ad8:	f7fd fd76 	bl	80045c8 <HAL_GetTick>
 8006adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ade:	e00a      	b.n	8006af6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ae0:	f7fd fd72 	bl	80045c8 <HAL_GetTick>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d901      	bls.n	8006af6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006af2:	2303      	movs	r3, #3
 8006af4:	e0b5      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006af6:	4b3e      	ldr	r3, [pc, #248]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006afa:	f003 0302 	and.w	r3, r3, #2
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d1ee      	bne.n	8006ae0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006b02:	7dfb      	ldrb	r3, [r7, #23]
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d105      	bne.n	8006b14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b08:	4b39      	ldr	r3, [pc, #228]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b0c:	4a38      	ldr	r2, [pc, #224]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006b0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b12:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	699b      	ldr	r3, [r3, #24]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	f000 80a1 	beq.w	8006c60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b1e:	4b34      	ldr	r3, [pc, #208]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	f003 030c 	and.w	r3, r3, #12
 8006b26:	2b08      	cmp	r3, #8
 8006b28:	d05c      	beq.n	8006be4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d141      	bne.n	8006bb6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b32:	4b31      	ldr	r3, [pc, #196]	@ (8006bf8 <HAL_RCC_OscConfig+0x478>)
 8006b34:	2200      	movs	r2, #0
 8006b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b38:	f7fd fd46 	bl	80045c8 <HAL_GetTick>
 8006b3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b3e:	e008      	b.n	8006b52 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b40:	f7fd fd42 	bl	80045c8 <HAL_GetTick>
 8006b44:	4602      	mov	r2, r0
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	1ad3      	subs	r3, r2, r3
 8006b4a:	2b02      	cmp	r3, #2
 8006b4c:	d901      	bls.n	8006b52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b4e:	2303      	movs	r3, #3
 8006b50:	e087      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b52:	4b27      	ldr	r3, [pc, #156]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d1f0      	bne.n	8006b40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	69da      	ldr	r2, [r3, #28]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6a1b      	ldr	r3, [r3, #32]
 8006b66:	431a      	orrs	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b6c:	019b      	lsls	r3, r3, #6
 8006b6e:	431a      	orrs	r2, r3
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b74:	085b      	lsrs	r3, r3, #1
 8006b76:	3b01      	subs	r3, #1
 8006b78:	041b      	lsls	r3, r3, #16
 8006b7a:	431a      	orrs	r2, r3
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b80:	061b      	lsls	r3, r3, #24
 8006b82:	491b      	ldr	r1, [pc, #108]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006b84:	4313      	orrs	r3, r2
 8006b86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b88:	4b1b      	ldr	r3, [pc, #108]	@ (8006bf8 <HAL_RCC_OscConfig+0x478>)
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b8e:	f7fd fd1b 	bl	80045c8 <HAL_GetTick>
 8006b92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b94:	e008      	b.n	8006ba8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b96:	f7fd fd17 	bl	80045c8 <HAL_GetTick>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	1ad3      	subs	r3, r2, r3
 8006ba0:	2b02      	cmp	r3, #2
 8006ba2:	d901      	bls.n	8006ba8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	e05c      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ba8:	4b11      	ldr	r3, [pc, #68]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d0f0      	beq.n	8006b96 <HAL_RCC_OscConfig+0x416>
 8006bb4:	e054      	b.n	8006c60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bb6:	4b10      	ldr	r3, [pc, #64]	@ (8006bf8 <HAL_RCC_OscConfig+0x478>)
 8006bb8:	2200      	movs	r2, #0
 8006bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bbc:	f7fd fd04 	bl	80045c8 <HAL_GetTick>
 8006bc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bc2:	e008      	b.n	8006bd6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bc4:	f7fd fd00 	bl	80045c8 <HAL_GetTick>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	1ad3      	subs	r3, r2, r3
 8006bce:	2b02      	cmp	r3, #2
 8006bd0:	d901      	bls.n	8006bd6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006bd2:	2303      	movs	r3, #3
 8006bd4:	e045      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bd6:	4b06      	ldr	r3, [pc, #24]	@ (8006bf0 <HAL_RCC_OscConfig+0x470>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1f0      	bne.n	8006bc4 <HAL_RCC_OscConfig+0x444>
 8006be2:	e03d      	b.n	8006c60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	699b      	ldr	r3, [r3, #24]
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d107      	bne.n	8006bfc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e038      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
 8006bf0:	40023800 	.word	0x40023800
 8006bf4:	40007000 	.word	0x40007000
 8006bf8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8006c6c <HAL_RCC_OscConfig+0x4ec>)
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	699b      	ldr	r3, [r3, #24]
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d028      	beq.n	8006c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d121      	bne.n	8006c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d11a      	bne.n	8006c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c26:	68fa      	ldr	r2, [r7, #12]
 8006c28:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006c32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d111      	bne.n	8006c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c42:	085b      	lsrs	r3, r3, #1
 8006c44:	3b01      	subs	r3, #1
 8006c46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d107      	bne.n	8006c5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d001      	beq.n	8006c60 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	e000      	b.n	8006c62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3718      	adds	r7, #24
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	40023800 	.word	0x40023800

08006c70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d101      	bne.n	8006c84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e0cc      	b.n	8006e1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c84:	4b68      	ldr	r3, [pc, #416]	@ (8006e28 <HAL_RCC_ClockConfig+0x1b8>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f003 0307 	and.w	r3, r3, #7
 8006c8c:	683a      	ldr	r2, [r7, #0]
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d90c      	bls.n	8006cac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c92:	4b65      	ldr	r3, [pc, #404]	@ (8006e28 <HAL_RCC_ClockConfig+0x1b8>)
 8006c94:	683a      	ldr	r2, [r7, #0]
 8006c96:	b2d2      	uxtb	r2, r2
 8006c98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c9a:	4b63      	ldr	r3, [pc, #396]	@ (8006e28 <HAL_RCC_ClockConfig+0x1b8>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 0307 	and.w	r3, r3, #7
 8006ca2:	683a      	ldr	r2, [r7, #0]
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d001      	beq.n	8006cac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e0b8      	b.n	8006e1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0302 	and.w	r3, r3, #2
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d020      	beq.n	8006cfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 0304 	and.w	r3, r3, #4
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d005      	beq.n	8006cd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006cc4:	4b59      	ldr	r3, [pc, #356]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	4a58      	ldr	r2, [pc, #352]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006cca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006cce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f003 0308 	and.w	r3, r3, #8
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d005      	beq.n	8006ce8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006cdc:	4b53      	ldr	r3, [pc, #332]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006cde:	689b      	ldr	r3, [r3, #8]
 8006ce0:	4a52      	ldr	r2, [pc, #328]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006ce2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006ce6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ce8:	4b50      	ldr	r3, [pc, #320]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	494d      	ldr	r1, [pc, #308]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 0301 	and.w	r3, r3, #1
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d044      	beq.n	8006d90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d107      	bne.n	8006d1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d0e:	4b47      	ldr	r3, [pc, #284]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d119      	bne.n	8006d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e07f      	b.n	8006e1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	2b02      	cmp	r3, #2
 8006d24:	d003      	beq.n	8006d2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d2a:	2b03      	cmp	r3, #3
 8006d2c:	d107      	bne.n	8006d3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d2e:	4b3f      	ldr	r3, [pc, #252]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d109      	bne.n	8006d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e06f      	b.n	8006e1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d3e:	4b3b      	ldr	r3, [pc, #236]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 0302 	and.w	r3, r3, #2
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d101      	bne.n	8006d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e067      	b.n	8006e1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d4e:	4b37      	ldr	r3, [pc, #220]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	f023 0203 	bic.w	r2, r3, #3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	4934      	ldr	r1, [pc, #208]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d60:	f7fd fc32 	bl	80045c8 <HAL_GetTick>
 8006d64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d66:	e00a      	b.n	8006d7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d68:	f7fd fc2e 	bl	80045c8 <HAL_GetTick>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	1ad3      	subs	r3, r2, r3
 8006d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d901      	bls.n	8006d7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d7a:	2303      	movs	r3, #3
 8006d7c:	e04f      	b.n	8006e1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d7e:	4b2b      	ldr	r3, [pc, #172]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f003 020c 	and.w	r2, r3, #12
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d1eb      	bne.n	8006d68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d90:	4b25      	ldr	r3, [pc, #148]	@ (8006e28 <HAL_RCC_ClockConfig+0x1b8>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 0307 	and.w	r3, r3, #7
 8006d98:	683a      	ldr	r2, [r7, #0]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d20c      	bcs.n	8006db8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d9e:	4b22      	ldr	r3, [pc, #136]	@ (8006e28 <HAL_RCC_ClockConfig+0x1b8>)
 8006da0:	683a      	ldr	r2, [r7, #0]
 8006da2:	b2d2      	uxtb	r2, r2
 8006da4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006da6:	4b20      	ldr	r3, [pc, #128]	@ (8006e28 <HAL_RCC_ClockConfig+0x1b8>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 0307 	and.w	r3, r3, #7
 8006dae:	683a      	ldr	r2, [r7, #0]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d001      	beq.n	8006db8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006db4:	2301      	movs	r3, #1
 8006db6:	e032      	b.n	8006e1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f003 0304 	and.w	r3, r3, #4
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d008      	beq.n	8006dd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006dc4:	4b19      	ldr	r3, [pc, #100]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	68db      	ldr	r3, [r3, #12]
 8006dd0:	4916      	ldr	r1, [pc, #88]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0308 	and.w	r3, r3, #8
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d009      	beq.n	8006df6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006de2:	4b12      	ldr	r3, [pc, #72]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	691b      	ldr	r3, [r3, #16]
 8006dee:	00db      	lsls	r3, r3, #3
 8006df0:	490e      	ldr	r1, [pc, #56]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006df2:	4313      	orrs	r3, r2
 8006df4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006df6:	f000 f821 	bl	8006e3c <HAL_RCC_GetSysClockFreq>
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8006e2c <HAL_RCC_ClockConfig+0x1bc>)
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	091b      	lsrs	r3, r3, #4
 8006e02:	f003 030f 	and.w	r3, r3, #15
 8006e06:	490a      	ldr	r1, [pc, #40]	@ (8006e30 <HAL_RCC_ClockConfig+0x1c0>)
 8006e08:	5ccb      	ldrb	r3, [r1, r3]
 8006e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8006e0e:	4a09      	ldr	r2, [pc, #36]	@ (8006e34 <HAL_RCC_ClockConfig+0x1c4>)
 8006e10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006e12:	4b09      	ldr	r3, [pc, #36]	@ (8006e38 <HAL_RCC_ClockConfig+0x1c8>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7fd fb92 	bl	8004540 <HAL_InitTick>

  return HAL_OK;
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3710      	adds	r7, #16
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	40023c00 	.word	0x40023c00
 8006e2c:	40023800 	.word	0x40023800
 8006e30:	08010178 	.word	0x08010178
 8006e34:	20000004 	.word	0x20000004
 8006e38:	20000028 	.word	0x20000028

08006e3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e40:	b090      	sub	sp, #64	@ 0x40
 8006e42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006e44:	2300      	movs	r3, #0
 8006e46:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006e50:	2300      	movs	r3, #0
 8006e52:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e54:	4b59      	ldr	r3, [pc, #356]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	f003 030c 	and.w	r3, r3, #12
 8006e5c:	2b08      	cmp	r3, #8
 8006e5e:	d00d      	beq.n	8006e7c <HAL_RCC_GetSysClockFreq+0x40>
 8006e60:	2b08      	cmp	r3, #8
 8006e62:	f200 80a1 	bhi.w	8006fa8 <HAL_RCC_GetSysClockFreq+0x16c>
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d002      	beq.n	8006e70 <HAL_RCC_GetSysClockFreq+0x34>
 8006e6a:	2b04      	cmp	r3, #4
 8006e6c:	d003      	beq.n	8006e76 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e6e:	e09b      	b.n	8006fa8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e70:	4b53      	ldr	r3, [pc, #332]	@ (8006fc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006e72:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006e74:	e09b      	b.n	8006fae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e76:	4b53      	ldr	r3, [pc, #332]	@ (8006fc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006e78:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006e7a:	e098      	b.n	8006fae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e7c:	4b4f      	ldr	r3, [pc, #316]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e84:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e86:	4b4d      	ldr	r3, [pc, #308]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d028      	beq.n	8006ee4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e92:	4b4a      	ldr	r3, [pc, #296]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	099b      	lsrs	r3, r3, #6
 8006e98:	2200      	movs	r2, #0
 8006e9a:	623b      	str	r3, [r7, #32]
 8006e9c:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e9e:	6a3b      	ldr	r3, [r7, #32]
 8006ea0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006ea4:	2100      	movs	r1, #0
 8006ea6:	4b47      	ldr	r3, [pc, #284]	@ (8006fc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006ea8:	fb03 f201 	mul.w	r2, r3, r1
 8006eac:	2300      	movs	r3, #0
 8006eae:	fb00 f303 	mul.w	r3, r0, r3
 8006eb2:	4413      	add	r3, r2
 8006eb4:	4a43      	ldr	r2, [pc, #268]	@ (8006fc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006eb6:	fba0 1202 	umull	r1, r2, r0, r2
 8006eba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ebc:	460a      	mov	r2, r1
 8006ebe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006ec0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ec2:	4413      	add	r3, r2
 8006ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ec8:	2200      	movs	r2, #0
 8006eca:	61bb      	str	r3, [r7, #24]
 8006ecc:	61fa      	str	r2, [r7, #28]
 8006ece:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ed2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006ed6:	f7f9 f9db 	bl	8000290 <__aeabi_uldivmod>
 8006eda:	4602      	mov	r2, r0
 8006edc:	460b      	mov	r3, r1
 8006ede:	4613      	mov	r3, r2
 8006ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ee2:	e053      	b.n	8006f8c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ee4:	4b35      	ldr	r3, [pc, #212]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	099b      	lsrs	r3, r3, #6
 8006eea:	2200      	movs	r2, #0
 8006eec:	613b      	str	r3, [r7, #16]
 8006eee:	617a      	str	r2, [r7, #20]
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006ef6:	f04f 0b00 	mov.w	fp, #0
 8006efa:	4652      	mov	r2, sl
 8006efc:	465b      	mov	r3, fp
 8006efe:	f04f 0000 	mov.w	r0, #0
 8006f02:	f04f 0100 	mov.w	r1, #0
 8006f06:	0159      	lsls	r1, r3, #5
 8006f08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f0c:	0150      	lsls	r0, r2, #5
 8006f0e:	4602      	mov	r2, r0
 8006f10:	460b      	mov	r3, r1
 8006f12:	ebb2 080a 	subs.w	r8, r2, sl
 8006f16:	eb63 090b 	sbc.w	r9, r3, fp
 8006f1a:	f04f 0200 	mov.w	r2, #0
 8006f1e:	f04f 0300 	mov.w	r3, #0
 8006f22:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006f26:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006f2a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006f2e:	ebb2 0408 	subs.w	r4, r2, r8
 8006f32:	eb63 0509 	sbc.w	r5, r3, r9
 8006f36:	f04f 0200 	mov.w	r2, #0
 8006f3a:	f04f 0300 	mov.w	r3, #0
 8006f3e:	00eb      	lsls	r3, r5, #3
 8006f40:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f44:	00e2      	lsls	r2, r4, #3
 8006f46:	4614      	mov	r4, r2
 8006f48:	461d      	mov	r5, r3
 8006f4a:	eb14 030a 	adds.w	r3, r4, sl
 8006f4e:	603b      	str	r3, [r7, #0]
 8006f50:	eb45 030b 	adc.w	r3, r5, fp
 8006f54:	607b      	str	r3, [r7, #4]
 8006f56:	f04f 0200 	mov.w	r2, #0
 8006f5a:	f04f 0300 	mov.w	r3, #0
 8006f5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006f62:	4629      	mov	r1, r5
 8006f64:	028b      	lsls	r3, r1, #10
 8006f66:	4621      	mov	r1, r4
 8006f68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f6c:	4621      	mov	r1, r4
 8006f6e:	028a      	lsls	r2, r1, #10
 8006f70:	4610      	mov	r0, r2
 8006f72:	4619      	mov	r1, r3
 8006f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f76:	2200      	movs	r2, #0
 8006f78:	60bb      	str	r3, [r7, #8]
 8006f7a:	60fa      	str	r2, [r7, #12]
 8006f7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f80:	f7f9 f986 	bl	8000290 <__aeabi_uldivmod>
 8006f84:	4602      	mov	r2, r0
 8006f86:	460b      	mov	r3, r1
 8006f88:	4613      	mov	r3, r2
 8006f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006fbc <HAL_RCC_GetSysClockFreq+0x180>)
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	0c1b      	lsrs	r3, r3, #16
 8006f92:	f003 0303 	and.w	r3, r3, #3
 8006f96:	3301      	adds	r3, #1
 8006f98:	005b      	lsls	r3, r3, #1
 8006f9a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006f9c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fa4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006fa6:	e002      	b.n	8006fae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006fa8:	4b05      	ldr	r3, [pc, #20]	@ (8006fc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006faa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006fac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3740      	adds	r7, #64	@ 0x40
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fba:	bf00      	nop
 8006fbc:	40023800 	.word	0x40023800
 8006fc0:	00f42400 	.word	0x00f42400
 8006fc4:	017d7840 	.word	0x017d7840

08006fc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006fcc:	4b03      	ldr	r3, [pc, #12]	@ (8006fdc <HAL_RCC_GetHCLKFreq+0x14>)
 8006fce:	681b      	ldr	r3, [r3, #0]
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	20000004 	.word	0x20000004

08006fe0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e07b      	b.n	80070ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d108      	bne.n	800700c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007002:	d009      	beq.n	8007018 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	61da      	str	r2, [r3, #28]
 800700a:	e005      	b.n	8007018 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007024:	b2db      	uxtb	r3, r3
 8007026:	2b00      	cmp	r3, #0
 8007028:	d106      	bne.n	8007038 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f7fa febc 	bl	8001db0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2202      	movs	r2, #2
 800703c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800704e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007060:	431a      	orrs	r2, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800706a:	431a      	orrs	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	f003 0302 	and.w	r3, r3, #2
 8007074:	431a      	orrs	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	695b      	ldr	r3, [r3, #20]
 800707a:	f003 0301 	and.w	r3, r3, #1
 800707e:	431a      	orrs	r2, r3
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	699b      	ldr	r3, [r3, #24]
 8007084:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007088:	431a      	orrs	r2, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	69db      	ldr	r3, [r3, #28]
 800708e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007092:	431a      	orrs	r2, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a1b      	ldr	r3, [r3, #32]
 8007098:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800709c:	ea42 0103 	orr.w	r1, r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	430a      	orrs	r2, r1
 80070ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	699b      	ldr	r3, [r3, #24]
 80070b4:	0c1b      	lsrs	r3, r3, #16
 80070b6:	f003 0104 	and.w	r1, r3, #4
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070be:	f003 0210 	and.w	r2, r3, #16
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	430a      	orrs	r2, r1
 80070c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	69da      	ldr	r2, [r3, #28]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80070d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3708      	adds	r7, #8
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b088      	sub	sp, #32
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	60f8      	str	r0, [r7, #12]
 80070fa:	60b9      	str	r1, [r7, #8]
 80070fc:	603b      	str	r3, [r7, #0]
 80070fe:	4613      	mov	r3, r2
 8007100:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007102:	f7fd fa61 	bl	80045c8 <HAL_GetTick>
 8007106:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007108:	88fb      	ldrh	r3, [r7, #6]
 800710a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007112:	b2db      	uxtb	r3, r3
 8007114:	2b01      	cmp	r3, #1
 8007116:	d001      	beq.n	800711c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007118:	2302      	movs	r3, #2
 800711a:	e12a      	b.n	8007372 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d002      	beq.n	8007128 <HAL_SPI_Transmit+0x36>
 8007122:	88fb      	ldrh	r3, [r7, #6]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d101      	bne.n	800712c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e122      	b.n	8007372 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007132:	2b01      	cmp	r3, #1
 8007134:	d101      	bne.n	800713a <HAL_SPI_Transmit+0x48>
 8007136:	2302      	movs	r3, #2
 8007138:	e11b      	b.n	8007372 <HAL_SPI_Transmit+0x280>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2201      	movs	r2, #1
 800713e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2203      	movs	r2, #3
 8007146:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2200      	movs	r2, #0
 800714e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	68ba      	ldr	r2, [r7, #8]
 8007154:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	88fa      	ldrh	r2, [r7, #6]
 800715a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	88fa      	ldrh	r2, [r7, #6]
 8007160:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2200      	movs	r2, #0
 8007166:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2200      	movs	r2, #0
 800716c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2200      	movs	r2, #0
 8007178:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2200      	movs	r2, #0
 800717e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007188:	d10f      	bne.n	80071aa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007198:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80071a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071b4:	2b40      	cmp	r3, #64	@ 0x40
 80071b6:	d007      	beq.n	80071c8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071d0:	d152      	bne.n	8007278 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d002      	beq.n	80071e0 <HAL_SPI_Transmit+0xee>
 80071da:	8b7b      	ldrh	r3, [r7, #26]
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d145      	bne.n	800726c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071e4:	881a      	ldrh	r2, [r3, #0]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071f0:	1c9a      	adds	r2, r3, #2
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	3b01      	subs	r3, #1
 80071fe:	b29a      	uxth	r2, r3
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007204:	e032      	b.n	800726c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	689b      	ldr	r3, [r3, #8]
 800720c:	f003 0302 	and.w	r3, r3, #2
 8007210:	2b02      	cmp	r3, #2
 8007212:	d112      	bne.n	800723a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007218:	881a      	ldrh	r2, [r3, #0]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007224:	1c9a      	adds	r2, r3, #2
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800722e:	b29b      	uxth	r3, r3
 8007230:	3b01      	subs	r3, #1
 8007232:	b29a      	uxth	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007238:	e018      	b.n	800726c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800723a:	f7fd f9c5 	bl	80045c8 <HAL_GetTick>
 800723e:	4602      	mov	r2, r0
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	1ad3      	subs	r3, r2, r3
 8007244:	683a      	ldr	r2, [r7, #0]
 8007246:	429a      	cmp	r2, r3
 8007248:	d803      	bhi.n	8007252 <HAL_SPI_Transmit+0x160>
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007250:	d102      	bne.n	8007258 <HAL_SPI_Transmit+0x166>
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d109      	bne.n	800726c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2200      	movs	r2, #0
 8007264:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007268:	2303      	movs	r3, #3
 800726a:	e082      	b.n	8007372 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007270:	b29b      	uxth	r3, r3
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1c7      	bne.n	8007206 <HAL_SPI_Transmit+0x114>
 8007276:	e053      	b.n	8007320 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d002      	beq.n	8007286 <HAL_SPI_Transmit+0x194>
 8007280:	8b7b      	ldrh	r3, [r7, #26]
 8007282:	2b01      	cmp	r3, #1
 8007284:	d147      	bne.n	8007316 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	330c      	adds	r3, #12
 8007290:	7812      	ldrb	r2, [r2, #0]
 8007292:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007298:	1c5a      	adds	r2, r3, #1
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	3b01      	subs	r3, #1
 80072a6:	b29a      	uxth	r2, r3
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80072ac:	e033      	b.n	8007316 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	f003 0302 	and.w	r3, r3, #2
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d113      	bne.n	80072e4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	330c      	adds	r3, #12
 80072c6:	7812      	ldrb	r2, [r2, #0]
 80072c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072ce:	1c5a      	adds	r2, r3, #1
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072d8:	b29b      	uxth	r3, r3
 80072da:	3b01      	subs	r3, #1
 80072dc:	b29a      	uxth	r2, r3
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80072e2:	e018      	b.n	8007316 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80072e4:	f7fd f970 	bl	80045c8 <HAL_GetTick>
 80072e8:	4602      	mov	r2, r0
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	1ad3      	subs	r3, r2, r3
 80072ee:	683a      	ldr	r2, [r7, #0]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d803      	bhi.n	80072fc <HAL_SPI_Transmit+0x20a>
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80072fa:	d102      	bne.n	8007302 <HAL_SPI_Transmit+0x210>
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d109      	bne.n	8007316 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2200      	movs	r2, #0
 800730e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007312:	2303      	movs	r3, #3
 8007314:	e02d      	b.n	8007372 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800731a:	b29b      	uxth	r3, r3
 800731c:	2b00      	cmp	r3, #0
 800731e:	d1c6      	bne.n	80072ae <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007320:	69fa      	ldr	r2, [r7, #28]
 8007322:	6839      	ldr	r1, [r7, #0]
 8007324:	68f8      	ldr	r0, [r7, #12]
 8007326:	f000 fd21 	bl	8007d6c <SPI_EndRxTxTransaction>
 800732a:	4603      	mov	r3, r0
 800732c:	2b00      	cmp	r3, #0
 800732e:	d002      	beq.n	8007336 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2220      	movs	r2, #32
 8007334:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d10a      	bne.n	8007354 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800733e:	2300      	movs	r3, #0
 8007340:	617b      	str	r3, [r7, #20]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	617b      	str	r3, [r7, #20]
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	617b      	str	r3, [r7, #20]
 8007352:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2200      	movs	r2, #0
 8007360:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007368:	2b00      	cmp	r3, #0
 800736a:	d001      	beq.n	8007370 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	e000      	b.n	8007372 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007370:	2300      	movs	r3, #0
  }
}
 8007372:	4618      	mov	r0, r3
 8007374:	3720      	adds	r7, #32
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}

0800737a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800737a:	b580      	push	{r7, lr}
 800737c:	b088      	sub	sp, #32
 800737e:	af02      	add	r7, sp, #8
 8007380:	60f8      	str	r0, [r7, #12]
 8007382:	60b9      	str	r1, [r7, #8]
 8007384:	603b      	str	r3, [r7, #0]
 8007386:	4613      	mov	r3, r2
 8007388:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007390:	b2db      	uxtb	r3, r3
 8007392:	2b01      	cmp	r3, #1
 8007394:	d001      	beq.n	800739a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007396:	2302      	movs	r3, #2
 8007398:	e104      	b.n	80075a4 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073a2:	d112      	bne.n	80073ca <HAL_SPI_Receive+0x50>
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d10e      	bne.n	80073ca <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2204      	movs	r2, #4
 80073b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80073b4:	88fa      	ldrh	r2, [r7, #6]
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	9300      	str	r3, [sp, #0]
 80073ba:	4613      	mov	r3, r2
 80073bc:	68ba      	ldr	r2, [r7, #8]
 80073be:	68b9      	ldr	r1, [r7, #8]
 80073c0:	68f8      	ldr	r0, [r7, #12]
 80073c2:	f000 f8f3 	bl	80075ac <HAL_SPI_TransmitReceive>
 80073c6:	4603      	mov	r3, r0
 80073c8:	e0ec      	b.n	80075a4 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073ca:	f7fd f8fd 	bl	80045c8 <HAL_GetTick>
 80073ce:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d002      	beq.n	80073dc <HAL_SPI_Receive+0x62>
 80073d6:	88fb      	ldrh	r3, [r7, #6]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d101      	bne.n	80073e0 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e0e1      	b.n	80075a4 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d101      	bne.n	80073ee <HAL_SPI_Receive+0x74>
 80073ea:	2302      	movs	r3, #2
 80073ec:	e0da      	b.n	80075a4 <HAL_SPI_Receive+0x22a>
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2201      	movs	r2, #1
 80073f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2204      	movs	r2, #4
 80073fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	68ba      	ldr	r2, [r7, #8]
 8007408:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	88fa      	ldrh	r2, [r7, #6]
 800740e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	88fa      	ldrh	r2, [r7, #6]
 8007414:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2200      	movs	r2, #0
 800741a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2200      	movs	r2, #0
 800742c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2200      	movs	r2, #0
 8007432:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800743c:	d10f      	bne.n	800745e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800744c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800745c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007468:	2b40      	cmp	r3, #64	@ 0x40
 800746a:	d007      	beq.n	800747c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681a      	ldr	r2, [r3, #0]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800747a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d170      	bne.n	8007566 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007484:	e035      	b.n	80074f2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	f003 0301 	and.w	r3, r3, #1
 8007490:	2b01      	cmp	r3, #1
 8007492:	d115      	bne.n	80074c0 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f103 020c 	add.w	r2, r3, #12
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a0:	7812      	ldrb	r2, [r2, #0]
 80074a2:	b2d2      	uxtb	r2, r2
 80074a4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074aa:	1c5a      	adds	r2, r3, #1
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	3b01      	subs	r3, #1
 80074b8:	b29a      	uxth	r2, r3
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80074be:	e018      	b.n	80074f2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80074c0:	f7fd f882 	bl	80045c8 <HAL_GetTick>
 80074c4:	4602      	mov	r2, r0
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	1ad3      	subs	r3, r2, r3
 80074ca:	683a      	ldr	r2, [r7, #0]
 80074cc:	429a      	cmp	r2, r3
 80074ce:	d803      	bhi.n	80074d8 <HAL_SPI_Receive+0x15e>
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074d6:	d102      	bne.n	80074de <HAL_SPI_Receive+0x164>
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d109      	bne.n	80074f2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80074ee:	2303      	movs	r3, #3
 80074f0:	e058      	b.n	80075a4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d1c4      	bne.n	8007486 <HAL_SPI_Receive+0x10c>
 80074fc:	e038      	b.n	8007570 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	f003 0301 	and.w	r3, r3, #1
 8007508:	2b01      	cmp	r3, #1
 800750a:	d113      	bne.n	8007534 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	68da      	ldr	r2, [r3, #12]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007516:	b292      	uxth	r2, r2
 8007518:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800751e:	1c9a      	adds	r2, r3, #2
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007528:	b29b      	uxth	r3, r3
 800752a:	3b01      	subs	r3, #1
 800752c:	b29a      	uxth	r2, r3
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007532:	e018      	b.n	8007566 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007534:	f7fd f848 	bl	80045c8 <HAL_GetTick>
 8007538:	4602      	mov	r2, r0
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	683a      	ldr	r2, [r7, #0]
 8007540:	429a      	cmp	r2, r3
 8007542:	d803      	bhi.n	800754c <HAL_SPI_Receive+0x1d2>
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800754a:	d102      	bne.n	8007552 <HAL_SPI_Receive+0x1d8>
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d109      	bne.n	8007566 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007562:	2303      	movs	r3, #3
 8007564:	e01e      	b.n	80075a4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800756a:	b29b      	uxth	r3, r3
 800756c:	2b00      	cmp	r3, #0
 800756e:	d1c6      	bne.n	80074fe <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007570:	697a      	ldr	r2, [r7, #20]
 8007572:	6839      	ldr	r1, [r7, #0]
 8007574:	68f8      	ldr	r0, [r7, #12]
 8007576:	f000 fb93 	bl	8007ca0 <SPI_EndRxTransaction>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d002      	beq.n	8007586 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2220      	movs	r2, #32
 8007584:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2200      	movs	r2, #0
 8007592:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800759a:	2b00      	cmp	r3, #0
 800759c:	d001      	beq.n	80075a2 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e000      	b.n	80075a4 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80075a2:	2300      	movs	r3, #0
  }
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3718      	adds	r7, #24
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}

080075ac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b08a      	sub	sp, #40	@ 0x28
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	607a      	str	r2, [r7, #4]
 80075b8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80075ba:	2301      	movs	r3, #1
 80075bc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075be:	f7fd f803 	bl	80045c8 <HAL_GetTick>
 80075c2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80075ca:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80075d2:	887b      	ldrh	r3, [r7, #2]
 80075d4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80075d6:	7ffb      	ldrb	r3, [r7, #31]
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d00c      	beq.n	80075f6 <HAL_SPI_TransmitReceive+0x4a>
 80075dc:	69bb      	ldr	r3, [r7, #24]
 80075de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075e2:	d106      	bne.n	80075f2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d102      	bne.n	80075f2 <HAL_SPI_TransmitReceive+0x46>
 80075ec:	7ffb      	ldrb	r3, [r7, #31]
 80075ee:	2b04      	cmp	r3, #4
 80075f0:	d001      	beq.n	80075f6 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80075f2:	2302      	movs	r3, #2
 80075f4:	e17f      	b.n	80078f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d005      	beq.n	8007608 <HAL_SPI_TransmitReceive+0x5c>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d002      	beq.n	8007608 <HAL_SPI_TransmitReceive+0x5c>
 8007602:	887b      	ldrh	r3, [r7, #2]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d101      	bne.n	800760c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007608:	2301      	movs	r3, #1
 800760a:	e174      	b.n	80078f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007612:	2b01      	cmp	r3, #1
 8007614:	d101      	bne.n	800761a <HAL_SPI_TransmitReceive+0x6e>
 8007616:	2302      	movs	r3, #2
 8007618:	e16d      	b.n	80078f6 <HAL_SPI_TransmitReceive+0x34a>
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2201      	movs	r2, #1
 800761e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007628:	b2db      	uxtb	r3, r3
 800762a:	2b04      	cmp	r3, #4
 800762c:	d003      	beq.n	8007636 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2205      	movs	r2, #5
 8007632:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2200      	movs	r2, #0
 800763a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	687a      	ldr	r2, [r7, #4]
 8007640:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	887a      	ldrh	r2, [r7, #2]
 8007646:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	887a      	ldrh	r2, [r7, #2]
 800764c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	887a      	ldrh	r2, [r7, #2]
 8007658:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	887a      	ldrh	r2, [r7, #2]
 800765e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2200      	movs	r2, #0
 8007664:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2200      	movs	r2, #0
 800766a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007676:	2b40      	cmp	r3, #64	@ 0x40
 8007678:	d007      	beq.n	800768a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007688:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	68db      	ldr	r3, [r3, #12]
 800768e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007692:	d17e      	bne.n	8007792 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d002      	beq.n	80076a2 <HAL_SPI_TransmitReceive+0xf6>
 800769c:	8afb      	ldrh	r3, [r7, #22]
 800769e:	2b01      	cmp	r3, #1
 80076a0:	d16c      	bne.n	800777c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076a6:	881a      	ldrh	r2, [r3, #0]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076b2:	1c9a      	adds	r2, r3, #2
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076bc:	b29b      	uxth	r3, r3
 80076be:	3b01      	subs	r3, #1
 80076c0:	b29a      	uxth	r2, r3
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076c6:	e059      	b.n	800777c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f003 0302 	and.w	r3, r3, #2
 80076d2:	2b02      	cmp	r3, #2
 80076d4:	d11b      	bne.n	800770e <HAL_SPI_TransmitReceive+0x162>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076da:	b29b      	uxth	r3, r3
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d016      	beq.n	800770e <HAL_SPI_TransmitReceive+0x162>
 80076e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d113      	bne.n	800770e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ea:	881a      	ldrh	r2, [r3, #0]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076f6:	1c9a      	adds	r2, r3, #2
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007700:	b29b      	uxth	r3, r3
 8007702:	3b01      	subs	r3, #1
 8007704:	b29a      	uxth	r2, r3
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800770a:	2300      	movs	r3, #0
 800770c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	689b      	ldr	r3, [r3, #8]
 8007714:	f003 0301 	and.w	r3, r3, #1
 8007718:	2b01      	cmp	r3, #1
 800771a:	d119      	bne.n	8007750 <HAL_SPI_TransmitReceive+0x1a4>
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007720:	b29b      	uxth	r3, r3
 8007722:	2b00      	cmp	r3, #0
 8007724:	d014      	beq.n	8007750 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	68da      	ldr	r2, [r3, #12]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007730:	b292      	uxth	r2, r2
 8007732:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007738:	1c9a      	adds	r2, r3, #2
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007742:	b29b      	uxth	r3, r3
 8007744:	3b01      	subs	r3, #1
 8007746:	b29a      	uxth	r2, r3
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800774c:	2301      	movs	r3, #1
 800774e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007750:	f7fc ff3a 	bl	80045c8 <HAL_GetTick>
 8007754:	4602      	mov	r2, r0
 8007756:	6a3b      	ldr	r3, [r7, #32]
 8007758:	1ad3      	subs	r3, r2, r3
 800775a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800775c:	429a      	cmp	r2, r3
 800775e:	d80d      	bhi.n	800777c <HAL_SPI_TransmitReceive+0x1d0>
 8007760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007762:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007766:	d009      	beq.n	800777c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2200      	movs	r2, #0
 8007774:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	e0bc      	b.n	80078f6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007780:	b29b      	uxth	r3, r3
 8007782:	2b00      	cmp	r3, #0
 8007784:	d1a0      	bne.n	80076c8 <HAL_SPI_TransmitReceive+0x11c>
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800778a:	b29b      	uxth	r3, r3
 800778c:	2b00      	cmp	r3, #0
 800778e:	d19b      	bne.n	80076c8 <HAL_SPI_TransmitReceive+0x11c>
 8007790:	e082      	b.n	8007898 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d002      	beq.n	80077a0 <HAL_SPI_TransmitReceive+0x1f4>
 800779a:	8afb      	ldrh	r3, [r7, #22]
 800779c:	2b01      	cmp	r3, #1
 800779e:	d171      	bne.n	8007884 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	330c      	adds	r3, #12
 80077aa:	7812      	ldrb	r2, [r2, #0]
 80077ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077b2:	1c5a      	adds	r2, r3, #1
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077bc:	b29b      	uxth	r3, r3
 80077be:	3b01      	subs	r3, #1
 80077c0:	b29a      	uxth	r2, r3
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077c6:	e05d      	b.n	8007884 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	f003 0302 	and.w	r3, r3, #2
 80077d2:	2b02      	cmp	r3, #2
 80077d4:	d11c      	bne.n	8007810 <HAL_SPI_TransmitReceive+0x264>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077da:	b29b      	uxth	r3, r3
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d017      	beq.n	8007810 <HAL_SPI_TransmitReceive+0x264>
 80077e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d114      	bne.n	8007810 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	330c      	adds	r3, #12
 80077f0:	7812      	ldrb	r2, [r2, #0]
 80077f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077f8:	1c5a      	adds	r2, r3, #1
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007802:	b29b      	uxth	r3, r3
 8007804:	3b01      	subs	r3, #1
 8007806:	b29a      	uxth	r2, r3
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800780c:	2300      	movs	r3, #0
 800780e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	f003 0301 	and.w	r3, r3, #1
 800781a:	2b01      	cmp	r3, #1
 800781c:	d119      	bne.n	8007852 <HAL_SPI_TransmitReceive+0x2a6>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007822:	b29b      	uxth	r3, r3
 8007824:	2b00      	cmp	r3, #0
 8007826:	d014      	beq.n	8007852 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68da      	ldr	r2, [r3, #12]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007832:	b2d2      	uxtb	r2, r2
 8007834:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800783a:	1c5a      	adds	r2, r3, #1
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007844:	b29b      	uxth	r3, r3
 8007846:	3b01      	subs	r3, #1
 8007848:	b29a      	uxth	r2, r3
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800784e:	2301      	movs	r3, #1
 8007850:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007852:	f7fc feb9 	bl	80045c8 <HAL_GetTick>
 8007856:	4602      	mov	r2, r0
 8007858:	6a3b      	ldr	r3, [r7, #32]
 800785a:	1ad3      	subs	r3, r2, r3
 800785c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800785e:	429a      	cmp	r2, r3
 8007860:	d803      	bhi.n	800786a <HAL_SPI_TransmitReceive+0x2be>
 8007862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007864:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007868:	d102      	bne.n	8007870 <HAL_SPI_TransmitReceive+0x2c4>
 800786a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786c:	2b00      	cmp	r3, #0
 800786e:	d109      	bne.n	8007884 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2200      	movs	r2, #0
 800787c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007880:	2303      	movs	r3, #3
 8007882:	e038      	b.n	80078f6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007888:	b29b      	uxth	r3, r3
 800788a:	2b00      	cmp	r3, #0
 800788c:	d19c      	bne.n	80077c8 <HAL_SPI_TransmitReceive+0x21c>
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007892:	b29b      	uxth	r3, r3
 8007894:	2b00      	cmp	r3, #0
 8007896:	d197      	bne.n	80077c8 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007898:	6a3a      	ldr	r2, [r7, #32]
 800789a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800789c:	68f8      	ldr	r0, [r7, #12]
 800789e:	f000 fa65 	bl	8007d6c <SPI_EndRxTxTransaction>
 80078a2:	4603      	mov	r3, r0
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d008      	beq.n	80078ba <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2220      	movs	r2, #32
 80078ac:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2200      	movs	r2, #0
 80078b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	e01d      	b.n	80078f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10a      	bne.n	80078d8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078c2:	2300      	movs	r3, #0
 80078c4:	613b      	str	r3, [r7, #16]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	613b      	str	r3, [r7, #16]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	689b      	ldr	r3, [r3, #8]
 80078d4:	613b      	str	r3, [r7, #16]
 80078d6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d001      	beq.n	80078f4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80078f0:	2301      	movs	r3, #1
 80078f2:	e000      	b.n	80078f6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80078f4:	2300      	movs	r3, #0
  }
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3728      	adds	r7, #40	@ 0x28
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
	...

08007900 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	60b9      	str	r1, [r7, #8]
 800790a:	4613      	mov	r3, r2
 800790c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b01      	cmp	r3, #1
 8007918:	d001      	beq.n	800791e <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800791a:	2302      	movs	r3, #2
 800791c:	e097      	b.n	8007a4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d002      	beq.n	800792a <HAL_SPI_Transmit_DMA+0x2a>
 8007924:	88fb      	ldrh	r3, [r7, #6]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d101      	bne.n	800792e <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	e08f      	b.n	8007a4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007934:	2b01      	cmp	r3, #1
 8007936:	d101      	bne.n	800793c <HAL_SPI_Transmit_DMA+0x3c>
 8007938:	2302      	movs	r3, #2
 800793a:	e088      	b.n	8007a4e <HAL_SPI_Transmit_DMA+0x14e>
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2201      	movs	r2, #1
 8007940:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2203      	movs	r2, #3
 8007948:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2200      	movs	r2, #0
 8007950:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	68ba      	ldr	r2, [r7, #8]
 8007956:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	88fa      	ldrh	r2, [r7, #6]
 800795c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	88fa      	ldrh	r2, [r7, #6]
 8007962:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2200      	movs	r2, #0
 8007968:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2200      	movs	r2, #0
 8007974:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800798a:	d10f      	bne.n	80079ac <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800799a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079aa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079b0:	4a29      	ldr	r2, [pc, #164]	@ (8007a58 <HAL_SPI_Transmit_DMA+0x158>)
 80079b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079b8:	4a28      	ldr	r2, [pc, #160]	@ (8007a5c <HAL_SPI_Transmit_DMA+0x15c>)
 80079ba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079c0:	4a27      	ldr	r2, [pc, #156]	@ (8007a60 <HAL_SPI_Transmit_DMA+0x160>)
 80079c2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079c8:	2200      	movs	r2, #0
 80079ca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079d4:	4619      	mov	r1, r3
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	330c      	adds	r3, #12
 80079dc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079e2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80079e4:	f7fc ffe0 	bl	80049a8 <HAL_DMA_Start_IT>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00b      	beq.n	8007a06 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079f2:	f043 0210 	orr.w	r2, r3, #16
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	e023      	b.n	8007a4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a10:	2b40      	cmp	r3, #64	@ 0x40
 8007a12:	d007      	beq.n	8007a24 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	681a      	ldr	r2, [r3, #0]
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a22:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2200      	movs	r2, #0
 8007a28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	685a      	ldr	r2, [r3, #4]
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f042 0220 	orr.w	r2, r2, #32
 8007a3a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	685a      	ldr	r2, [r3, #4]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f042 0202 	orr.w	r2, r2, #2
 8007a4a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	08007b35 	.word	0x08007b35
 8007a5c:	08007a8d 	.word	0x08007a8d
 8007a60:	08007b51 	.word	0x08007b51

08007a64 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b083      	sub	sp, #12
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007a6c:	bf00      	nop
 8007a6e:	370c      	adds	r7, #12
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b083      	sub	sp, #12
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007a80:	bf00      	nop
 8007a82:	370c      	adds	r7, #12
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr

08007a8c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b086      	sub	sp, #24
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a98:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a9a:	f7fc fd95 	bl	80045c8 <HAL_GetTick>
 8007a9e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007aae:	d03b      	beq.n	8007b28 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	685a      	ldr	r2, [r3, #4]
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f022 0220 	bic.w	r2, r2, #32
 8007abe:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	685a      	ldr	r2, [r3, #4]
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f022 0202 	bic.w	r2, r2, #2
 8007ace:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007ad0:	693a      	ldr	r2, [r7, #16]
 8007ad2:	2164      	movs	r1, #100	@ 0x64
 8007ad4:	6978      	ldr	r0, [r7, #20]
 8007ad6:	f000 f949 	bl	8007d6c <SPI_EndRxTxTransaction>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d005      	beq.n	8007aec <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ae4:	f043 0220 	orr.w	r2, r3, #32
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d10a      	bne.n	8007b0a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007af4:	2300      	movs	r3, #0
 8007af6:	60fb      	str	r3, [r7, #12]
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68db      	ldr	r3, [r3, #12]
 8007afe:	60fb      	str	r3, [r7, #12]
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	60fb      	str	r3, [r7, #12]
 8007b08:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d003      	beq.n	8007b28 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007b20:	6978      	ldr	r0, [r7, #20]
 8007b22:	f7ff ffa9 	bl	8007a78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007b26:	e002      	b.n	8007b2e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8007b28:	6978      	ldr	r0, [r7, #20]
 8007b2a:	f7fa fc63 	bl	80023f4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b2e:	3718      	adds	r7, #24
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b40:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007b42:	68f8      	ldr	r0, [r7, #12]
 8007b44:	f7ff ff8e 	bl	8007a64 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b48:	bf00      	nop
 8007b4a:	3710      	adds	r7, #16
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b084      	sub	sp, #16
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b5c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	685a      	ldr	r2, [r3, #4]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f022 0203 	bic.w	r2, r2, #3
 8007b6c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b72:	f043 0210 	orr.w	r2, r3, #16
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007b82:	68f8      	ldr	r0, [r7, #12]
 8007b84:	f7ff ff78 	bl	8007a78 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b88:	bf00      	nop
 8007b8a:	3710      	adds	r7, #16
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}

08007b90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b088      	sub	sp, #32
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	60f8      	str	r0, [r7, #12]
 8007b98:	60b9      	str	r1, [r7, #8]
 8007b9a:	603b      	str	r3, [r7, #0]
 8007b9c:	4613      	mov	r3, r2
 8007b9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007ba0:	f7fc fd12 	bl	80045c8 <HAL_GetTick>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba8:	1a9b      	subs	r3, r3, r2
 8007baa:	683a      	ldr	r2, [r7, #0]
 8007bac:	4413      	add	r3, r2
 8007bae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007bb0:	f7fc fd0a 	bl	80045c8 <HAL_GetTick>
 8007bb4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007bb6:	4b39      	ldr	r3, [pc, #228]	@ (8007c9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	015b      	lsls	r3, r3, #5
 8007bbc:	0d1b      	lsrs	r3, r3, #20
 8007bbe:	69fa      	ldr	r2, [r7, #28]
 8007bc0:	fb02 f303 	mul.w	r3, r2, r3
 8007bc4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007bc6:	e054      	b.n	8007c72 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007bce:	d050      	beq.n	8007c72 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007bd0:	f7fc fcfa 	bl	80045c8 <HAL_GetTick>
 8007bd4:	4602      	mov	r2, r0
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	1ad3      	subs	r3, r2, r3
 8007bda:	69fa      	ldr	r2, [r7, #28]
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d902      	bls.n	8007be6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007be0:	69fb      	ldr	r3, [r7, #28]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d13d      	bne.n	8007c62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	685a      	ldr	r2, [r3, #4]
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007bf4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007bfe:	d111      	bne.n	8007c24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	689b      	ldr	r3, [r3, #8]
 8007c04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c08:	d004      	beq.n	8007c14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c12:	d107      	bne.n	8007c24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c2c:	d10f      	bne.n	8007c4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c3c:	601a      	str	r2, [r3, #0]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2201      	movs	r2, #1
 8007c52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007c5e:	2303      	movs	r3, #3
 8007c60:	e017      	b.n	8007c92 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d101      	bne.n	8007c6c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	3b01      	subs	r3, #1
 8007c70:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	689a      	ldr	r2, [r3, #8]
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	4013      	ands	r3, r2
 8007c7c:	68ba      	ldr	r2, [r7, #8]
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	bf0c      	ite	eq
 8007c82:	2301      	moveq	r3, #1
 8007c84:	2300      	movne	r3, #0
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	461a      	mov	r2, r3
 8007c8a:	79fb      	ldrb	r3, [r7, #7]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d19b      	bne.n	8007bc8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007c90:	2300      	movs	r3, #0
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3720      	adds	r7, #32
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop
 8007c9c:	20000004 	.word	0x20000004

08007ca0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b086      	sub	sp, #24
 8007ca4:	af02      	add	r7, sp, #8
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	60b9      	str	r1, [r7, #8]
 8007caa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cb4:	d111      	bne.n	8007cda <SPI_EndRxTransaction+0x3a>
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cbe:	d004      	beq.n	8007cca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cc8:	d107      	bne.n	8007cda <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cd8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ce2:	d12a      	bne.n	8007d3a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cec:	d012      	beq.n	8007d14 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	9300      	str	r3, [sp, #0]
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	2180      	movs	r1, #128	@ 0x80
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f7ff ff49 	bl	8007b90 <SPI_WaitFlagStateUntilTimeout>
 8007cfe:	4603      	mov	r3, r0
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d02d      	beq.n	8007d60 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d08:	f043 0220 	orr.w	r2, r3, #32
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007d10:	2303      	movs	r3, #3
 8007d12:	e026      	b.n	8007d62 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	9300      	str	r3, [sp, #0]
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	2101      	movs	r1, #1
 8007d1e:	68f8      	ldr	r0, [r7, #12]
 8007d20:	f7ff ff36 	bl	8007b90 <SPI_WaitFlagStateUntilTimeout>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d01a      	beq.n	8007d60 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d2e:	f043 0220 	orr.w	r2, r3, #32
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007d36:	2303      	movs	r3, #3
 8007d38:	e013      	b.n	8007d62 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	9300      	str	r3, [sp, #0]
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	2200      	movs	r2, #0
 8007d42:	2101      	movs	r1, #1
 8007d44:	68f8      	ldr	r0, [r7, #12]
 8007d46:	f7ff ff23 	bl	8007b90 <SPI_WaitFlagStateUntilTimeout>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d007      	beq.n	8007d60 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d54:	f043 0220 	orr.w	r2, r3, #32
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	e000      	b.n	8007d62 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007d60:	2300      	movs	r3, #0
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3710      	adds	r7, #16
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
	...

08007d6c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b088      	sub	sp, #32
 8007d70:	af02      	add	r7, sp, #8
 8007d72:	60f8      	str	r0, [r7, #12]
 8007d74:	60b9      	str	r1, [r7, #8]
 8007d76:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	9300      	str	r3, [sp, #0]
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	2102      	movs	r1, #2
 8007d82:	68f8      	ldr	r0, [r7, #12]
 8007d84:	f7ff ff04 	bl	8007b90 <SPI_WaitFlagStateUntilTimeout>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d007      	beq.n	8007d9e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d92:	f043 0220 	orr.w	r2, r3, #32
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	e032      	b.n	8007e04 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007d9e:	4b1b      	ldr	r3, [pc, #108]	@ (8007e0c <SPI_EndRxTxTransaction+0xa0>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a1b      	ldr	r2, [pc, #108]	@ (8007e10 <SPI_EndRxTxTransaction+0xa4>)
 8007da4:	fba2 2303 	umull	r2, r3, r2, r3
 8007da8:	0d5b      	lsrs	r3, r3, #21
 8007daa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007dae:	fb02 f303 	mul.w	r3, r2, r3
 8007db2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dbc:	d112      	bne.n	8007de4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	9300      	str	r3, [sp, #0]
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	2180      	movs	r1, #128	@ 0x80
 8007dc8:	68f8      	ldr	r0, [r7, #12]
 8007dca:	f7ff fee1 	bl	8007b90 <SPI_WaitFlagStateUntilTimeout>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d016      	beq.n	8007e02 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dd8:	f043 0220 	orr.w	r2, r3, #32
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007de0:	2303      	movs	r3, #3
 8007de2:	e00f      	b.n	8007e04 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d00a      	beq.n	8007e00 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	3b01      	subs	r3, #1
 8007dee:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	689b      	ldr	r3, [r3, #8]
 8007df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dfa:	2b80      	cmp	r3, #128	@ 0x80
 8007dfc:	d0f2      	beq.n	8007de4 <SPI_EndRxTxTransaction+0x78>
 8007dfe:	e000      	b.n	8007e02 <SPI_EndRxTxTransaction+0x96>
        break;
 8007e00:	bf00      	nop
  }

  return HAL_OK;
 8007e02:	2300      	movs	r3, #0
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3718      	adds	r7, #24
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}
 8007e0c:	20000004 	.word	0x20000004
 8007e10:	165e9f81 	.word	0x165e9f81

08007e14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b082      	sub	sp, #8
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d101      	bne.n	8007e26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e22:	2301      	movs	r3, #1
 8007e24:	e041      	b.n	8007eaa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d106      	bne.n	8007e40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f7fa fa12 	bl	8002264 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2202      	movs	r2, #2
 8007e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	3304      	adds	r3, #4
 8007e50:	4619      	mov	r1, r3
 8007e52:	4610      	mov	r0, r2
 8007e54:	f000 fd6a 	bl	800892c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2201      	movs	r2, #1
 8007e94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ea8:	2300      	movs	r3, #0
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3708      	adds	r7, #8
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}

08007eb2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007eb2:	b580      	push	{r7, lr}
 8007eb4:	b082      	sub	sp, #8
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d101      	bne.n	8007ec4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e041      	b.n	8007f48 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007eca:	b2db      	uxtb	r3, r3
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d106      	bne.n	8007ede <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 f839 	bl	8007f50 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2202      	movs	r2, #2
 8007ee2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	3304      	adds	r3, #4
 8007eee:	4619      	mov	r1, r3
 8007ef0:	4610      	mov	r0, r2
 8007ef2:	f000 fd1b 	bl	800892c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2201      	movs	r2, #1
 8007efa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2201      	movs	r2, #1
 8007f02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2201      	movs	r2, #1
 8007f0a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2201      	movs	r2, #1
 8007f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2201      	movs	r2, #1
 8007f1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2201      	movs	r2, #1
 8007f2a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2201      	movs	r2, #1
 8007f32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2201      	movs	r2, #1
 8007f3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2201      	movs	r2, #1
 8007f42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f46:	2300      	movs	r3, #0
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	3708      	adds	r7, #8
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b083      	sub	sp, #12
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007f58:	bf00      	nop
 8007f5a:	370c      	adds	r7, #12
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b086      	sub	sp, #24
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
 8007f70:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8007f72:	2300      	movs	r3, #0
 8007f74:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d109      	bne.n	8007f90 <HAL_TIM_PWM_Start_DMA+0x2c>
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	bf0c      	ite	eq
 8007f88:	2301      	moveq	r3, #1
 8007f8a:	2300      	movne	r3, #0
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	e022      	b.n	8007fd6 <HAL_TIM_PWM_Start_DMA+0x72>
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	2b04      	cmp	r3, #4
 8007f94:	d109      	bne.n	8007faa <HAL_TIM_PWM_Start_DMA+0x46>
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	2b02      	cmp	r3, #2
 8007fa0:	bf0c      	ite	eq
 8007fa2:	2301      	moveq	r3, #1
 8007fa4:	2300      	movne	r3, #0
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	e015      	b.n	8007fd6 <HAL_TIM_PWM_Start_DMA+0x72>
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	2b08      	cmp	r3, #8
 8007fae:	d109      	bne.n	8007fc4 <HAL_TIM_PWM_Start_DMA+0x60>
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	2b02      	cmp	r3, #2
 8007fba:	bf0c      	ite	eq
 8007fbc:	2301      	moveq	r3, #1
 8007fbe:	2300      	movne	r3, #0
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	e008      	b.n	8007fd6 <HAL_TIM_PWM_Start_DMA+0x72>
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	2b02      	cmp	r3, #2
 8007fce:	bf0c      	ite	eq
 8007fd0:	2301      	moveq	r3, #1
 8007fd2:	2300      	movne	r3, #0
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d001      	beq.n	8007fde <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8007fda:	2302      	movs	r3, #2
 8007fdc:	e15d      	b.n	800829a <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d109      	bne.n	8007ff8 <HAL_TIM_PWM_Start_DMA+0x94>
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	2b01      	cmp	r3, #1
 8007fee:	bf0c      	ite	eq
 8007ff0:	2301      	moveq	r3, #1
 8007ff2:	2300      	movne	r3, #0
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	e022      	b.n	800803e <HAL_TIM_PWM_Start_DMA+0xda>
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	2b04      	cmp	r3, #4
 8007ffc:	d109      	bne.n	8008012 <HAL_TIM_PWM_Start_DMA+0xae>
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008004:	b2db      	uxtb	r3, r3
 8008006:	2b01      	cmp	r3, #1
 8008008:	bf0c      	ite	eq
 800800a:	2301      	moveq	r3, #1
 800800c:	2300      	movne	r3, #0
 800800e:	b2db      	uxtb	r3, r3
 8008010:	e015      	b.n	800803e <HAL_TIM_PWM_Start_DMA+0xda>
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	2b08      	cmp	r3, #8
 8008016:	d109      	bne.n	800802c <HAL_TIM_PWM_Start_DMA+0xc8>
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800801e:	b2db      	uxtb	r3, r3
 8008020:	2b01      	cmp	r3, #1
 8008022:	bf0c      	ite	eq
 8008024:	2301      	moveq	r3, #1
 8008026:	2300      	movne	r3, #0
 8008028:	b2db      	uxtb	r3, r3
 800802a:	e008      	b.n	800803e <HAL_TIM_PWM_Start_DMA+0xda>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008032:	b2db      	uxtb	r3, r3
 8008034:	2b01      	cmp	r3, #1
 8008036:	bf0c      	ite	eq
 8008038:	2301      	moveq	r3, #1
 800803a:	2300      	movne	r3, #0
 800803c:	b2db      	uxtb	r3, r3
 800803e:	2b00      	cmp	r3, #0
 8008040:	d024      	beq.n	800808c <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d002      	beq.n	800804e <HAL_TIM_PWM_Start_DMA+0xea>
 8008048:	887b      	ldrh	r3, [r7, #2]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d101      	bne.n	8008052 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800804e:	2301      	movs	r3, #1
 8008050:	e123      	b.n	800829a <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d104      	bne.n	8008062 <HAL_TIM_PWM_Start_DMA+0xfe>
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2202      	movs	r2, #2
 800805c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008060:	e016      	b.n	8008090 <HAL_TIM_PWM_Start_DMA+0x12c>
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	2b04      	cmp	r3, #4
 8008066:	d104      	bne.n	8008072 <HAL_TIM_PWM_Start_DMA+0x10e>
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2202      	movs	r2, #2
 800806c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008070:	e00e      	b.n	8008090 <HAL_TIM_PWM_Start_DMA+0x12c>
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	2b08      	cmp	r3, #8
 8008076:	d104      	bne.n	8008082 <HAL_TIM_PWM_Start_DMA+0x11e>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2202      	movs	r2, #2
 800807c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008080:	e006      	b.n	8008090 <HAL_TIM_PWM_Start_DMA+0x12c>
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2202      	movs	r2, #2
 8008086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800808a:	e001      	b.n	8008090 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 800808c:	2301      	movs	r3, #1
 800808e:	e104      	b.n	800829a <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	2b0c      	cmp	r3, #12
 8008094:	f200 80ae 	bhi.w	80081f4 <HAL_TIM_PWM_Start_DMA+0x290>
 8008098:	a201      	add	r2, pc, #4	@ (adr r2, 80080a0 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800809a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800809e:	bf00      	nop
 80080a0:	080080d5 	.word	0x080080d5
 80080a4:	080081f5 	.word	0x080081f5
 80080a8:	080081f5 	.word	0x080081f5
 80080ac:	080081f5 	.word	0x080081f5
 80080b0:	0800811d 	.word	0x0800811d
 80080b4:	080081f5 	.word	0x080081f5
 80080b8:	080081f5 	.word	0x080081f5
 80080bc:	080081f5 	.word	0x080081f5
 80080c0:	08008165 	.word	0x08008165
 80080c4:	080081f5 	.word	0x080081f5
 80080c8:	080081f5 	.word	0x080081f5
 80080cc:	080081f5 	.word	0x080081f5
 80080d0:	080081ad 	.word	0x080081ad
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080d8:	4a72      	ldr	r2, [pc, #456]	@ (80082a4 <HAL_TIM_PWM_Start_DMA+0x340>)
 80080da:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080e0:	4a71      	ldr	r2, [pc, #452]	@ (80082a8 <HAL_TIM_PWM_Start_DMA+0x344>)
 80080e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080e8:	4a70      	ldr	r2, [pc, #448]	@ (80082ac <HAL_TIM_PWM_Start_DMA+0x348>)
 80080ea:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80080f0:	6879      	ldr	r1, [r7, #4]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	3334      	adds	r3, #52	@ 0x34
 80080f8:	461a      	mov	r2, r3
 80080fa:	887b      	ldrh	r3, [r7, #2]
 80080fc:	f7fc fc54 	bl	80049a8 <HAL_DMA_Start_IT>
 8008100:	4603      	mov	r3, r0
 8008102:	2b00      	cmp	r3, #0
 8008104:	d001      	beq.n	800810a <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e0c7      	b.n	800829a <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	68da      	ldr	r2, [r3, #12]
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008118:	60da      	str	r2, [r3, #12]
      break;
 800811a:	e06e      	b.n	80081fa <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008120:	4a60      	ldr	r2, [pc, #384]	@ (80082a4 <HAL_TIM_PWM_Start_DMA+0x340>)
 8008122:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008128:	4a5f      	ldr	r2, [pc, #380]	@ (80082a8 <HAL_TIM_PWM_Start_DMA+0x344>)
 800812a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008130:	4a5e      	ldr	r2, [pc, #376]	@ (80082ac <HAL_TIM_PWM_Start_DMA+0x348>)
 8008132:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8008138:	6879      	ldr	r1, [r7, #4]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	3338      	adds	r3, #56	@ 0x38
 8008140:	461a      	mov	r2, r3
 8008142:	887b      	ldrh	r3, [r7, #2]
 8008144:	f7fc fc30 	bl	80049a8 <HAL_DMA_Start_IT>
 8008148:	4603      	mov	r3, r0
 800814a:	2b00      	cmp	r3, #0
 800814c:	d001      	beq.n	8008152 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800814e:	2301      	movs	r3, #1
 8008150:	e0a3      	b.n	800829a <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	68da      	ldr	r2, [r3, #12]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008160:	60da      	str	r2, [r3, #12]
      break;
 8008162:	e04a      	b.n	80081fa <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008168:	4a4e      	ldr	r2, [pc, #312]	@ (80082a4 <HAL_TIM_PWM_Start_DMA+0x340>)
 800816a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008170:	4a4d      	ldr	r2, [pc, #308]	@ (80082a8 <HAL_TIM_PWM_Start_DMA+0x344>)
 8008172:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008178:	4a4c      	ldr	r2, [pc, #304]	@ (80082ac <HAL_TIM_PWM_Start_DMA+0x348>)
 800817a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8008180:	6879      	ldr	r1, [r7, #4]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	333c      	adds	r3, #60	@ 0x3c
 8008188:	461a      	mov	r2, r3
 800818a:	887b      	ldrh	r3, [r7, #2]
 800818c:	f7fc fc0c 	bl	80049a8 <HAL_DMA_Start_IT>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d001      	beq.n	800819a <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e07f      	b.n	800829a <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	68da      	ldr	r2, [r3, #12]
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80081a8:	60da      	str	r2, [r3, #12]
      break;
 80081aa:	e026      	b.n	80081fa <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081b0:	4a3c      	ldr	r2, [pc, #240]	@ (80082a4 <HAL_TIM_PWM_Start_DMA+0x340>)
 80081b2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081b8:	4a3b      	ldr	r2, [pc, #236]	@ (80082a8 <HAL_TIM_PWM_Start_DMA+0x344>)
 80081ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081c0:	4a3a      	ldr	r2, [pc, #232]	@ (80082ac <HAL_TIM_PWM_Start_DMA+0x348>)
 80081c2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80081c8:	6879      	ldr	r1, [r7, #4]
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	3340      	adds	r3, #64	@ 0x40
 80081d0:	461a      	mov	r2, r3
 80081d2:	887b      	ldrh	r3, [r7, #2]
 80081d4:	f7fc fbe8 	bl	80049a8 <HAL_DMA_Start_IT>
 80081d8:	4603      	mov	r3, r0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d001      	beq.n	80081e2 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e05b      	b.n	800829a <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68da      	ldr	r2, [r3, #12]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80081f0:	60da      	str	r2, [r3, #12]
      break;
 80081f2:	e002      	b.n	80081fa <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80081f4:	2301      	movs	r3, #1
 80081f6:	75fb      	strb	r3, [r7, #23]
      break;
 80081f8:	bf00      	nop
  }

  if (status == HAL_OK)
 80081fa:	7dfb      	ldrb	r3, [r7, #23]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d14b      	bne.n	8008298 <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2201      	movs	r2, #1
 8008206:	68b9      	ldr	r1, [r7, #8]
 8008208:	4618      	mov	r0, r3
 800820a:	f000 fe41 	bl	8008e90 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a27      	ldr	r2, [pc, #156]	@ (80082b0 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d107      	bne.n	8008228 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008226:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a20      	ldr	r2, [pc, #128]	@ (80082b0 <HAL_TIM_PWM_Start_DMA+0x34c>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d018      	beq.n	8008264 <HAL_TIM_PWM_Start_DMA+0x300>
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800823a:	d013      	beq.n	8008264 <HAL_TIM_PWM_Start_DMA+0x300>
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a1c      	ldr	r2, [pc, #112]	@ (80082b4 <HAL_TIM_PWM_Start_DMA+0x350>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d00e      	beq.n	8008264 <HAL_TIM_PWM_Start_DMA+0x300>
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a1b      	ldr	r2, [pc, #108]	@ (80082b8 <HAL_TIM_PWM_Start_DMA+0x354>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d009      	beq.n	8008264 <HAL_TIM_PWM_Start_DMA+0x300>
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a19      	ldr	r2, [pc, #100]	@ (80082bc <HAL_TIM_PWM_Start_DMA+0x358>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d004      	beq.n	8008264 <HAL_TIM_PWM_Start_DMA+0x300>
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a18      	ldr	r2, [pc, #96]	@ (80082c0 <HAL_TIM_PWM_Start_DMA+0x35c>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d111      	bne.n	8008288 <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	689b      	ldr	r3, [r3, #8]
 800826a:	f003 0307 	and.w	r3, r3, #7
 800826e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	2b06      	cmp	r3, #6
 8008274:	d010      	beq.n	8008298 <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f042 0201 	orr.w	r2, r2, #1
 8008284:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008286:	e007      	b.n	8008298 <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f042 0201 	orr.w	r2, r2, #1
 8008296:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008298:	7dfb      	ldrb	r3, [r7, #23]
}
 800829a:	4618      	mov	r0, r3
 800829c:	3718      	adds	r7, #24
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
 80082a2:	bf00      	nop
 80082a4:	0800881d 	.word	0x0800881d
 80082a8:	080088c5 	.word	0x080088c5
 80082ac:	0800878b 	.word	0x0800878b
 80082b0:	40010000 	.word	0x40010000
 80082b4:	40000400 	.word	0x40000400
 80082b8:	40000800 	.word	0x40000800
 80082bc:	40000c00 	.word	0x40000c00
 80082c0:	40014000 	.word	0x40014000

080082c4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b084      	sub	sp, #16
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082ce:	2300      	movs	r3, #0
 80082d0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	2b0c      	cmp	r3, #12
 80082d6:	d855      	bhi.n	8008384 <HAL_TIM_PWM_Stop_DMA+0xc0>
 80082d8:	a201      	add	r2, pc, #4	@ (adr r2, 80082e0 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 80082da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082de:	bf00      	nop
 80082e0:	08008315 	.word	0x08008315
 80082e4:	08008385 	.word	0x08008385
 80082e8:	08008385 	.word	0x08008385
 80082ec:	08008385 	.word	0x08008385
 80082f0:	08008331 	.word	0x08008331
 80082f4:	08008385 	.word	0x08008385
 80082f8:	08008385 	.word	0x08008385
 80082fc:	08008385 	.word	0x08008385
 8008300:	0800834d 	.word	0x0800834d
 8008304:	08008385 	.word	0x08008385
 8008308:	08008385 	.word	0x08008385
 800830c:	08008385 	.word	0x08008385
 8008310:	08008369 	.word	0x08008369
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68da      	ldr	r2, [r3, #12]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008322:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008328:	4618      	mov	r0, r3
 800832a:	f7fc fb95 	bl	8004a58 <HAL_DMA_Abort_IT>
      break;
 800832e:	e02c      	b.n	800838a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	68da      	ldr	r2, [r3, #12]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800833e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008344:	4618      	mov	r0, r3
 8008346:	f7fc fb87 	bl	8004a58 <HAL_DMA_Abort_IT>
      break;
 800834a:	e01e      	b.n	800838a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	68da      	ldr	r2, [r3, #12]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800835a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008360:	4618      	mov	r0, r3
 8008362:	f7fc fb79 	bl	8004a58 <HAL_DMA_Abort_IT>
      break;
 8008366:	e010      	b.n	800838a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	68da      	ldr	r2, [r3, #12]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008376:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800837c:	4618      	mov	r0, r3
 800837e:	f7fc fb6b 	bl	8004a58 <HAL_DMA_Abort_IT>
      break;
 8008382:	e002      	b.n	800838a <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8008384:	2301      	movs	r3, #1
 8008386:	73fb      	strb	r3, [r7, #15]
      break;
 8008388:	bf00      	nop
  }

  if (status == HAL_OK)
 800838a:	7bfb      	ldrb	r3, [r7, #15]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d157      	bne.n	8008440 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	2200      	movs	r2, #0
 8008396:	6839      	ldr	r1, [r7, #0]
 8008398:	4618      	mov	r0, r3
 800839a:	f000 fd79 	bl	8008e90 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a2a      	ldr	r2, [pc, #168]	@ (800844c <HAL_TIM_PWM_Stop_DMA+0x188>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d117      	bne.n	80083d8 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	6a1a      	ldr	r2, [r3, #32]
 80083ae:	f241 1311 	movw	r3, #4369	@ 0x1111
 80083b2:	4013      	ands	r3, r2
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d10f      	bne.n	80083d8 <HAL_TIM_PWM_Stop_DMA+0x114>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	6a1a      	ldr	r2, [r3, #32]
 80083be:	f240 4344 	movw	r3, #1092	@ 0x444
 80083c2:	4013      	ands	r3, r2
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d107      	bne.n	80083d8 <HAL_TIM_PWM_Stop_DMA+0x114>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80083d6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	6a1a      	ldr	r2, [r3, #32]
 80083de:	f241 1311 	movw	r3, #4369	@ 0x1111
 80083e2:	4013      	ands	r3, r2
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d10f      	bne.n	8008408 <HAL_TIM_PWM_Stop_DMA+0x144>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	6a1a      	ldr	r2, [r3, #32]
 80083ee:	f240 4344 	movw	r3, #1092	@ 0x444
 80083f2:	4013      	ands	r3, r2
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d107      	bne.n	8008408 <HAL_TIM_PWM_Stop_DMA+0x144>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f022 0201 	bic.w	r2, r2, #1
 8008406:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d104      	bne.n	8008418 <HAL_TIM_PWM_Stop_DMA+0x154>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2201      	movs	r2, #1
 8008412:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008416:	e013      	b.n	8008440 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	2b04      	cmp	r3, #4
 800841c:	d104      	bne.n	8008428 <HAL_TIM_PWM_Stop_DMA+0x164>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2201      	movs	r2, #1
 8008422:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008426:	e00b      	b.n	8008440 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	2b08      	cmp	r3, #8
 800842c:	d104      	bne.n	8008438 <HAL_TIM_PWM_Stop_DMA+0x174>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2201      	movs	r2, #1
 8008432:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008436:	e003      	b.n	8008440 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8008440:	7bfb      	ldrb	r3, [r7, #15]
}
 8008442:	4618      	mov	r0, r3
 8008444:	3710      	adds	r7, #16
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}
 800844a:	bf00      	nop
 800844c:	40010000 	.word	0x40010000

08008450 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b086      	sub	sp, #24
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800845c:	2300      	movs	r3, #0
 800845e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008466:	2b01      	cmp	r3, #1
 8008468:	d101      	bne.n	800846e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800846a:	2302      	movs	r3, #2
 800846c:	e0ae      	b.n	80085cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2201      	movs	r2, #1
 8008472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2b0c      	cmp	r3, #12
 800847a:	f200 809f 	bhi.w	80085bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800847e:	a201      	add	r2, pc, #4	@ (adr r2, 8008484 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008484:	080084b9 	.word	0x080084b9
 8008488:	080085bd 	.word	0x080085bd
 800848c:	080085bd 	.word	0x080085bd
 8008490:	080085bd 	.word	0x080085bd
 8008494:	080084f9 	.word	0x080084f9
 8008498:	080085bd 	.word	0x080085bd
 800849c:	080085bd 	.word	0x080085bd
 80084a0:	080085bd 	.word	0x080085bd
 80084a4:	0800853b 	.word	0x0800853b
 80084a8:	080085bd 	.word	0x080085bd
 80084ac:	080085bd 	.word	0x080085bd
 80084b0:	080085bd 	.word	0x080085bd
 80084b4:	0800857b 	.word	0x0800857b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	68b9      	ldr	r1, [r7, #8]
 80084be:	4618      	mov	r0, r3
 80084c0:	f000 fac0 	bl	8008a44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	699a      	ldr	r2, [r3, #24]
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f042 0208 	orr.w	r2, r2, #8
 80084d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	699a      	ldr	r2, [r3, #24]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f022 0204 	bic.w	r2, r2, #4
 80084e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	6999      	ldr	r1, [r3, #24]
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	691a      	ldr	r2, [r3, #16]
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	430a      	orrs	r2, r1
 80084f4:	619a      	str	r2, [r3, #24]
      break;
 80084f6:	e064      	b.n	80085c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	68b9      	ldr	r1, [r7, #8]
 80084fe:	4618      	mov	r0, r3
 8008500:	f000 fb06 	bl	8008b10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	699a      	ldr	r2, [r3, #24]
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008512:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	699a      	ldr	r2, [r3, #24]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008522:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	6999      	ldr	r1, [r3, #24]
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	691b      	ldr	r3, [r3, #16]
 800852e:	021a      	lsls	r2, r3, #8
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	430a      	orrs	r2, r1
 8008536:	619a      	str	r2, [r3, #24]
      break;
 8008538:	e043      	b.n	80085c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	68b9      	ldr	r1, [r7, #8]
 8008540:	4618      	mov	r0, r3
 8008542:	f000 fb51 	bl	8008be8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	69da      	ldr	r2, [r3, #28]
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f042 0208 	orr.w	r2, r2, #8
 8008554:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	69da      	ldr	r2, [r3, #28]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f022 0204 	bic.w	r2, r2, #4
 8008564:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	69d9      	ldr	r1, [r3, #28]
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	691a      	ldr	r2, [r3, #16]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	430a      	orrs	r2, r1
 8008576:	61da      	str	r2, [r3, #28]
      break;
 8008578:	e023      	b.n	80085c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	68b9      	ldr	r1, [r7, #8]
 8008580:	4618      	mov	r0, r3
 8008582:	f000 fb9b 	bl	8008cbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	69da      	ldr	r2, [r3, #28]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008594:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	69da      	ldr	r2, [r3, #28]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80085a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	69d9      	ldr	r1, [r3, #28]
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	691b      	ldr	r3, [r3, #16]
 80085b0:	021a      	lsls	r2, r3, #8
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	430a      	orrs	r2, r1
 80085b8:	61da      	str	r2, [r3, #28]
      break;
 80085ba:	e002      	b.n	80085c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	75fb      	strb	r3, [r7, #23]
      break;
 80085c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2200      	movs	r2, #0
 80085c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80085ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80085cc:	4618      	mov	r0, r3
 80085ce:	3718      	adds	r7, #24
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}

080085d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80085de:	2300      	movs	r3, #0
 80085e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d101      	bne.n	80085f0 <HAL_TIM_ConfigClockSource+0x1c>
 80085ec:	2302      	movs	r3, #2
 80085ee:	e0b4      	b.n	800875a <HAL_TIM_ConfigClockSource+0x186>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2202      	movs	r2, #2
 80085fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800860e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008616:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68ba      	ldr	r2, [r7, #8]
 800861e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008628:	d03e      	beq.n	80086a8 <HAL_TIM_ConfigClockSource+0xd4>
 800862a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800862e:	f200 8087 	bhi.w	8008740 <HAL_TIM_ConfigClockSource+0x16c>
 8008632:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008636:	f000 8086 	beq.w	8008746 <HAL_TIM_ConfigClockSource+0x172>
 800863a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800863e:	d87f      	bhi.n	8008740 <HAL_TIM_ConfigClockSource+0x16c>
 8008640:	2b70      	cmp	r3, #112	@ 0x70
 8008642:	d01a      	beq.n	800867a <HAL_TIM_ConfigClockSource+0xa6>
 8008644:	2b70      	cmp	r3, #112	@ 0x70
 8008646:	d87b      	bhi.n	8008740 <HAL_TIM_ConfigClockSource+0x16c>
 8008648:	2b60      	cmp	r3, #96	@ 0x60
 800864a:	d050      	beq.n	80086ee <HAL_TIM_ConfigClockSource+0x11a>
 800864c:	2b60      	cmp	r3, #96	@ 0x60
 800864e:	d877      	bhi.n	8008740 <HAL_TIM_ConfigClockSource+0x16c>
 8008650:	2b50      	cmp	r3, #80	@ 0x50
 8008652:	d03c      	beq.n	80086ce <HAL_TIM_ConfigClockSource+0xfa>
 8008654:	2b50      	cmp	r3, #80	@ 0x50
 8008656:	d873      	bhi.n	8008740 <HAL_TIM_ConfigClockSource+0x16c>
 8008658:	2b40      	cmp	r3, #64	@ 0x40
 800865a:	d058      	beq.n	800870e <HAL_TIM_ConfigClockSource+0x13a>
 800865c:	2b40      	cmp	r3, #64	@ 0x40
 800865e:	d86f      	bhi.n	8008740 <HAL_TIM_ConfigClockSource+0x16c>
 8008660:	2b30      	cmp	r3, #48	@ 0x30
 8008662:	d064      	beq.n	800872e <HAL_TIM_ConfigClockSource+0x15a>
 8008664:	2b30      	cmp	r3, #48	@ 0x30
 8008666:	d86b      	bhi.n	8008740 <HAL_TIM_ConfigClockSource+0x16c>
 8008668:	2b20      	cmp	r3, #32
 800866a:	d060      	beq.n	800872e <HAL_TIM_ConfigClockSource+0x15a>
 800866c:	2b20      	cmp	r3, #32
 800866e:	d867      	bhi.n	8008740 <HAL_TIM_ConfigClockSource+0x16c>
 8008670:	2b00      	cmp	r3, #0
 8008672:	d05c      	beq.n	800872e <HAL_TIM_ConfigClockSource+0x15a>
 8008674:	2b10      	cmp	r3, #16
 8008676:	d05a      	beq.n	800872e <HAL_TIM_ConfigClockSource+0x15a>
 8008678:	e062      	b.n	8008740 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800868a:	f000 fbe1 	bl	8008e50 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800869c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	68ba      	ldr	r2, [r7, #8]
 80086a4:	609a      	str	r2, [r3, #8]
      break;
 80086a6:	e04f      	b.n	8008748 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80086b8:	f000 fbca 	bl	8008e50 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	689a      	ldr	r2, [r3, #8]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80086ca:	609a      	str	r2, [r3, #8]
      break;
 80086cc:	e03c      	b.n	8008748 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086da:	461a      	mov	r2, r3
 80086dc:	f000 fb3e 	bl	8008d5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	2150      	movs	r1, #80	@ 0x50
 80086e6:	4618      	mov	r0, r3
 80086e8:	f000 fb97 	bl	8008e1a <TIM_ITRx_SetConfig>
      break;
 80086ec:	e02c      	b.n	8008748 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80086fa:	461a      	mov	r2, r3
 80086fc:	f000 fb5d 	bl	8008dba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	2160      	movs	r1, #96	@ 0x60
 8008706:	4618      	mov	r0, r3
 8008708:	f000 fb87 	bl	8008e1a <TIM_ITRx_SetConfig>
      break;
 800870c:	e01c      	b.n	8008748 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800871a:	461a      	mov	r2, r3
 800871c:	f000 fb1e 	bl	8008d5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	2140      	movs	r1, #64	@ 0x40
 8008726:	4618      	mov	r0, r3
 8008728:	f000 fb77 	bl	8008e1a <TIM_ITRx_SetConfig>
      break;
 800872c:	e00c      	b.n	8008748 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681a      	ldr	r2, [r3, #0]
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4619      	mov	r1, r3
 8008738:	4610      	mov	r0, r2
 800873a:	f000 fb6e 	bl	8008e1a <TIM_ITRx_SetConfig>
      break;
 800873e:	e003      	b.n	8008748 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	73fb      	strb	r3, [r7, #15]
      break;
 8008744:	e000      	b.n	8008748 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008746:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2201      	movs	r2, #1
 800874c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008758:	7bfb      	ldrb	r3, [r7, #15]
}
 800875a:	4618      	mov	r0, r3
 800875c:	3710      	adds	r7, #16
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}

08008762 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008762:	b480      	push	{r7}
 8008764:	b083      	sub	sp, #12
 8008766:	af00      	add	r7, sp, #0
 8008768:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800876a:	bf00      	nop
 800876c:	370c      	adds	r7, #12
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr

08008776 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008776:	b480      	push	{r7}
 8008778:	b083      	sub	sp, #12
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800877e:	bf00      	nop
 8008780:	370c      	adds	r7, #12
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr

0800878a <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800878a:	b580      	push	{r7, lr}
 800878c:	b084      	sub	sp, #16
 800878e:	af00      	add	r7, sp, #0
 8008790:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008796:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800879c:	687a      	ldr	r2, [r7, #4]
 800879e:	429a      	cmp	r2, r3
 80087a0:	d107      	bne.n	80087b2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	2201      	movs	r2, #1
 80087a6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2201      	movs	r2, #1
 80087ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087b0:	e02a      	b.n	8008808 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d107      	bne.n	80087cc <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	2202      	movs	r2, #2
 80087c0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2201      	movs	r2, #1
 80087c6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087ca:	e01d      	b.n	8008808 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	429a      	cmp	r2, r3
 80087d4:	d107      	bne.n	80087e6 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2204      	movs	r2, #4
 80087da:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087e4:	e010      	b.n	8008808 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d107      	bne.n	8008800 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2208      	movs	r2, #8
 80087f4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2201      	movs	r2, #1
 80087fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80087fe:	e003      	b.n	8008808 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2201      	movs	r2, #1
 8008804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008808:	68f8      	ldr	r0, [r7, #12]
 800880a:	f7ff ffb4 	bl	8008776 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	771a      	strb	r2, [r3, #28]
}
 8008814:	bf00      	nop
 8008816:	3710      	adds	r7, #16
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b084      	sub	sp, #16
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008828:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	429a      	cmp	r2, r3
 8008832:	d10b      	bne.n	800884c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2201      	movs	r2, #1
 8008838:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	69db      	ldr	r3, [r3, #28]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d136      	bne.n	80088b0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2201      	movs	r2, #1
 8008846:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800884a:	e031      	b.n	80088b0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	429a      	cmp	r2, r3
 8008854:	d10b      	bne.n	800886e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2202      	movs	r2, #2
 800885a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	69db      	ldr	r3, [r3, #28]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d125      	bne.n	80088b0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	2201      	movs	r2, #1
 8008868:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800886c:	e020      	b.n	80088b0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008872:	687a      	ldr	r2, [r7, #4]
 8008874:	429a      	cmp	r2, r3
 8008876:	d10b      	bne.n	8008890 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2204      	movs	r2, #4
 800887c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	69db      	ldr	r3, [r3, #28]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d114      	bne.n	80088b0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2201      	movs	r2, #1
 800888a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800888e:	e00f      	b.n	80088b0 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008894:	687a      	ldr	r2, [r7, #4]
 8008896:	429a      	cmp	r2, r3
 8008898:	d10a      	bne.n	80088b0 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2208      	movs	r2, #8
 800889e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	69db      	ldr	r3, [r3, #28]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d103      	bne.n	80088b0 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2201      	movs	r2, #1
 80088ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088b0:	68f8      	ldr	r0, [r7, #12]
 80088b2:	f7f9 f8cb 	bl	8001a4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	2200      	movs	r2, #0
 80088ba:	771a      	strb	r2, [r3, #28]
}
 80088bc:	bf00      	nop
 80088be:	3710      	adds	r7, #16
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bd80      	pop	{r7, pc}

080088c4 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b084      	sub	sp, #16
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088d0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088d6:	687a      	ldr	r2, [r7, #4]
 80088d8:	429a      	cmp	r2, r3
 80088da:	d103      	bne.n	80088e4 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2201      	movs	r2, #1
 80088e0:	771a      	strb	r2, [r3, #28]
 80088e2:	e019      	b.n	8008918 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d103      	bne.n	80088f6 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2202      	movs	r2, #2
 80088f2:	771a      	strb	r2, [r3, #28]
 80088f4:	e010      	b.n	8008918 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d103      	bne.n	8008908 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	2204      	movs	r2, #4
 8008904:	771a      	strb	r2, [r3, #28]
 8008906:	e007      	b.n	8008918 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800890c:	687a      	ldr	r2, [r7, #4]
 800890e:	429a      	cmp	r2, r3
 8008910:	d102      	bne.n	8008918 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2208      	movs	r2, #8
 8008916:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8008918:	68f8      	ldr	r0, [r7, #12]
 800891a:	f7ff ff22 	bl	8008762 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2200      	movs	r2, #0
 8008922:	771a      	strb	r2, [r3, #28]
}
 8008924:	bf00      	nop
 8008926:	3710      	adds	r7, #16
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800892c:	b480      	push	{r7}
 800892e:	b085      	sub	sp, #20
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	4a3a      	ldr	r2, [pc, #232]	@ (8008a28 <TIM_Base_SetConfig+0xfc>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d00f      	beq.n	8008964 <TIM_Base_SetConfig+0x38>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800894a:	d00b      	beq.n	8008964 <TIM_Base_SetConfig+0x38>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	4a37      	ldr	r2, [pc, #220]	@ (8008a2c <TIM_Base_SetConfig+0x100>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d007      	beq.n	8008964 <TIM_Base_SetConfig+0x38>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	4a36      	ldr	r2, [pc, #216]	@ (8008a30 <TIM_Base_SetConfig+0x104>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d003      	beq.n	8008964 <TIM_Base_SetConfig+0x38>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	4a35      	ldr	r2, [pc, #212]	@ (8008a34 <TIM_Base_SetConfig+0x108>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d108      	bne.n	8008976 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800896a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	4313      	orrs	r3, r2
 8008974:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	4a2b      	ldr	r2, [pc, #172]	@ (8008a28 <TIM_Base_SetConfig+0xfc>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d01b      	beq.n	80089b6 <TIM_Base_SetConfig+0x8a>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008984:	d017      	beq.n	80089b6 <TIM_Base_SetConfig+0x8a>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	4a28      	ldr	r2, [pc, #160]	@ (8008a2c <TIM_Base_SetConfig+0x100>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d013      	beq.n	80089b6 <TIM_Base_SetConfig+0x8a>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4a27      	ldr	r2, [pc, #156]	@ (8008a30 <TIM_Base_SetConfig+0x104>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d00f      	beq.n	80089b6 <TIM_Base_SetConfig+0x8a>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	4a26      	ldr	r2, [pc, #152]	@ (8008a34 <TIM_Base_SetConfig+0x108>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d00b      	beq.n	80089b6 <TIM_Base_SetConfig+0x8a>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	4a25      	ldr	r2, [pc, #148]	@ (8008a38 <TIM_Base_SetConfig+0x10c>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d007      	beq.n	80089b6 <TIM_Base_SetConfig+0x8a>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	4a24      	ldr	r2, [pc, #144]	@ (8008a3c <TIM_Base_SetConfig+0x110>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d003      	beq.n	80089b6 <TIM_Base_SetConfig+0x8a>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	4a23      	ldr	r2, [pc, #140]	@ (8008a40 <TIM_Base_SetConfig+0x114>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d108      	bne.n	80089c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	68db      	ldr	r3, [r3, #12]
 80089c2:	68fa      	ldr	r2, [r7, #12]
 80089c4:	4313      	orrs	r3, r2
 80089c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	695b      	ldr	r3, [r3, #20]
 80089d2:	4313      	orrs	r3, r2
 80089d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	68fa      	ldr	r2, [r7, #12]
 80089da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	689a      	ldr	r2, [r3, #8]
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	4a0e      	ldr	r2, [pc, #56]	@ (8008a28 <TIM_Base_SetConfig+0xfc>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d103      	bne.n	80089fc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	691a      	ldr	r2, [r3, #16]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2201      	movs	r2, #1
 8008a00:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	691b      	ldr	r3, [r3, #16]
 8008a06:	f003 0301 	and.w	r3, r3, #1
 8008a0a:	2b01      	cmp	r3, #1
 8008a0c:	d105      	bne.n	8008a1a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	691b      	ldr	r3, [r3, #16]
 8008a12:	f023 0201 	bic.w	r2, r3, #1
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	611a      	str	r2, [r3, #16]
  }
}
 8008a1a:	bf00      	nop
 8008a1c:	3714      	adds	r7, #20
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr
 8008a26:	bf00      	nop
 8008a28:	40010000 	.word	0x40010000
 8008a2c:	40000400 	.word	0x40000400
 8008a30:	40000800 	.word	0x40000800
 8008a34:	40000c00 	.word	0x40000c00
 8008a38:	40014000 	.word	0x40014000
 8008a3c:	40014400 	.word	0x40014400
 8008a40:	40014800 	.word	0x40014800

08008a44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b087      	sub	sp, #28
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6a1b      	ldr	r3, [r3, #32]
 8008a52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a1b      	ldr	r3, [r3, #32]
 8008a58:	f023 0201 	bic.w	r2, r3, #1
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	699b      	ldr	r3, [r3, #24]
 8008a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f023 0303 	bic.w	r3, r3, #3
 8008a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	f023 0302 	bic.w	r3, r3, #2
 8008a8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	697a      	ldr	r2, [r7, #20]
 8008a94:	4313      	orrs	r3, r2
 8008a96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8008b0c <TIM_OC1_SetConfig+0xc8>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d10c      	bne.n	8008aba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	f023 0308 	bic.w	r3, r3, #8
 8008aa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	68db      	ldr	r3, [r3, #12]
 8008aac:	697a      	ldr	r2, [r7, #20]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	f023 0304 	bic.w	r3, r3, #4
 8008ab8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	4a13      	ldr	r2, [pc, #76]	@ (8008b0c <TIM_OC1_SetConfig+0xc8>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d111      	bne.n	8008ae6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ac8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	695b      	ldr	r3, [r3, #20]
 8008ad6:	693a      	ldr	r2, [r7, #16]
 8008ad8:	4313      	orrs	r3, r2
 8008ada:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	699b      	ldr	r3, [r3, #24]
 8008ae0:	693a      	ldr	r2, [r7, #16]
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	693a      	ldr	r2, [r7, #16]
 8008aea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	68fa      	ldr	r2, [r7, #12]
 8008af0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	685a      	ldr	r2, [r3, #4]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	697a      	ldr	r2, [r7, #20]
 8008afe:	621a      	str	r2, [r3, #32]
}
 8008b00:	bf00      	nop
 8008b02:	371c      	adds	r7, #28
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr
 8008b0c:	40010000 	.word	0x40010000

08008b10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b087      	sub	sp, #28
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6a1b      	ldr	r3, [r3, #32]
 8008b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a1b      	ldr	r3, [r3, #32]
 8008b24:	f023 0210 	bic.w	r2, r3, #16
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	699b      	ldr	r3, [r3, #24]
 8008b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	021b      	lsls	r3, r3, #8
 8008b4e:	68fa      	ldr	r2, [r7, #12]
 8008b50:	4313      	orrs	r3, r2
 8008b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	f023 0320 	bic.w	r3, r3, #32
 8008b5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	011b      	lsls	r3, r3, #4
 8008b62:	697a      	ldr	r2, [r7, #20]
 8008b64:	4313      	orrs	r3, r2
 8008b66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a1e      	ldr	r2, [pc, #120]	@ (8008be4 <TIM_OC2_SetConfig+0xd4>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d10d      	bne.n	8008b8c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008b70:	697b      	ldr	r3, [r7, #20]
 8008b72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	68db      	ldr	r3, [r3, #12]
 8008b7c:	011b      	lsls	r3, r3, #4
 8008b7e:	697a      	ldr	r2, [r7, #20]
 8008b80:	4313      	orrs	r3, r2
 8008b82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	4a15      	ldr	r2, [pc, #84]	@ (8008be4 <TIM_OC2_SetConfig+0xd4>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d113      	bne.n	8008bbc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008b9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008b9c:	693b      	ldr	r3, [r7, #16]
 8008b9e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008ba2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	695b      	ldr	r3, [r3, #20]
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	693a      	ldr	r2, [r7, #16]
 8008bac:	4313      	orrs	r3, r2
 8008bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	699b      	ldr	r3, [r3, #24]
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	693a      	ldr	r2, [r7, #16]
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	693a      	ldr	r2, [r7, #16]
 8008bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	68fa      	ldr	r2, [r7, #12]
 8008bc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	685a      	ldr	r2, [r3, #4]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	697a      	ldr	r2, [r7, #20]
 8008bd4:	621a      	str	r2, [r3, #32]
}
 8008bd6:	bf00      	nop
 8008bd8:	371c      	adds	r7, #28
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be0:	4770      	bx	lr
 8008be2:	bf00      	nop
 8008be4:	40010000 	.word	0x40010000

08008be8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b087      	sub	sp, #28
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6a1b      	ldr	r3, [r3, #32]
 8008bf6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6a1b      	ldr	r3, [r3, #32]
 8008bfc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	69db      	ldr	r3, [r3, #28]
 8008c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	f023 0303 	bic.w	r3, r3, #3
 8008c1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	68fa      	ldr	r2, [r7, #12]
 8008c26:	4313      	orrs	r3, r2
 8008c28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	021b      	lsls	r3, r3, #8
 8008c38:	697a      	ldr	r2, [r7, #20]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4a1d      	ldr	r2, [pc, #116]	@ (8008cb8 <TIM_OC3_SetConfig+0xd0>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d10d      	bne.n	8008c62 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008c4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	68db      	ldr	r3, [r3, #12]
 8008c52:	021b      	lsls	r3, r3, #8
 8008c54:	697a      	ldr	r2, [r7, #20]
 8008c56:	4313      	orrs	r3, r2
 8008c58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008c60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a14      	ldr	r2, [pc, #80]	@ (8008cb8 <TIM_OC3_SetConfig+0xd0>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d113      	bne.n	8008c92 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008c6a:	693b      	ldr	r3, [r7, #16]
 8008c6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008c70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008c78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	695b      	ldr	r3, [r3, #20]
 8008c7e:	011b      	lsls	r3, r3, #4
 8008c80:	693a      	ldr	r2, [r7, #16]
 8008c82:	4313      	orrs	r3, r2
 8008c84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	699b      	ldr	r3, [r3, #24]
 8008c8a:	011b      	lsls	r3, r3, #4
 8008c8c:	693a      	ldr	r2, [r7, #16]
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	693a      	ldr	r2, [r7, #16]
 8008c96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	685a      	ldr	r2, [r3, #4]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	697a      	ldr	r2, [r7, #20]
 8008caa:	621a      	str	r2, [r3, #32]
}
 8008cac:	bf00      	nop
 8008cae:	371c      	adds	r7, #28
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb6:	4770      	bx	lr
 8008cb8:	40010000 	.word	0x40010000

08008cbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b087      	sub	sp, #28
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6a1b      	ldr	r3, [r3, #32]
 8008cca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6a1b      	ldr	r3, [r3, #32]
 8008cd0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	685b      	ldr	r3, [r3, #4]
 8008cdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	69db      	ldr	r3, [r3, #28]
 8008ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	021b      	lsls	r3, r3, #8
 8008cfa:	68fa      	ldr	r2, [r7, #12]
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008d06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	689b      	ldr	r3, [r3, #8]
 8008d0c:	031b      	lsls	r3, r3, #12
 8008d0e:	693a      	ldr	r2, [r7, #16]
 8008d10:	4313      	orrs	r3, r2
 8008d12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	4a10      	ldr	r2, [pc, #64]	@ (8008d58 <TIM_OC4_SetConfig+0x9c>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d109      	bne.n	8008d30 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	695b      	ldr	r3, [r3, #20]
 8008d28:	019b      	lsls	r3, r3, #6
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	697a      	ldr	r2, [r7, #20]
 8008d34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	68fa      	ldr	r2, [r7, #12]
 8008d3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	685a      	ldr	r2, [r3, #4]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	693a      	ldr	r2, [r7, #16]
 8008d48:	621a      	str	r2, [r3, #32]
}
 8008d4a:	bf00      	nop
 8008d4c:	371c      	adds	r7, #28
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d54:	4770      	bx	lr
 8008d56:	bf00      	nop
 8008d58:	40010000 	.word	0x40010000

08008d5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b087      	sub	sp, #28
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	6a1b      	ldr	r3, [r3, #32]
 8008d6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	6a1b      	ldr	r3, [r3, #32]
 8008d72:	f023 0201 	bic.w	r2, r3, #1
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	699b      	ldr	r3, [r3, #24]
 8008d7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	011b      	lsls	r3, r3, #4
 8008d8c:	693a      	ldr	r2, [r7, #16]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	f023 030a 	bic.w	r3, r3, #10
 8008d98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d9a:	697a      	ldr	r2, [r7, #20]
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	693a      	ldr	r2, [r7, #16]
 8008da6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	697a      	ldr	r2, [r7, #20]
 8008dac:	621a      	str	r2, [r3, #32]
}
 8008dae:	bf00      	nop
 8008db0:	371c      	adds	r7, #28
 8008db2:	46bd      	mov	sp, r7
 8008db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db8:	4770      	bx	lr

08008dba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008dba:	b480      	push	{r7}
 8008dbc:	b087      	sub	sp, #28
 8008dbe:	af00      	add	r7, sp, #0
 8008dc0:	60f8      	str	r0, [r7, #12]
 8008dc2:	60b9      	str	r1, [r7, #8]
 8008dc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	6a1b      	ldr	r3, [r3, #32]
 8008dca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	6a1b      	ldr	r3, [r3, #32]
 8008dd0:	f023 0210 	bic.w	r2, r3, #16
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	699b      	ldr	r3, [r3, #24]
 8008ddc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008de4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	031b      	lsls	r3, r3, #12
 8008dea:	693a      	ldr	r2, [r7, #16]
 8008dec:	4313      	orrs	r3, r2
 8008dee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008df6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	011b      	lsls	r3, r3, #4
 8008dfc:	697a      	ldr	r2, [r7, #20]
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	693a      	ldr	r2, [r7, #16]
 8008e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	697a      	ldr	r2, [r7, #20]
 8008e0c:	621a      	str	r2, [r3, #32]
}
 8008e0e:	bf00      	nop
 8008e10:	371c      	adds	r7, #28
 8008e12:	46bd      	mov	sp, r7
 8008e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e18:	4770      	bx	lr

08008e1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e1a:	b480      	push	{r7}
 8008e1c:	b085      	sub	sp, #20
 8008e1e:	af00      	add	r7, sp, #0
 8008e20:	6078      	str	r0, [r7, #4]
 8008e22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e32:	683a      	ldr	r2, [r7, #0]
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	f043 0307 	orr.w	r3, r3, #7
 8008e3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	68fa      	ldr	r2, [r7, #12]
 8008e42:	609a      	str	r2, [r3, #8]
}
 8008e44:	bf00      	nop
 8008e46:	3714      	adds	r7, #20
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr

08008e50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b087      	sub	sp, #28
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	60f8      	str	r0, [r7, #12]
 8008e58:	60b9      	str	r1, [r7, #8]
 8008e5a:	607a      	str	r2, [r7, #4]
 8008e5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	689b      	ldr	r3, [r3, #8]
 8008e62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	021a      	lsls	r2, r3, #8
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	431a      	orrs	r2, r3
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	4313      	orrs	r3, r2
 8008e78:	697a      	ldr	r2, [r7, #20]
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	697a      	ldr	r2, [r7, #20]
 8008e82:	609a      	str	r2, [r3, #8]
}
 8008e84:	bf00      	nop
 8008e86:	371c      	adds	r7, #28
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8e:	4770      	bx	lr

08008e90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b087      	sub	sp, #28
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	60f8      	str	r0, [r7, #12]
 8008e98:	60b9      	str	r1, [r7, #8]
 8008e9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	f003 031f 	and.w	r3, r3, #31
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	6a1a      	ldr	r2, [r3, #32]
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	43db      	mvns	r3, r3
 8008eb2:	401a      	ands	r2, r3
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	6a1a      	ldr	r2, [r3, #32]
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	f003 031f 	and.w	r3, r3, #31
 8008ec2:	6879      	ldr	r1, [r7, #4]
 8008ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8008ec8:	431a      	orrs	r2, r3
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	621a      	str	r2, [r3, #32]
}
 8008ece:	bf00      	nop
 8008ed0:	371c      	adds	r7, #28
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr
	...

08008edc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b085      	sub	sp, #20
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008eec:	2b01      	cmp	r3, #1
 8008eee:	d101      	bne.n	8008ef4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ef0:	2302      	movs	r3, #2
 8008ef2:	e050      	b.n	8008f96 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2202      	movs	r2, #2
 8008f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	689b      	ldr	r3, [r3, #8]
 8008f12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	4313      	orrs	r3, r2
 8008f24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	68fa      	ldr	r2, [r7, #12]
 8008f2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	4a1c      	ldr	r2, [pc, #112]	@ (8008fa4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d018      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f40:	d013      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a18      	ldr	r2, [pc, #96]	@ (8008fa8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d00e      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a16      	ldr	r2, [pc, #88]	@ (8008fac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d009      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a15      	ldr	r2, [pc, #84]	@ (8008fb0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d004      	beq.n	8008f6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	4a13      	ldr	r2, [pc, #76]	@ (8008fb4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d10c      	bne.n	8008f84 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008f70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68ba      	ldr	r2, [r7, #8]
 8008f82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2201      	movs	r2, #1
 8008f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f94:	2300      	movs	r3, #0
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3714      	adds	r7, #20
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr
 8008fa2:	bf00      	nop
 8008fa4:	40010000 	.word	0x40010000
 8008fa8:	40000400 	.word	0x40000400
 8008fac:	40000800 	.word	0x40000800
 8008fb0:	40000c00 	.word	0x40000c00
 8008fb4:	40014000 	.word	0x40014000

08008fb8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008fb8:	b084      	sub	sp, #16
 8008fba:	b580      	push	{r7, lr}
 8008fbc:	b084      	sub	sp, #16
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	6078      	str	r0, [r7, #4]
 8008fc2:	f107 001c 	add.w	r0, r7, #28
 8008fc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008fca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008fce:	2b01      	cmp	r3, #1
 8008fd0:	d123      	bne.n	800901a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fd6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	68db      	ldr	r3, [r3, #12]
 8008fe2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008fe6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fea:	687a      	ldr	r2, [r7, #4]
 8008fec:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	68db      	ldr	r3, [r3, #12]
 8008ff2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008ffa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008ffe:	2b01      	cmp	r3, #1
 8009000:	d105      	bne.n	800900e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	68db      	ldr	r3, [r3, #12]
 8009006:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f001 fae8 	bl	800a5e4 <USB_CoreReset>
 8009014:	4603      	mov	r3, r0
 8009016:	73fb      	strb	r3, [r7, #15]
 8009018:	e01b      	b.n	8009052 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	68db      	ldr	r3, [r3, #12]
 800901e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f001 fadc 	bl	800a5e4 <USB_CoreReset>
 800902c:	4603      	mov	r3, r0
 800902e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009030:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009034:	2b00      	cmp	r3, #0
 8009036:	d106      	bne.n	8009046 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800903c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	639a      	str	r2, [r3, #56]	@ 0x38
 8009044:	e005      	b.n	8009052 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800904a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009052:	7fbb      	ldrb	r3, [r7, #30]
 8009054:	2b01      	cmp	r3, #1
 8009056:	d10b      	bne.n	8009070 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	689b      	ldr	r3, [r3, #8]
 800905c:	f043 0206 	orr.w	r2, r3, #6
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	689b      	ldr	r3, [r3, #8]
 8009068:	f043 0220 	orr.w	r2, r3, #32
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009070:	7bfb      	ldrb	r3, [r7, #15]
}
 8009072:	4618      	mov	r0, r3
 8009074:	3710      	adds	r7, #16
 8009076:	46bd      	mov	sp, r7
 8009078:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800907c:	b004      	add	sp, #16
 800907e:	4770      	bx	lr

08009080 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009080:	b480      	push	{r7}
 8009082:	b087      	sub	sp, #28
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	4613      	mov	r3, r2
 800908c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800908e:	79fb      	ldrb	r3, [r7, #7]
 8009090:	2b02      	cmp	r3, #2
 8009092:	d165      	bne.n	8009160 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	4a41      	ldr	r2, [pc, #260]	@ (800919c <USB_SetTurnaroundTime+0x11c>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d906      	bls.n	80090aa <USB_SetTurnaroundTime+0x2a>
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	4a40      	ldr	r2, [pc, #256]	@ (80091a0 <USB_SetTurnaroundTime+0x120>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d202      	bcs.n	80090aa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80090a4:	230f      	movs	r3, #15
 80090a6:	617b      	str	r3, [r7, #20]
 80090a8:	e062      	b.n	8009170 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	4a3c      	ldr	r2, [pc, #240]	@ (80091a0 <USB_SetTurnaroundTime+0x120>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d306      	bcc.n	80090c0 <USB_SetTurnaroundTime+0x40>
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	4a3b      	ldr	r2, [pc, #236]	@ (80091a4 <USB_SetTurnaroundTime+0x124>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d202      	bcs.n	80090c0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80090ba:	230e      	movs	r3, #14
 80090bc:	617b      	str	r3, [r7, #20]
 80090be:	e057      	b.n	8009170 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	4a38      	ldr	r2, [pc, #224]	@ (80091a4 <USB_SetTurnaroundTime+0x124>)
 80090c4:	4293      	cmp	r3, r2
 80090c6:	d306      	bcc.n	80090d6 <USB_SetTurnaroundTime+0x56>
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	4a37      	ldr	r2, [pc, #220]	@ (80091a8 <USB_SetTurnaroundTime+0x128>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d202      	bcs.n	80090d6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80090d0:	230d      	movs	r3, #13
 80090d2:	617b      	str	r3, [r7, #20]
 80090d4:	e04c      	b.n	8009170 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	4a33      	ldr	r2, [pc, #204]	@ (80091a8 <USB_SetTurnaroundTime+0x128>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d306      	bcc.n	80090ec <USB_SetTurnaroundTime+0x6c>
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	4a32      	ldr	r2, [pc, #200]	@ (80091ac <USB_SetTurnaroundTime+0x12c>)
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d802      	bhi.n	80090ec <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80090e6:	230c      	movs	r3, #12
 80090e8:	617b      	str	r3, [r7, #20]
 80090ea:	e041      	b.n	8009170 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	4a2f      	ldr	r2, [pc, #188]	@ (80091ac <USB_SetTurnaroundTime+0x12c>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d906      	bls.n	8009102 <USB_SetTurnaroundTime+0x82>
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	4a2e      	ldr	r2, [pc, #184]	@ (80091b0 <USB_SetTurnaroundTime+0x130>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d802      	bhi.n	8009102 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80090fc:	230b      	movs	r3, #11
 80090fe:	617b      	str	r3, [r7, #20]
 8009100:	e036      	b.n	8009170 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	4a2a      	ldr	r2, [pc, #168]	@ (80091b0 <USB_SetTurnaroundTime+0x130>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d906      	bls.n	8009118 <USB_SetTurnaroundTime+0x98>
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	4a29      	ldr	r2, [pc, #164]	@ (80091b4 <USB_SetTurnaroundTime+0x134>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d802      	bhi.n	8009118 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009112:	230a      	movs	r3, #10
 8009114:	617b      	str	r3, [r7, #20]
 8009116:	e02b      	b.n	8009170 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	4a26      	ldr	r2, [pc, #152]	@ (80091b4 <USB_SetTurnaroundTime+0x134>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d906      	bls.n	800912e <USB_SetTurnaroundTime+0xae>
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	4a25      	ldr	r2, [pc, #148]	@ (80091b8 <USB_SetTurnaroundTime+0x138>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d202      	bcs.n	800912e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009128:	2309      	movs	r3, #9
 800912a:	617b      	str	r3, [r7, #20]
 800912c:	e020      	b.n	8009170 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	4a21      	ldr	r2, [pc, #132]	@ (80091b8 <USB_SetTurnaroundTime+0x138>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d306      	bcc.n	8009144 <USB_SetTurnaroundTime+0xc4>
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	4a20      	ldr	r2, [pc, #128]	@ (80091bc <USB_SetTurnaroundTime+0x13c>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d802      	bhi.n	8009144 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800913e:	2308      	movs	r3, #8
 8009140:	617b      	str	r3, [r7, #20]
 8009142:	e015      	b.n	8009170 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	4a1d      	ldr	r2, [pc, #116]	@ (80091bc <USB_SetTurnaroundTime+0x13c>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d906      	bls.n	800915a <USB_SetTurnaroundTime+0xda>
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	4a1c      	ldr	r2, [pc, #112]	@ (80091c0 <USB_SetTurnaroundTime+0x140>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d202      	bcs.n	800915a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009154:	2307      	movs	r3, #7
 8009156:	617b      	str	r3, [r7, #20]
 8009158:	e00a      	b.n	8009170 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800915a:	2306      	movs	r3, #6
 800915c:	617b      	str	r3, [r7, #20]
 800915e:	e007      	b.n	8009170 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009160:	79fb      	ldrb	r3, [r7, #7]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d102      	bne.n	800916c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009166:	2309      	movs	r3, #9
 8009168:	617b      	str	r3, [r7, #20]
 800916a:	e001      	b.n	8009170 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800916c:	2309      	movs	r3, #9
 800916e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	68db      	ldr	r3, [r3, #12]
 8009174:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	68da      	ldr	r2, [r3, #12]
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	029b      	lsls	r3, r3, #10
 8009184:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009188:	431a      	orrs	r2, r3
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800918e:	2300      	movs	r3, #0
}
 8009190:	4618      	mov	r0, r3
 8009192:	371c      	adds	r7, #28
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr
 800919c:	00d8acbf 	.word	0x00d8acbf
 80091a0:	00e4e1c0 	.word	0x00e4e1c0
 80091a4:	00f42400 	.word	0x00f42400
 80091a8:	01067380 	.word	0x01067380
 80091ac:	011a499f 	.word	0x011a499f
 80091b0:	01312cff 	.word	0x01312cff
 80091b4:	014ca43f 	.word	0x014ca43f
 80091b8:	016e3600 	.word	0x016e3600
 80091bc:	01a6ab1f 	.word	0x01a6ab1f
 80091c0:	01e84800 	.word	0x01e84800

080091c4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	689b      	ldr	r3, [r3, #8]
 80091d0:	f043 0201 	orr.w	r2, r3, #1
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	370c      	adds	r7, #12
 80091de:	46bd      	mov	sp, r7
 80091e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e4:	4770      	bx	lr

080091e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80091e6:	b480      	push	{r7}
 80091e8:	b083      	sub	sp, #12
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	689b      	ldr	r3, [r3, #8]
 80091f2:	f023 0201 	bic.w	r2, r3, #1
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80091fa:	2300      	movs	r3, #0
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr

08009208 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b084      	sub	sp, #16
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
 8009210:	460b      	mov	r3, r1
 8009212:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009214:	2300      	movs	r3, #0
 8009216:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	68db      	ldr	r3, [r3, #12]
 800921c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009224:	78fb      	ldrb	r3, [r7, #3]
 8009226:	2b01      	cmp	r3, #1
 8009228:	d115      	bne.n	8009256 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	68db      	ldr	r3, [r3, #12]
 800922e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009236:	200a      	movs	r0, #10
 8009238:	f7fb f9d2 	bl	80045e0 <HAL_Delay>
      ms += 10U;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	330a      	adds	r3, #10
 8009240:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f001 f93f 	bl	800a4c6 <USB_GetMode>
 8009248:	4603      	mov	r3, r0
 800924a:	2b01      	cmp	r3, #1
 800924c:	d01e      	beq.n	800928c <USB_SetCurrentMode+0x84>
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2bc7      	cmp	r3, #199	@ 0xc7
 8009252:	d9f0      	bls.n	8009236 <USB_SetCurrentMode+0x2e>
 8009254:	e01a      	b.n	800928c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009256:	78fb      	ldrb	r3, [r7, #3]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d115      	bne.n	8009288 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009268:	200a      	movs	r0, #10
 800926a:	f7fb f9b9 	bl	80045e0 <HAL_Delay>
      ms += 10U;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	330a      	adds	r3, #10
 8009272:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f001 f926 	bl	800a4c6 <USB_GetMode>
 800927a:	4603      	mov	r3, r0
 800927c:	2b00      	cmp	r3, #0
 800927e:	d005      	beq.n	800928c <USB_SetCurrentMode+0x84>
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2bc7      	cmp	r3, #199	@ 0xc7
 8009284:	d9f0      	bls.n	8009268 <USB_SetCurrentMode+0x60>
 8009286:	e001      	b.n	800928c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009288:	2301      	movs	r3, #1
 800928a:	e005      	b.n	8009298 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	2bc8      	cmp	r3, #200	@ 0xc8
 8009290:	d101      	bne.n	8009296 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	e000      	b.n	8009298 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009296:	2300      	movs	r3, #0
}
 8009298:	4618      	mov	r0, r3
 800929a:	3710      	adds	r7, #16
 800929c:	46bd      	mov	sp, r7
 800929e:	bd80      	pop	{r7, pc}

080092a0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80092a0:	b084      	sub	sp, #16
 80092a2:	b580      	push	{r7, lr}
 80092a4:	b086      	sub	sp, #24
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
 80092aa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80092ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80092b2:	2300      	movs	r3, #0
 80092b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80092ba:	2300      	movs	r3, #0
 80092bc:	613b      	str	r3, [r7, #16]
 80092be:	e009      	b.n	80092d4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	3340      	adds	r3, #64	@ 0x40
 80092c6:	009b      	lsls	r3, r3, #2
 80092c8:	4413      	add	r3, r2
 80092ca:	2200      	movs	r2, #0
 80092cc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	3301      	adds	r3, #1
 80092d2:	613b      	str	r3, [r7, #16]
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	2b0e      	cmp	r3, #14
 80092d8:	d9f2      	bls.n	80092c0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80092da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d11c      	bne.n	800931c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	68fa      	ldr	r2, [r7, #12]
 80092ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80092f0:	f043 0302 	orr.w	r3, r3, #2
 80092f4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092fa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009306:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009312:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	639a      	str	r2, [r3, #56]	@ 0x38
 800931a:	e00b      	b.n	8009334 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009320:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800932c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800933a:	461a      	mov	r2, r3
 800933c:	2300      	movs	r3, #0
 800933e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009340:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009344:	2b01      	cmp	r3, #1
 8009346:	d10d      	bne.n	8009364 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009348:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800934c:	2b00      	cmp	r3, #0
 800934e:	d104      	bne.n	800935a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009350:	2100      	movs	r1, #0
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 f968 	bl	8009628 <USB_SetDevSpeed>
 8009358:	e008      	b.n	800936c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800935a:	2101      	movs	r1, #1
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f000 f963 	bl	8009628 <USB_SetDevSpeed>
 8009362:	e003      	b.n	800936c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009364:	2103      	movs	r1, #3
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f000 f95e 	bl	8009628 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800936c:	2110      	movs	r1, #16
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f000 f8fa 	bl	8009568 <USB_FlushTxFifo>
 8009374:	4603      	mov	r3, r0
 8009376:	2b00      	cmp	r3, #0
 8009378:	d001      	beq.n	800937e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800937a:	2301      	movs	r3, #1
 800937c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f000 f924 	bl	80095cc <USB_FlushRxFifo>
 8009384:	4603      	mov	r3, r0
 8009386:	2b00      	cmp	r3, #0
 8009388:	d001      	beq.n	800938e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800938a:	2301      	movs	r3, #1
 800938c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009394:	461a      	mov	r2, r3
 8009396:	2300      	movs	r3, #0
 8009398:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093a0:	461a      	mov	r2, r3
 80093a2:	2300      	movs	r3, #0
 80093a4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093ac:	461a      	mov	r2, r3
 80093ae:	2300      	movs	r3, #0
 80093b0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80093b2:	2300      	movs	r3, #0
 80093b4:	613b      	str	r3, [r7, #16]
 80093b6:	e043      	b.n	8009440 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80093b8:	693b      	ldr	r3, [r7, #16]
 80093ba:	015a      	lsls	r2, r3, #5
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	4413      	add	r3, r2
 80093c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80093ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80093ce:	d118      	bne.n	8009402 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80093d0:	693b      	ldr	r3, [r7, #16]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d10a      	bne.n	80093ec <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	015a      	lsls	r2, r3, #5
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	4413      	add	r3, r2
 80093de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093e2:	461a      	mov	r2, r3
 80093e4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80093e8:	6013      	str	r3, [r2, #0]
 80093ea:	e013      	b.n	8009414 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	015a      	lsls	r2, r3, #5
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	4413      	add	r3, r2
 80093f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093f8:	461a      	mov	r2, r3
 80093fa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80093fe:	6013      	str	r3, [r2, #0]
 8009400:	e008      	b.n	8009414 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	015a      	lsls	r2, r3, #5
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	4413      	add	r3, r2
 800940a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800940e:	461a      	mov	r2, r3
 8009410:	2300      	movs	r3, #0
 8009412:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	015a      	lsls	r2, r3, #5
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	4413      	add	r3, r2
 800941c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009420:	461a      	mov	r2, r3
 8009422:	2300      	movs	r3, #0
 8009424:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	015a      	lsls	r2, r3, #5
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	4413      	add	r3, r2
 800942e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009432:	461a      	mov	r2, r3
 8009434:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009438:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	3301      	adds	r3, #1
 800943e:	613b      	str	r3, [r7, #16]
 8009440:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009444:	461a      	mov	r2, r3
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	4293      	cmp	r3, r2
 800944a:	d3b5      	bcc.n	80093b8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800944c:	2300      	movs	r3, #0
 800944e:	613b      	str	r3, [r7, #16]
 8009450:	e043      	b.n	80094da <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	015a      	lsls	r2, r3, #5
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	4413      	add	r3, r2
 800945a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009464:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009468:	d118      	bne.n	800949c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800946a:	693b      	ldr	r3, [r7, #16]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d10a      	bne.n	8009486 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	015a      	lsls	r2, r3, #5
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	4413      	add	r3, r2
 8009478:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800947c:	461a      	mov	r2, r3
 800947e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009482:	6013      	str	r3, [r2, #0]
 8009484:	e013      	b.n	80094ae <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	015a      	lsls	r2, r3, #5
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	4413      	add	r3, r2
 800948e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009492:	461a      	mov	r2, r3
 8009494:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009498:	6013      	str	r3, [r2, #0]
 800949a:	e008      	b.n	80094ae <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800949c:	693b      	ldr	r3, [r7, #16]
 800949e:	015a      	lsls	r2, r3, #5
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	4413      	add	r3, r2
 80094a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094a8:	461a      	mov	r2, r3
 80094aa:	2300      	movs	r3, #0
 80094ac:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	015a      	lsls	r2, r3, #5
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	4413      	add	r3, r2
 80094b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094ba:	461a      	mov	r2, r3
 80094bc:	2300      	movs	r3, #0
 80094be:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	015a      	lsls	r2, r3, #5
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	4413      	add	r3, r2
 80094c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094cc:	461a      	mov	r2, r3
 80094ce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80094d2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	3301      	adds	r3, #1
 80094d8:	613b      	str	r3, [r7, #16]
 80094da:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80094de:	461a      	mov	r2, r3
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d3b5      	bcc.n	8009452 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094ec:	691b      	ldr	r3, [r3, #16]
 80094ee:	68fa      	ldr	r2, [r7, #12]
 80094f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80094f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094f8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2200      	movs	r2, #0
 80094fe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009506:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009508:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800950c:	2b00      	cmp	r3, #0
 800950e:	d105      	bne.n	800951c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	699b      	ldr	r3, [r3, #24]
 8009514:	f043 0210 	orr.w	r2, r3, #16
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	699a      	ldr	r2, [r3, #24]
 8009520:	4b10      	ldr	r3, [pc, #64]	@ (8009564 <USB_DevInit+0x2c4>)
 8009522:	4313      	orrs	r3, r2
 8009524:	687a      	ldr	r2, [r7, #4]
 8009526:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009528:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800952c:	2b00      	cmp	r3, #0
 800952e:	d005      	beq.n	800953c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	699b      	ldr	r3, [r3, #24]
 8009534:	f043 0208 	orr.w	r2, r3, #8
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800953c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009540:	2b01      	cmp	r3, #1
 8009542:	d107      	bne.n	8009554 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	699b      	ldr	r3, [r3, #24]
 8009548:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800954c:	f043 0304 	orr.w	r3, r3, #4
 8009550:	687a      	ldr	r2, [r7, #4]
 8009552:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009554:	7dfb      	ldrb	r3, [r7, #23]
}
 8009556:	4618      	mov	r0, r3
 8009558:	3718      	adds	r7, #24
 800955a:	46bd      	mov	sp, r7
 800955c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009560:	b004      	add	sp, #16
 8009562:	4770      	bx	lr
 8009564:	803c3800 	.word	0x803c3800

08009568 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009568:	b480      	push	{r7}
 800956a:	b085      	sub	sp, #20
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009572:	2300      	movs	r3, #0
 8009574:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	3301      	adds	r3, #1
 800957a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009582:	d901      	bls.n	8009588 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009584:	2303      	movs	r3, #3
 8009586:	e01b      	b.n	80095c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	691b      	ldr	r3, [r3, #16]
 800958c:	2b00      	cmp	r3, #0
 800958e:	daf2      	bge.n	8009576 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009590:	2300      	movs	r3, #0
 8009592:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	019b      	lsls	r3, r3, #6
 8009598:	f043 0220 	orr.w	r2, r3, #32
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	3301      	adds	r3, #1
 80095a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095ac:	d901      	bls.n	80095b2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80095ae:	2303      	movs	r3, #3
 80095b0:	e006      	b.n	80095c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	691b      	ldr	r3, [r3, #16]
 80095b6:	f003 0320 	and.w	r3, r3, #32
 80095ba:	2b20      	cmp	r3, #32
 80095bc:	d0f0      	beq.n	80095a0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80095be:	2300      	movs	r3, #0
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	3714      	adds	r7, #20
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr

080095cc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b085      	sub	sp, #20
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80095d4:	2300      	movs	r3, #0
 80095d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	3301      	adds	r3, #1
 80095dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095e4:	d901      	bls.n	80095ea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80095e6:	2303      	movs	r3, #3
 80095e8:	e018      	b.n	800961c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	691b      	ldr	r3, [r3, #16]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	daf2      	bge.n	80095d8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80095f2:	2300      	movs	r3, #0
 80095f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2210      	movs	r2, #16
 80095fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	3301      	adds	r3, #1
 8009600:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009608:	d901      	bls.n	800960e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800960a:	2303      	movs	r3, #3
 800960c:	e006      	b.n	800961c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	691b      	ldr	r3, [r3, #16]
 8009612:	f003 0310 	and.w	r3, r3, #16
 8009616:	2b10      	cmp	r3, #16
 8009618:	d0f0      	beq.n	80095fc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800961a:	2300      	movs	r3, #0
}
 800961c:	4618      	mov	r0, r3
 800961e:	3714      	adds	r7, #20
 8009620:	46bd      	mov	sp, r7
 8009622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009626:	4770      	bx	lr

08009628 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009628:	b480      	push	{r7}
 800962a:	b085      	sub	sp, #20
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	460b      	mov	r3, r1
 8009632:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800963e:	681a      	ldr	r2, [r3, #0]
 8009640:	78fb      	ldrb	r3, [r7, #3]
 8009642:	68f9      	ldr	r1, [r7, #12]
 8009644:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009648:	4313      	orrs	r3, r2
 800964a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800964c:	2300      	movs	r3, #0
}
 800964e:	4618      	mov	r0, r3
 8009650:	3714      	adds	r7, #20
 8009652:	46bd      	mov	sp, r7
 8009654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009658:	4770      	bx	lr

0800965a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800965a:	b480      	push	{r7}
 800965c:	b087      	sub	sp, #28
 800965e:	af00      	add	r7, sp, #0
 8009660:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009666:	693b      	ldr	r3, [r7, #16]
 8009668:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	f003 0306 	and.w	r3, r3, #6
 8009672:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d102      	bne.n	8009680 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800967a:	2300      	movs	r3, #0
 800967c:	75fb      	strb	r3, [r7, #23]
 800967e:	e00a      	b.n	8009696 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	2b02      	cmp	r3, #2
 8009684:	d002      	beq.n	800968c <USB_GetDevSpeed+0x32>
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2b06      	cmp	r3, #6
 800968a:	d102      	bne.n	8009692 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800968c:	2302      	movs	r3, #2
 800968e:	75fb      	strb	r3, [r7, #23]
 8009690:	e001      	b.n	8009696 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009692:	230f      	movs	r3, #15
 8009694:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009696:	7dfb      	ldrb	r3, [r7, #23]
}
 8009698:	4618      	mov	r0, r3
 800969a:	371c      	adds	r7, #28
 800969c:	46bd      	mov	sp, r7
 800969e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a2:	4770      	bx	lr

080096a4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b085      	sub	sp, #20
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	781b      	ldrb	r3, [r3, #0]
 80096b6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	785b      	ldrb	r3, [r3, #1]
 80096bc:	2b01      	cmp	r3, #1
 80096be:	d13a      	bne.n	8009736 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096c6:	69da      	ldr	r2, [r3, #28]
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	f003 030f 	and.w	r3, r3, #15
 80096d0:	2101      	movs	r1, #1
 80096d2:	fa01 f303 	lsl.w	r3, r1, r3
 80096d6:	b29b      	uxth	r3, r3
 80096d8:	68f9      	ldr	r1, [r7, #12]
 80096da:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80096de:	4313      	orrs	r3, r2
 80096e0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	015a      	lsls	r2, r3, #5
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	4413      	add	r3, r2
 80096ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d155      	bne.n	80097a4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	015a      	lsls	r2, r3, #5
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	4413      	add	r3, r2
 8009700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009704:	681a      	ldr	r2, [r3, #0]
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	689b      	ldr	r3, [r3, #8]
 800970a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	791b      	ldrb	r3, [r3, #4]
 8009712:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009714:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	059b      	lsls	r3, r3, #22
 800971a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800971c:	4313      	orrs	r3, r2
 800971e:	68ba      	ldr	r2, [r7, #8]
 8009720:	0151      	lsls	r1, r2, #5
 8009722:	68fa      	ldr	r2, [r7, #12]
 8009724:	440a      	add	r2, r1
 8009726:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800972a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800972e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009732:	6013      	str	r3, [r2, #0]
 8009734:	e036      	b.n	80097a4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800973c:	69da      	ldr	r2, [r3, #28]
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	f003 030f 	and.w	r3, r3, #15
 8009746:	2101      	movs	r1, #1
 8009748:	fa01 f303 	lsl.w	r3, r1, r3
 800974c:	041b      	lsls	r3, r3, #16
 800974e:	68f9      	ldr	r1, [r7, #12]
 8009750:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009754:	4313      	orrs	r3, r2
 8009756:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009758:	68bb      	ldr	r3, [r7, #8]
 800975a:	015a      	lsls	r2, r3, #5
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	4413      	add	r3, r2
 8009760:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800976a:	2b00      	cmp	r3, #0
 800976c:	d11a      	bne.n	80097a4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	015a      	lsls	r2, r3, #5
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	4413      	add	r3, r2
 8009776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800977a:	681a      	ldr	r2, [r3, #0]
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	791b      	ldrb	r3, [r3, #4]
 8009788:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800978a:	430b      	orrs	r3, r1
 800978c:	4313      	orrs	r3, r2
 800978e:	68ba      	ldr	r2, [r7, #8]
 8009790:	0151      	lsls	r1, r2, #5
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	440a      	add	r2, r1
 8009796:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800979a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800979e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097a2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80097a4:	2300      	movs	r3, #0
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3714      	adds	r7, #20
 80097aa:	46bd      	mov	sp, r7
 80097ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b0:	4770      	bx	lr
	...

080097b4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b085      	sub	sp, #20
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	781b      	ldrb	r3, [r3, #0]
 80097c6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	785b      	ldrb	r3, [r3, #1]
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d161      	bne.n	8009894 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	015a      	lsls	r2, r3, #5
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	4413      	add	r3, r2
 80097d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80097e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80097e6:	d11f      	bne.n	8009828 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	015a      	lsls	r2, r3, #5
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	4413      	add	r3, r2
 80097f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	68ba      	ldr	r2, [r7, #8]
 80097f8:	0151      	lsls	r1, r2, #5
 80097fa:	68fa      	ldr	r2, [r7, #12]
 80097fc:	440a      	add	r2, r1
 80097fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009802:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009806:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	015a      	lsls	r2, r3, #5
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	4413      	add	r3, r2
 8009810:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	68ba      	ldr	r2, [r7, #8]
 8009818:	0151      	lsls	r1, r2, #5
 800981a:	68fa      	ldr	r2, [r7, #12]
 800981c:	440a      	add	r2, r1
 800981e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009822:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009826:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800982e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	781b      	ldrb	r3, [r3, #0]
 8009834:	f003 030f 	and.w	r3, r3, #15
 8009838:	2101      	movs	r1, #1
 800983a:	fa01 f303 	lsl.w	r3, r1, r3
 800983e:	b29b      	uxth	r3, r3
 8009840:	43db      	mvns	r3, r3
 8009842:	68f9      	ldr	r1, [r7, #12]
 8009844:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009848:	4013      	ands	r3, r2
 800984a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009852:	69da      	ldr	r2, [r3, #28]
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	f003 030f 	and.w	r3, r3, #15
 800985c:	2101      	movs	r1, #1
 800985e:	fa01 f303 	lsl.w	r3, r1, r3
 8009862:	b29b      	uxth	r3, r3
 8009864:	43db      	mvns	r3, r3
 8009866:	68f9      	ldr	r1, [r7, #12]
 8009868:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800986c:	4013      	ands	r3, r2
 800986e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	015a      	lsls	r2, r3, #5
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	4413      	add	r3, r2
 8009878:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800987c:	681a      	ldr	r2, [r3, #0]
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	0159      	lsls	r1, r3, #5
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	440b      	add	r3, r1
 8009886:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800988a:	4619      	mov	r1, r3
 800988c:	4b35      	ldr	r3, [pc, #212]	@ (8009964 <USB_DeactivateEndpoint+0x1b0>)
 800988e:	4013      	ands	r3, r2
 8009890:	600b      	str	r3, [r1, #0]
 8009892:	e060      	b.n	8009956 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	015a      	lsls	r2, r3, #5
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	4413      	add	r3, r2
 800989c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80098a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098aa:	d11f      	bne.n	80098ec <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	015a      	lsls	r2, r3, #5
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	4413      	add	r3, r2
 80098b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	68ba      	ldr	r2, [r7, #8]
 80098bc:	0151      	lsls	r1, r2, #5
 80098be:	68fa      	ldr	r2, [r7, #12]
 80098c0:	440a      	add	r2, r1
 80098c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80098ca:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	015a      	lsls	r2, r3, #5
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	4413      	add	r3, r2
 80098d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	68ba      	ldr	r2, [r7, #8]
 80098dc:	0151      	lsls	r1, r2, #5
 80098de:	68fa      	ldr	r2, [r7, #12]
 80098e0:	440a      	add	r2, r1
 80098e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098e6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80098ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	781b      	ldrb	r3, [r3, #0]
 80098f8:	f003 030f 	and.w	r3, r3, #15
 80098fc:	2101      	movs	r1, #1
 80098fe:	fa01 f303 	lsl.w	r3, r1, r3
 8009902:	041b      	lsls	r3, r3, #16
 8009904:	43db      	mvns	r3, r3
 8009906:	68f9      	ldr	r1, [r7, #12]
 8009908:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800990c:	4013      	ands	r3, r2
 800990e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009916:	69da      	ldr	r2, [r3, #28]
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	781b      	ldrb	r3, [r3, #0]
 800991c:	f003 030f 	and.w	r3, r3, #15
 8009920:	2101      	movs	r1, #1
 8009922:	fa01 f303 	lsl.w	r3, r1, r3
 8009926:	041b      	lsls	r3, r3, #16
 8009928:	43db      	mvns	r3, r3
 800992a:	68f9      	ldr	r1, [r7, #12]
 800992c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009930:	4013      	ands	r3, r2
 8009932:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009934:	68bb      	ldr	r3, [r7, #8]
 8009936:	015a      	lsls	r2, r3, #5
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	4413      	add	r3, r2
 800993c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009940:	681a      	ldr	r2, [r3, #0]
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	0159      	lsls	r1, r3, #5
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	440b      	add	r3, r1
 800994a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800994e:	4619      	mov	r1, r3
 8009950:	4b05      	ldr	r3, [pc, #20]	@ (8009968 <USB_DeactivateEndpoint+0x1b4>)
 8009952:	4013      	ands	r3, r2
 8009954:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009956:	2300      	movs	r3, #0
}
 8009958:	4618      	mov	r0, r3
 800995a:	3714      	adds	r7, #20
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr
 8009964:	ec337800 	.word	0xec337800
 8009968:	eff37800 	.word	0xeff37800

0800996c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b08a      	sub	sp, #40	@ 0x28
 8009970:	af02      	add	r7, sp, #8
 8009972:	60f8      	str	r0, [r7, #12]
 8009974:	60b9      	str	r1, [r7, #8]
 8009976:	4613      	mov	r3, r2
 8009978:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	785b      	ldrb	r3, [r3, #1]
 8009988:	2b01      	cmp	r3, #1
 800998a:	f040 817f 	bne.w	8009c8c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	691b      	ldr	r3, [r3, #16]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d132      	bne.n	80099fc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009996:	69bb      	ldr	r3, [r7, #24]
 8009998:	015a      	lsls	r2, r3, #5
 800999a:	69fb      	ldr	r3, [r7, #28]
 800999c:	4413      	add	r3, r2
 800999e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099a2:	691b      	ldr	r3, [r3, #16]
 80099a4:	69ba      	ldr	r2, [r7, #24]
 80099a6:	0151      	lsls	r1, r2, #5
 80099a8:	69fa      	ldr	r2, [r7, #28]
 80099aa:	440a      	add	r2, r1
 80099ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099b0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80099b4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80099b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80099ba:	69bb      	ldr	r3, [r7, #24]
 80099bc:	015a      	lsls	r2, r3, #5
 80099be:	69fb      	ldr	r3, [r7, #28]
 80099c0:	4413      	add	r3, r2
 80099c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099c6:	691b      	ldr	r3, [r3, #16]
 80099c8:	69ba      	ldr	r2, [r7, #24]
 80099ca:	0151      	lsls	r1, r2, #5
 80099cc:	69fa      	ldr	r2, [r7, #28]
 80099ce:	440a      	add	r2, r1
 80099d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80099d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80099da:	69bb      	ldr	r3, [r7, #24]
 80099dc:	015a      	lsls	r2, r3, #5
 80099de:	69fb      	ldr	r3, [r7, #28]
 80099e0:	4413      	add	r3, r2
 80099e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099e6:	691b      	ldr	r3, [r3, #16]
 80099e8:	69ba      	ldr	r2, [r7, #24]
 80099ea:	0151      	lsls	r1, r2, #5
 80099ec:	69fa      	ldr	r2, [r7, #28]
 80099ee:	440a      	add	r2, r1
 80099f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80099f4:	0cdb      	lsrs	r3, r3, #19
 80099f6:	04db      	lsls	r3, r3, #19
 80099f8:	6113      	str	r3, [r2, #16]
 80099fa:	e097      	b.n	8009b2c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80099fc:	69bb      	ldr	r3, [r7, #24]
 80099fe:	015a      	lsls	r2, r3, #5
 8009a00:	69fb      	ldr	r3, [r7, #28]
 8009a02:	4413      	add	r3, r2
 8009a04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a08:	691b      	ldr	r3, [r3, #16]
 8009a0a:	69ba      	ldr	r2, [r7, #24]
 8009a0c:	0151      	lsls	r1, r2, #5
 8009a0e:	69fa      	ldr	r2, [r7, #28]
 8009a10:	440a      	add	r2, r1
 8009a12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a16:	0cdb      	lsrs	r3, r3, #19
 8009a18:	04db      	lsls	r3, r3, #19
 8009a1a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a1c:	69bb      	ldr	r3, [r7, #24]
 8009a1e:	015a      	lsls	r2, r3, #5
 8009a20:	69fb      	ldr	r3, [r7, #28]
 8009a22:	4413      	add	r3, r2
 8009a24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a28:	691b      	ldr	r3, [r3, #16]
 8009a2a:	69ba      	ldr	r2, [r7, #24]
 8009a2c:	0151      	lsls	r1, r2, #5
 8009a2e:	69fa      	ldr	r2, [r7, #28]
 8009a30:	440a      	add	r2, r1
 8009a32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a36:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009a3a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009a3e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009a40:	69bb      	ldr	r3, [r7, #24]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d11a      	bne.n	8009a7c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	691a      	ldr	r2, [r3, #16]
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	429a      	cmp	r2, r3
 8009a50:	d903      	bls.n	8009a5a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	689a      	ldr	r2, [r3, #8]
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009a5a:	69bb      	ldr	r3, [r7, #24]
 8009a5c:	015a      	lsls	r2, r3, #5
 8009a5e:	69fb      	ldr	r3, [r7, #28]
 8009a60:	4413      	add	r3, r2
 8009a62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	69ba      	ldr	r2, [r7, #24]
 8009a6a:	0151      	lsls	r1, r2, #5
 8009a6c:	69fa      	ldr	r2, [r7, #28]
 8009a6e:	440a      	add	r2, r1
 8009a70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a74:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009a78:	6113      	str	r3, [r2, #16]
 8009a7a:	e044      	b.n	8009b06 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	691a      	ldr	r2, [r3, #16]
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	689b      	ldr	r3, [r3, #8]
 8009a84:	4413      	add	r3, r2
 8009a86:	1e5a      	subs	r2, r3, #1
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	689b      	ldr	r3, [r3, #8]
 8009a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a90:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	015a      	lsls	r2, r3, #5
 8009a96:	69fb      	ldr	r3, [r7, #28]
 8009a98:	4413      	add	r3, r2
 8009a9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a9e:	691a      	ldr	r2, [r3, #16]
 8009aa0:	8afb      	ldrh	r3, [r7, #22]
 8009aa2:	04d9      	lsls	r1, r3, #19
 8009aa4:	4ba4      	ldr	r3, [pc, #656]	@ (8009d38 <USB_EPStartXfer+0x3cc>)
 8009aa6:	400b      	ands	r3, r1
 8009aa8:	69b9      	ldr	r1, [r7, #24]
 8009aaa:	0148      	lsls	r0, r1, #5
 8009aac:	69f9      	ldr	r1, [r7, #28]
 8009aae:	4401      	add	r1, r0
 8009ab0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	791b      	ldrb	r3, [r3, #4]
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d122      	bne.n	8009b06 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009ac0:	69bb      	ldr	r3, [r7, #24]
 8009ac2:	015a      	lsls	r2, r3, #5
 8009ac4:	69fb      	ldr	r3, [r7, #28]
 8009ac6:	4413      	add	r3, r2
 8009ac8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009acc:	691b      	ldr	r3, [r3, #16]
 8009ace:	69ba      	ldr	r2, [r7, #24]
 8009ad0:	0151      	lsls	r1, r2, #5
 8009ad2:	69fa      	ldr	r2, [r7, #28]
 8009ad4:	440a      	add	r2, r1
 8009ad6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ada:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009ade:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8009ae0:	69bb      	ldr	r3, [r7, #24]
 8009ae2:	015a      	lsls	r2, r3, #5
 8009ae4:	69fb      	ldr	r3, [r7, #28]
 8009ae6:	4413      	add	r3, r2
 8009ae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009aec:	691a      	ldr	r2, [r3, #16]
 8009aee:	8afb      	ldrh	r3, [r7, #22]
 8009af0:	075b      	lsls	r3, r3, #29
 8009af2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009af6:	69b9      	ldr	r1, [r7, #24]
 8009af8:	0148      	lsls	r0, r1, #5
 8009afa:	69f9      	ldr	r1, [r7, #28]
 8009afc:	4401      	add	r1, r0
 8009afe:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009b02:	4313      	orrs	r3, r2
 8009b04:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	015a      	lsls	r2, r3, #5
 8009b0a:	69fb      	ldr	r3, [r7, #28]
 8009b0c:	4413      	add	r3, r2
 8009b0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b12:	691a      	ldr	r2, [r3, #16]
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	691b      	ldr	r3, [r3, #16]
 8009b18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b1c:	69b9      	ldr	r1, [r7, #24]
 8009b1e:	0148      	lsls	r0, r1, #5
 8009b20:	69f9      	ldr	r1, [r7, #28]
 8009b22:	4401      	add	r1, r0
 8009b24:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009b2c:	79fb      	ldrb	r3, [r7, #7]
 8009b2e:	2b01      	cmp	r3, #1
 8009b30:	d14b      	bne.n	8009bca <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	69db      	ldr	r3, [r3, #28]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d009      	beq.n	8009b4e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009b3a:	69bb      	ldr	r3, [r7, #24]
 8009b3c:	015a      	lsls	r2, r3, #5
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	4413      	add	r3, r2
 8009b42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b46:	461a      	mov	r2, r3
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	69db      	ldr	r3, [r3, #28]
 8009b4c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	791b      	ldrb	r3, [r3, #4]
 8009b52:	2b01      	cmp	r3, #1
 8009b54:	d128      	bne.n	8009ba8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009b56:	69fb      	ldr	r3, [r7, #28]
 8009b58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b5c:	689b      	ldr	r3, [r3, #8]
 8009b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d110      	bne.n	8009b88 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009b66:	69bb      	ldr	r3, [r7, #24]
 8009b68:	015a      	lsls	r2, r3, #5
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	4413      	add	r3, r2
 8009b6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	69ba      	ldr	r2, [r7, #24]
 8009b76:	0151      	lsls	r1, r2, #5
 8009b78:	69fa      	ldr	r2, [r7, #28]
 8009b7a:	440a      	add	r2, r1
 8009b7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b80:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009b84:	6013      	str	r3, [r2, #0]
 8009b86:	e00f      	b.n	8009ba8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009b88:	69bb      	ldr	r3, [r7, #24]
 8009b8a:	015a      	lsls	r2, r3, #5
 8009b8c:	69fb      	ldr	r3, [r7, #28]
 8009b8e:	4413      	add	r3, r2
 8009b90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	69ba      	ldr	r2, [r7, #24]
 8009b98:	0151      	lsls	r1, r2, #5
 8009b9a:	69fa      	ldr	r2, [r7, #28]
 8009b9c:	440a      	add	r2, r1
 8009b9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ba2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ba6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	015a      	lsls	r2, r3, #5
 8009bac:	69fb      	ldr	r3, [r7, #28]
 8009bae:	4413      	add	r3, r2
 8009bb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	69ba      	ldr	r2, [r7, #24]
 8009bb8:	0151      	lsls	r1, r2, #5
 8009bba:	69fa      	ldr	r2, [r7, #28]
 8009bbc:	440a      	add	r2, r1
 8009bbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009bc2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009bc6:	6013      	str	r3, [r2, #0]
 8009bc8:	e166      	b.n	8009e98 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009bca:	69bb      	ldr	r3, [r7, #24]
 8009bcc:	015a      	lsls	r2, r3, #5
 8009bce:	69fb      	ldr	r3, [r7, #28]
 8009bd0:	4413      	add	r3, r2
 8009bd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	69ba      	ldr	r2, [r7, #24]
 8009bda:	0151      	lsls	r1, r2, #5
 8009bdc:	69fa      	ldr	r2, [r7, #28]
 8009bde:	440a      	add	r2, r1
 8009be0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009be4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009be8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	791b      	ldrb	r3, [r3, #4]
 8009bee:	2b01      	cmp	r3, #1
 8009bf0:	d015      	beq.n	8009c1e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	691b      	ldr	r3, [r3, #16]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	f000 814e 	beq.w	8009e98 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009bfc:	69fb      	ldr	r3, [r7, #28]
 8009bfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	f003 030f 	and.w	r3, r3, #15
 8009c0c:	2101      	movs	r1, #1
 8009c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8009c12:	69f9      	ldr	r1, [r7, #28]
 8009c14:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	634b      	str	r3, [r1, #52]	@ 0x34
 8009c1c:	e13c      	b.n	8009e98 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009c1e:	69fb      	ldr	r3, [r7, #28]
 8009c20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c24:	689b      	ldr	r3, [r3, #8]
 8009c26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d110      	bne.n	8009c50 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009c2e:	69bb      	ldr	r3, [r7, #24]
 8009c30:	015a      	lsls	r2, r3, #5
 8009c32:	69fb      	ldr	r3, [r7, #28]
 8009c34:	4413      	add	r3, r2
 8009c36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	69ba      	ldr	r2, [r7, #24]
 8009c3e:	0151      	lsls	r1, r2, #5
 8009c40:	69fa      	ldr	r2, [r7, #28]
 8009c42:	440a      	add	r2, r1
 8009c44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c48:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009c4c:	6013      	str	r3, [r2, #0]
 8009c4e:	e00f      	b.n	8009c70 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009c50:	69bb      	ldr	r3, [r7, #24]
 8009c52:	015a      	lsls	r2, r3, #5
 8009c54:	69fb      	ldr	r3, [r7, #28]
 8009c56:	4413      	add	r3, r2
 8009c58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	69ba      	ldr	r2, [r7, #24]
 8009c60:	0151      	lsls	r1, r2, #5
 8009c62:	69fa      	ldr	r2, [r7, #28]
 8009c64:	440a      	add	r2, r1
 8009c66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c6e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	68d9      	ldr	r1, [r3, #12]
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	781a      	ldrb	r2, [r3, #0]
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	691b      	ldr	r3, [r3, #16]
 8009c7c:	b298      	uxth	r0, r3
 8009c7e:	79fb      	ldrb	r3, [r7, #7]
 8009c80:	9300      	str	r3, [sp, #0]
 8009c82:	4603      	mov	r3, r0
 8009c84:	68f8      	ldr	r0, [r7, #12]
 8009c86:	f000 f9b9 	bl	8009ffc <USB_WritePacket>
 8009c8a:	e105      	b.n	8009e98 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009c8c:	69bb      	ldr	r3, [r7, #24]
 8009c8e:	015a      	lsls	r2, r3, #5
 8009c90:	69fb      	ldr	r3, [r7, #28]
 8009c92:	4413      	add	r3, r2
 8009c94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c98:	691b      	ldr	r3, [r3, #16]
 8009c9a:	69ba      	ldr	r2, [r7, #24]
 8009c9c:	0151      	lsls	r1, r2, #5
 8009c9e:	69fa      	ldr	r2, [r7, #28]
 8009ca0:	440a      	add	r2, r1
 8009ca2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ca6:	0cdb      	lsrs	r3, r3, #19
 8009ca8:	04db      	lsls	r3, r3, #19
 8009caa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009cac:	69bb      	ldr	r3, [r7, #24]
 8009cae:	015a      	lsls	r2, r3, #5
 8009cb0:	69fb      	ldr	r3, [r7, #28]
 8009cb2:	4413      	add	r3, r2
 8009cb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cb8:	691b      	ldr	r3, [r3, #16]
 8009cba:	69ba      	ldr	r2, [r7, #24]
 8009cbc:	0151      	lsls	r1, r2, #5
 8009cbe:	69fa      	ldr	r2, [r7, #28]
 8009cc0:	440a      	add	r2, r1
 8009cc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cc6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009cca:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009cce:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009cd0:	69bb      	ldr	r3, [r7, #24]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d132      	bne.n	8009d3c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	691b      	ldr	r3, [r3, #16]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d003      	beq.n	8009ce6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	689a      	ldr	r2, [r3, #8]
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	689a      	ldr	r2, [r3, #8]
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009cee:	69bb      	ldr	r3, [r7, #24]
 8009cf0:	015a      	lsls	r2, r3, #5
 8009cf2:	69fb      	ldr	r3, [r7, #28]
 8009cf4:	4413      	add	r3, r2
 8009cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cfa:	691a      	ldr	r2, [r3, #16]
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	6a1b      	ldr	r3, [r3, #32]
 8009d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d04:	69b9      	ldr	r1, [r7, #24]
 8009d06:	0148      	lsls	r0, r1, #5
 8009d08:	69f9      	ldr	r1, [r7, #28]
 8009d0a:	4401      	add	r1, r0
 8009d0c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009d10:	4313      	orrs	r3, r2
 8009d12:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009d14:	69bb      	ldr	r3, [r7, #24]
 8009d16:	015a      	lsls	r2, r3, #5
 8009d18:	69fb      	ldr	r3, [r7, #28]
 8009d1a:	4413      	add	r3, r2
 8009d1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d20:	691b      	ldr	r3, [r3, #16]
 8009d22:	69ba      	ldr	r2, [r7, #24]
 8009d24:	0151      	lsls	r1, r2, #5
 8009d26:	69fa      	ldr	r2, [r7, #28]
 8009d28:	440a      	add	r2, r1
 8009d2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d2e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009d32:	6113      	str	r3, [r2, #16]
 8009d34:	e062      	b.n	8009dfc <USB_EPStartXfer+0x490>
 8009d36:	bf00      	nop
 8009d38:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	691b      	ldr	r3, [r3, #16]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d123      	bne.n	8009d8c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009d44:	69bb      	ldr	r3, [r7, #24]
 8009d46:	015a      	lsls	r2, r3, #5
 8009d48:	69fb      	ldr	r3, [r7, #28]
 8009d4a:	4413      	add	r3, r2
 8009d4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d50:	691a      	ldr	r2, [r3, #16]
 8009d52:	68bb      	ldr	r3, [r7, #8]
 8009d54:	689b      	ldr	r3, [r3, #8]
 8009d56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d5a:	69b9      	ldr	r1, [r7, #24]
 8009d5c:	0148      	lsls	r0, r1, #5
 8009d5e:	69f9      	ldr	r1, [r7, #28]
 8009d60:	4401      	add	r1, r0
 8009d62:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009d66:	4313      	orrs	r3, r2
 8009d68:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009d6a:	69bb      	ldr	r3, [r7, #24]
 8009d6c:	015a      	lsls	r2, r3, #5
 8009d6e:	69fb      	ldr	r3, [r7, #28]
 8009d70:	4413      	add	r3, r2
 8009d72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d76:	691b      	ldr	r3, [r3, #16]
 8009d78:	69ba      	ldr	r2, [r7, #24]
 8009d7a:	0151      	lsls	r1, r2, #5
 8009d7c:	69fa      	ldr	r2, [r7, #28]
 8009d7e:	440a      	add	r2, r1
 8009d80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009d88:	6113      	str	r3, [r2, #16]
 8009d8a:	e037      	b.n	8009dfc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	691a      	ldr	r2, [r3, #16]
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	689b      	ldr	r3, [r3, #8]
 8009d94:	4413      	add	r3, r2
 8009d96:	1e5a      	subs	r2, r3, #1
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	689b      	ldr	r3, [r3, #8]
 8009d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009da0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	689b      	ldr	r3, [r3, #8]
 8009da6:	8afa      	ldrh	r2, [r7, #22]
 8009da8:	fb03 f202 	mul.w	r2, r3, r2
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009db0:	69bb      	ldr	r3, [r7, #24]
 8009db2:	015a      	lsls	r2, r3, #5
 8009db4:	69fb      	ldr	r3, [r7, #28]
 8009db6:	4413      	add	r3, r2
 8009db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dbc:	691a      	ldr	r2, [r3, #16]
 8009dbe:	8afb      	ldrh	r3, [r7, #22]
 8009dc0:	04d9      	lsls	r1, r3, #19
 8009dc2:	4b38      	ldr	r3, [pc, #224]	@ (8009ea4 <USB_EPStartXfer+0x538>)
 8009dc4:	400b      	ands	r3, r1
 8009dc6:	69b9      	ldr	r1, [r7, #24]
 8009dc8:	0148      	lsls	r0, r1, #5
 8009dca:	69f9      	ldr	r1, [r7, #28]
 8009dcc:	4401      	add	r1, r0
 8009dce:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009dd6:	69bb      	ldr	r3, [r7, #24]
 8009dd8:	015a      	lsls	r2, r3, #5
 8009dda:	69fb      	ldr	r3, [r7, #28]
 8009ddc:	4413      	add	r3, r2
 8009dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009de2:	691a      	ldr	r2, [r3, #16]
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	6a1b      	ldr	r3, [r3, #32]
 8009de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dec:	69b9      	ldr	r1, [r7, #24]
 8009dee:	0148      	lsls	r0, r1, #5
 8009df0:	69f9      	ldr	r1, [r7, #28]
 8009df2:	4401      	add	r1, r0
 8009df4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009dfc:	79fb      	ldrb	r3, [r7, #7]
 8009dfe:	2b01      	cmp	r3, #1
 8009e00:	d10d      	bne.n	8009e1e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	68db      	ldr	r3, [r3, #12]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d009      	beq.n	8009e1e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	68d9      	ldr	r1, [r3, #12]
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	015a      	lsls	r2, r3, #5
 8009e12:	69fb      	ldr	r3, [r7, #28]
 8009e14:	4413      	add	r3, r2
 8009e16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e1a:	460a      	mov	r2, r1
 8009e1c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	791b      	ldrb	r3, [r3, #4]
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d128      	bne.n	8009e78 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009e26:	69fb      	ldr	r3, [r7, #28]
 8009e28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e2c:	689b      	ldr	r3, [r3, #8]
 8009e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d110      	bne.n	8009e58 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009e36:	69bb      	ldr	r3, [r7, #24]
 8009e38:	015a      	lsls	r2, r3, #5
 8009e3a:	69fb      	ldr	r3, [r7, #28]
 8009e3c:	4413      	add	r3, r2
 8009e3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	69ba      	ldr	r2, [r7, #24]
 8009e46:	0151      	lsls	r1, r2, #5
 8009e48:	69fa      	ldr	r2, [r7, #28]
 8009e4a:	440a      	add	r2, r1
 8009e4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e50:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009e54:	6013      	str	r3, [r2, #0]
 8009e56:	e00f      	b.n	8009e78 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009e58:	69bb      	ldr	r3, [r7, #24]
 8009e5a:	015a      	lsls	r2, r3, #5
 8009e5c:	69fb      	ldr	r3, [r7, #28]
 8009e5e:	4413      	add	r3, r2
 8009e60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	69ba      	ldr	r2, [r7, #24]
 8009e68:	0151      	lsls	r1, r2, #5
 8009e6a:	69fa      	ldr	r2, [r7, #28]
 8009e6c:	440a      	add	r2, r1
 8009e6e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e76:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009e78:	69bb      	ldr	r3, [r7, #24]
 8009e7a:	015a      	lsls	r2, r3, #5
 8009e7c:	69fb      	ldr	r3, [r7, #28]
 8009e7e:	4413      	add	r3, r2
 8009e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	69ba      	ldr	r2, [r7, #24]
 8009e88:	0151      	lsls	r1, r2, #5
 8009e8a:	69fa      	ldr	r2, [r7, #28]
 8009e8c:	440a      	add	r2, r1
 8009e8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e92:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009e96:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3720      	adds	r7, #32
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	1ff80000 	.word	0x1ff80000

08009ea8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b087      	sub	sp, #28
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
 8009eb0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	785b      	ldrb	r3, [r3, #1]
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d14a      	bne.n	8009f5c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	015a      	lsls	r2, r3, #5
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	4413      	add	r3, r2
 8009ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009eda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009ede:	f040 8086 	bne.w	8009fee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	781b      	ldrb	r3, [r3, #0]
 8009ee6:	015a      	lsls	r2, r3, #5
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	4413      	add	r3, r2
 8009eec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	683a      	ldr	r2, [r7, #0]
 8009ef4:	7812      	ldrb	r2, [r2, #0]
 8009ef6:	0151      	lsls	r1, r2, #5
 8009ef8:	693a      	ldr	r2, [r7, #16]
 8009efa:	440a      	add	r2, r1
 8009efc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f00:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009f04:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	781b      	ldrb	r3, [r3, #0]
 8009f0a:	015a      	lsls	r2, r3, #5
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	4413      	add	r3, r2
 8009f10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	683a      	ldr	r2, [r7, #0]
 8009f18:	7812      	ldrb	r2, [r2, #0]
 8009f1a:	0151      	lsls	r1, r2, #5
 8009f1c:	693a      	ldr	r2, [r7, #16]
 8009f1e:	440a      	add	r2, r1
 8009f20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009f28:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d902      	bls.n	8009f40 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	75fb      	strb	r3, [r7, #23]
          break;
 8009f3e:	e056      	b.n	8009fee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	781b      	ldrb	r3, [r3, #0]
 8009f44:	015a      	lsls	r2, r3, #5
 8009f46:	693b      	ldr	r3, [r7, #16]
 8009f48:	4413      	add	r3, r2
 8009f4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f58:	d0e7      	beq.n	8009f2a <USB_EPStopXfer+0x82>
 8009f5a:	e048      	b.n	8009fee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	015a      	lsls	r2, r3, #5
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	4413      	add	r3, r2
 8009f66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f74:	d13b      	bne.n	8009fee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	781b      	ldrb	r3, [r3, #0]
 8009f7a:	015a      	lsls	r2, r3, #5
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	4413      	add	r3, r2
 8009f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	683a      	ldr	r2, [r7, #0]
 8009f88:	7812      	ldrb	r2, [r2, #0]
 8009f8a:	0151      	lsls	r1, r2, #5
 8009f8c:	693a      	ldr	r2, [r7, #16]
 8009f8e:	440a      	add	r2, r1
 8009f90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f94:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009f98:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	781b      	ldrb	r3, [r3, #0]
 8009f9e:	015a      	lsls	r2, r3, #5
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	4413      	add	r3, r2
 8009fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	683a      	ldr	r2, [r7, #0]
 8009fac:	7812      	ldrb	r2, [r2, #0]
 8009fae:	0151      	lsls	r1, r2, #5
 8009fb0:	693a      	ldr	r2, [r7, #16]
 8009fb2:	440a      	add	r2, r1
 8009fb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009fb8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009fbc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	3301      	adds	r3, #1
 8009fc2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d902      	bls.n	8009fd4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	75fb      	strb	r3, [r7, #23]
          break;
 8009fd2:	e00c      	b.n	8009fee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	781b      	ldrb	r3, [r3, #0]
 8009fd8:	015a      	lsls	r2, r3, #5
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	4413      	add	r3, r2
 8009fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009fe8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009fec:	d0e7      	beq.n	8009fbe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	371c      	adds	r7, #28
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr

08009ffc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b089      	sub	sp, #36	@ 0x24
 800a000:	af00      	add	r7, sp, #0
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	4611      	mov	r1, r2
 800a008:	461a      	mov	r2, r3
 800a00a:	460b      	mov	r3, r1
 800a00c:	71fb      	strb	r3, [r7, #7]
 800a00e:	4613      	mov	r3, r2
 800a010:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a01a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d123      	bne.n	800a06a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a022:	88bb      	ldrh	r3, [r7, #4]
 800a024:	3303      	adds	r3, #3
 800a026:	089b      	lsrs	r3, r3, #2
 800a028:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a02a:	2300      	movs	r3, #0
 800a02c:	61bb      	str	r3, [r7, #24]
 800a02e:	e018      	b.n	800a062 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a030:	79fb      	ldrb	r3, [r7, #7]
 800a032:	031a      	lsls	r2, r3, #12
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	4413      	add	r3, r2
 800a038:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a03c:	461a      	mov	r2, r3
 800a03e:	69fb      	ldr	r3, [r7, #28]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a044:	69fb      	ldr	r3, [r7, #28]
 800a046:	3301      	adds	r3, #1
 800a048:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a04a:	69fb      	ldr	r3, [r7, #28]
 800a04c:	3301      	adds	r3, #1
 800a04e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a050:	69fb      	ldr	r3, [r7, #28]
 800a052:	3301      	adds	r3, #1
 800a054:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a056:	69fb      	ldr	r3, [r7, #28]
 800a058:	3301      	adds	r3, #1
 800a05a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a05c:	69bb      	ldr	r3, [r7, #24]
 800a05e:	3301      	adds	r3, #1
 800a060:	61bb      	str	r3, [r7, #24]
 800a062:	69ba      	ldr	r2, [r7, #24]
 800a064:	693b      	ldr	r3, [r7, #16]
 800a066:	429a      	cmp	r2, r3
 800a068:	d3e2      	bcc.n	800a030 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a06a:	2300      	movs	r3, #0
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	3724      	adds	r7, #36	@ 0x24
 800a070:	46bd      	mov	sp, r7
 800a072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a076:	4770      	bx	lr

0800a078 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a078:	b480      	push	{r7}
 800a07a:	b08b      	sub	sp, #44	@ 0x2c
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	60f8      	str	r0, [r7, #12]
 800a080:	60b9      	str	r1, [r7, #8]
 800a082:	4613      	mov	r3, r2
 800a084:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a08e:	88fb      	ldrh	r3, [r7, #6]
 800a090:	089b      	lsrs	r3, r3, #2
 800a092:	b29b      	uxth	r3, r3
 800a094:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a096:	88fb      	ldrh	r3, [r7, #6]
 800a098:	f003 0303 	and.w	r3, r3, #3
 800a09c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a09e:	2300      	movs	r3, #0
 800a0a0:	623b      	str	r3, [r7, #32]
 800a0a2:	e014      	b.n	800a0ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a0a4:	69bb      	ldr	r3, [r7, #24]
 800a0a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0aa:	681a      	ldr	r2, [r3, #0]
 800a0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ae:	601a      	str	r2, [r3, #0]
    pDest++;
 800a0b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0be:	3301      	adds	r3, #1
 800a0c0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a0c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0c4:	3301      	adds	r3, #1
 800a0c6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a0c8:	6a3b      	ldr	r3, [r7, #32]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	623b      	str	r3, [r7, #32]
 800a0ce:	6a3a      	ldr	r2, [r7, #32]
 800a0d0:	697b      	ldr	r3, [r7, #20]
 800a0d2:	429a      	cmp	r2, r3
 800a0d4:	d3e6      	bcc.n	800a0a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a0d6:	8bfb      	ldrh	r3, [r7, #30]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d01e      	beq.n	800a11a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a0e0:	69bb      	ldr	r3, [r7, #24]
 800a0e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	f107 0310 	add.w	r3, r7, #16
 800a0ec:	6812      	ldr	r2, [r2, #0]
 800a0ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a0f0:	693a      	ldr	r2, [r7, #16]
 800a0f2:	6a3b      	ldr	r3, [r7, #32]
 800a0f4:	b2db      	uxtb	r3, r3
 800a0f6:	00db      	lsls	r3, r3, #3
 800a0f8:	fa22 f303 	lsr.w	r3, r2, r3
 800a0fc:	b2da      	uxtb	r2, r3
 800a0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a100:	701a      	strb	r2, [r3, #0]
      i++;
 800a102:	6a3b      	ldr	r3, [r7, #32]
 800a104:	3301      	adds	r3, #1
 800a106:	623b      	str	r3, [r7, #32]
      pDest++;
 800a108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a10a:	3301      	adds	r3, #1
 800a10c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a10e:	8bfb      	ldrh	r3, [r7, #30]
 800a110:	3b01      	subs	r3, #1
 800a112:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a114:	8bfb      	ldrh	r3, [r7, #30]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d1ea      	bne.n	800a0f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a11a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	372c      	adds	r7, #44	@ 0x2c
 800a120:	46bd      	mov	sp, r7
 800a122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a126:	4770      	bx	lr

0800a128 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a128:	b480      	push	{r7}
 800a12a:	b085      	sub	sp, #20
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
 800a130:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	781b      	ldrb	r3, [r3, #0]
 800a13a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	785b      	ldrb	r3, [r3, #1]
 800a140:	2b01      	cmp	r3, #1
 800a142:	d12c      	bne.n	800a19e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	015a      	lsls	r2, r3, #5
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	4413      	add	r3, r2
 800a14c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	2b00      	cmp	r3, #0
 800a154:	db12      	blt.n	800a17c <USB_EPSetStall+0x54>
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d00f      	beq.n	800a17c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	015a      	lsls	r2, r3, #5
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	4413      	add	r3, r2
 800a164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	68ba      	ldr	r2, [r7, #8]
 800a16c:	0151      	lsls	r1, r2, #5
 800a16e:	68fa      	ldr	r2, [r7, #12]
 800a170:	440a      	add	r2, r1
 800a172:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a176:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a17a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	015a      	lsls	r2, r3, #5
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	4413      	add	r3, r2
 800a184:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	68ba      	ldr	r2, [r7, #8]
 800a18c:	0151      	lsls	r1, r2, #5
 800a18e:	68fa      	ldr	r2, [r7, #12]
 800a190:	440a      	add	r2, r1
 800a192:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a196:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a19a:	6013      	str	r3, [r2, #0]
 800a19c:	e02b      	b.n	800a1f6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	015a      	lsls	r2, r3, #5
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	4413      	add	r3, r2
 800a1a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	db12      	blt.n	800a1d6 <USB_EPSetStall+0xae>
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d00f      	beq.n	800a1d6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	015a      	lsls	r2, r3, #5
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	4413      	add	r3, r2
 800a1be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	68ba      	ldr	r2, [r7, #8]
 800a1c6:	0151      	lsls	r1, r2, #5
 800a1c8:	68fa      	ldr	r2, [r7, #12]
 800a1ca:	440a      	add	r2, r1
 800a1cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a1d4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a1d6:	68bb      	ldr	r3, [r7, #8]
 800a1d8:	015a      	lsls	r2, r3, #5
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	4413      	add	r3, r2
 800a1de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	68ba      	ldr	r2, [r7, #8]
 800a1e6:	0151      	lsls	r1, r2, #5
 800a1e8:	68fa      	ldr	r2, [r7, #12]
 800a1ea:	440a      	add	r2, r1
 800a1ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a1f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a1f6:	2300      	movs	r3, #0
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	3714      	adds	r7, #20
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a202:	4770      	bx	lr

0800a204 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a204:	b480      	push	{r7}
 800a206:	b085      	sub	sp, #20
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
 800a20c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	781b      	ldrb	r3, [r3, #0]
 800a216:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	785b      	ldrb	r3, [r3, #1]
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d128      	bne.n	800a272 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	015a      	lsls	r2, r3, #5
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	4413      	add	r3, r2
 800a228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	68ba      	ldr	r2, [r7, #8]
 800a230:	0151      	lsls	r1, r2, #5
 800a232:	68fa      	ldr	r2, [r7, #12]
 800a234:	440a      	add	r2, r1
 800a236:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a23a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a23e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	791b      	ldrb	r3, [r3, #4]
 800a244:	2b03      	cmp	r3, #3
 800a246:	d003      	beq.n	800a250 <USB_EPClearStall+0x4c>
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	791b      	ldrb	r3, [r3, #4]
 800a24c:	2b02      	cmp	r3, #2
 800a24e:	d138      	bne.n	800a2c2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	015a      	lsls	r2, r3, #5
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	4413      	add	r3, r2
 800a258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	68ba      	ldr	r2, [r7, #8]
 800a260:	0151      	lsls	r1, r2, #5
 800a262:	68fa      	ldr	r2, [r7, #12]
 800a264:	440a      	add	r2, r1
 800a266:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a26a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a26e:	6013      	str	r3, [r2, #0]
 800a270:	e027      	b.n	800a2c2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	015a      	lsls	r2, r3, #5
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	4413      	add	r3, r2
 800a27a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	68ba      	ldr	r2, [r7, #8]
 800a282:	0151      	lsls	r1, r2, #5
 800a284:	68fa      	ldr	r2, [r7, #12]
 800a286:	440a      	add	r2, r1
 800a288:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a28c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a290:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	791b      	ldrb	r3, [r3, #4]
 800a296:	2b03      	cmp	r3, #3
 800a298:	d003      	beq.n	800a2a2 <USB_EPClearStall+0x9e>
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	791b      	ldrb	r3, [r3, #4]
 800a29e:	2b02      	cmp	r3, #2
 800a2a0:	d10f      	bne.n	800a2c2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	015a      	lsls	r2, r3, #5
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	4413      	add	r3, r2
 800a2aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	68ba      	ldr	r2, [r7, #8]
 800a2b2:	0151      	lsls	r1, r2, #5
 800a2b4:	68fa      	ldr	r2, [r7, #12]
 800a2b6:	440a      	add	r2, r1
 800a2b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a2c0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a2c2:	2300      	movs	r3, #0
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3714      	adds	r7, #20
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ce:	4770      	bx	lr

0800a2d0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b085      	sub	sp, #20
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	460b      	mov	r3, r1
 800a2da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	68fa      	ldr	r2, [r7, #12]
 800a2ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a2ee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a2f2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2fa:	681a      	ldr	r2, [r3, #0]
 800a2fc:	78fb      	ldrb	r3, [r7, #3]
 800a2fe:	011b      	lsls	r3, r3, #4
 800a300:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a304:	68f9      	ldr	r1, [r7, #12]
 800a306:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a30a:	4313      	orrs	r3, r2
 800a30c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a30e:	2300      	movs	r3, #0
}
 800a310:	4618      	mov	r0, r3
 800a312:	3714      	adds	r7, #20
 800a314:	46bd      	mov	sp, r7
 800a316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31a:	4770      	bx	lr

0800a31c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a31c:	b480      	push	{r7}
 800a31e:	b085      	sub	sp, #20
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	68fa      	ldr	r2, [r7, #12]
 800a332:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a336:	f023 0303 	bic.w	r3, r3, #3
 800a33a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	68fa      	ldr	r2, [r7, #12]
 800a346:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a34a:	f023 0302 	bic.w	r3, r3, #2
 800a34e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a350:	2300      	movs	r3, #0
}
 800a352:	4618      	mov	r0, r3
 800a354:	3714      	adds	r7, #20
 800a356:	46bd      	mov	sp, r7
 800a358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35c:	4770      	bx	lr

0800a35e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a35e:	b480      	push	{r7}
 800a360:	b085      	sub	sp, #20
 800a362:	af00      	add	r7, sp, #0
 800a364:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	68fa      	ldr	r2, [r7, #12]
 800a374:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a378:	f023 0303 	bic.w	r3, r3, #3
 800a37c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a384:	685b      	ldr	r3, [r3, #4]
 800a386:	68fa      	ldr	r2, [r7, #12]
 800a388:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a38c:	f043 0302 	orr.w	r3, r3, #2
 800a390:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a392:	2300      	movs	r3, #0
}
 800a394:	4618      	mov	r0, r3
 800a396:	3714      	adds	r7, #20
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr

0800a3a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b085      	sub	sp, #20
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	695b      	ldr	r3, [r3, #20]
 800a3ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	699b      	ldr	r3, [r3, #24]
 800a3b2:	68fa      	ldr	r2, [r7, #12]
 800a3b4:	4013      	ands	r3, r2
 800a3b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	3714      	adds	r7, #20
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c4:	4770      	bx	lr

0800a3c6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a3c6:	b480      	push	{r7}
 800a3c8:	b085      	sub	sp, #20
 800a3ca:	af00      	add	r7, sp, #0
 800a3cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3d8:	699b      	ldr	r3, [r3, #24]
 800a3da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3e2:	69db      	ldr	r3, [r3, #28]
 800a3e4:	68ba      	ldr	r2, [r7, #8]
 800a3e6:	4013      	ands	r3, r2
 800a3e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	0c1b      	lsrs	r3, r3, #16
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3714      	adds	r7, #20
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f8:	4770      	bx	lr

0800a3fa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a3fa:	b480      	push	{r7}
 800a3fc:	b085      	sub	sp, #20
 800a3fe:	af00      	add	r7, sp, #0
 800a400:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a40c:	699b      	ldr	r3, [r3, #24]
 800a40e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a416:	69db      	ldr	r3, [r3, #28]
 800a418:	68ba      	ldr	r2, [r7, #8]
 800a41a:	4013      	ands	r3, r2
 800a41c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a41e:	68bb      	ldr	r3, [r7, #8]
 800a420:	b29b      	uxth	r3, r3
}
 800a422:	4618      	mov	r0, r3
 800a424:	3714      	adds	r7, #20
 800a426:	46bd      	mov	sp, r7
 800a428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42c:	4770      	bx	lr

0800a42e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a42e:	b480      	push	{r7}
 800a430:	b085      	sub	sp, #20
 800a432:	af00      	add	r7, sp, #0
 800a434:	6078      	str	r0, [r7, #4]
 800a436:	460b      	mov	r3, r1
 800a438:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a43e:	78fb      	ldrb	r3, [r7, #3]
 800a440:	015a      	lsls	r2, r3, #5
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	4413      	add	r3, r2
 800a446:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a44a:	689b      	ldr	r3, [r3, #8]
 800a44c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a454:	695b      	ldr	r3, [r3, #20]
 800a456:	68ba      	ldr	r2, [r7, #8]
 800a458:	4013      	ands	r3, r2
 800a45a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a45c:	68bb      	ldr	r3, [r7, #8]
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3714      	adds	r7, #20
 800a462:	46bd      	mov	sp, r7
 800a464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a468:	4770      	bx	lr

0800a46a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a46a:	b480      	push	{r7}
 800a46c:	b087      	sub	sp, #28
 800a46e:	af00      	add	r7, sp, #0
 800a470:	6078      	str	r0, [r7, #4]
 800a472:	460b      	mov	r3, r1
 800a474:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a480:	691b      	ldr	r3, [r3, #16]
 800a482:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a484:	697b      	ldr	r3, [r7, #20]
 800a486:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a48a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a48c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a48e:	78fb      	ldrb	r3, [r7, #3]
 800a490:	f003 030f 	and.w	r3, r3, #15
 800a494:	68fa      	ldr	r2, [r7, #12]
 800a496:	fa22 f303 	lsr.w	r3, r2, r3
 800a49a:	01db      	lsls	r3, r3, #7
 800a49c:	b2db      	uxtb	r3, r3
 800a49e:	693a      	ldr	r2, [r7, #16]
 800a4a0:	4313      	orrs	r3, r2
 800a4a2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a4a4:	78fb      	ldrb	r3, [r7, #3]
 800a4a6:	015a      	lsls	r2, r3, #5
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	4413      	add	r3, r2
 800a4ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4b0:	689b      	ldr	r3, [r3, #8]
 800a4b2:	693a      	ldr	r2, [r7, #16]
 800a4b4:	4013      	ands	r3, r2
 800a4b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a4b8:	68bb      	ldr	r3, [r7, #8]
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	371c      	adds	r7, #28
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c4:	4770      	bx	lr

0800a4c6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a4c6:	b480      	push	{r7}
 800a4c8:	b083      	sub	sp, #12
 800a4ca:	af00      	add	r7, sp, #0
 800a4cc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	695b      	ldr	r3, [r3, #20]
 800a4d2:	f003 0301 	and.w	r3, r3, #1
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	370c      	adds	r7, #12
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr

0800a4e2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a4e2:	b480      	push	{r7}
 800a4e4:	b085      	sub	sp, #20
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	68fa      	ldr	r2, [r7, #12]
 800a4f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4fc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a500:	f023 0307 	bic.w	r3, r3, #7
 800a504:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a50c:	685b      	ldr	r3, [r3, #4]
 800a50e:	68fa      	ldr	r2, [r7, #12]
 800a510:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a518:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a51a:	2300      	movs	r3, #0
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3714      	adds	r7, #20
 800a520:	46bd      	mov	sp, r7
 800a522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a526:	4770      	bx	lr

0800a528 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a528:	b480      	push	{r7}
 800a52a:	b087      	sub	sp, #28
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	60f8      	str	r0, [r7, #12]
 800a530:	460b      	mov	r3, r1
 800a532:	607a      	str	r2, [r7, #4]
 800a534:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	333c      	adds	r3, #60	@ 0x3c
 800a53e:	3304      	adds	r3, #4
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	4a26      	ldr	r2, [pc, #152]	@ (800a5e0 <USB_EP0_OutStart+0xb8>)
 800a548:	4293      	cmp	r3, r2
 800a54a:	d90a      	bls.n	800a562 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a558:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a55c:	d101      	bne.n	800a562 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a55e:	2300      	movs	r3, #0
 800a560:	e037      	b.n	800a5d2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a562:	697b      	ldr	r3, [r7, #20]
 800a564:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a568:	461a      	mov	r2, r3
 800a56a:	2300      	movs	r3, #0
 800a56c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a574:	691b      	ldr	r3, [r3, #16]
 800a576:	697a      	ldr	r2, [r7, #20]
 800a578:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a57c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a580:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a588:	691b      	ldr	r3, [r3, #16]
 800a58a:	697a      	ldr	r2, [r7, #20]
 800a58c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a590:	f043 0318 	orr.w	r3, r3, #24
 800a594:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a59c:	691b      	ldr	r3, [r3, #16]
 800a59e:	697a      	ldr	r2, [r7, #20]
 800a5a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5a4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a5a8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a5aa:	7afb      	ldrb	r3, [r7, #11]
 800a5ac:	2b01      	cmp	r3, #1
 800a5ae:	d10f      	bne.n	800a5d0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a5bc:	697b      	ldr	r3, [r7, #20]
 800a5be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	697a      	ldr	r2, [r7, #20]
 800a5c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5ca:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a5ce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a5d0:	2300      	movs	r3, #0
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	371c      	adds	r7, #28
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5dc:	4770      	bx	lr
 800a5de:	bf00      	nop
 800a5e0:	4f54300a 	.word	0x4f54300a

0800a5e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b085      	sub	sp, #20
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	3301      	adds	r3, #1
 800a5f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5fc:	d901      	bls.n	800a602 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a5fe:	2303      	movs	r3, #3
 800a600:	e01b      	b.n	800a63a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	691b      	ldr	r3, [r3, #16]
 800a606:	2b00      	cmp	r3, #0
 800a608:	daf2      	bge.n	800a5f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a60a:	2300      	movs	r3, #0
 800a60c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	691b      	ldr	r3, [r3, #16]
 800a612:	f043 0201 	orr.w	r2, r3, #1
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	3301      	adds	r3, #1
 800a61e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a626:	d901      	bls.n	800a62c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a628:	2303      	movs	r3, #3
 800a62a:	e006      	b.n	800a63a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	691b      	ldr	r3, [r3, #16]
 800a630:	f003 0301 	and.w	r3, r3, #1
 800a634:	2b01      	cmp	r3, #1
 800a636:	d0f0      	beq.n	800a61a <USB_CoreReset+0x36>

  return HAL_OK;
 800a638:	2300      	movs	r3, #0
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	3714      	adds	r7, #20
 800a63e:	46bd      	mov	sp, r7
 800a640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a644:	4770      	bx	lr
	...

0800a648 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a64c:	4904      	ldr	r1, [pc, #16]	@ (800a660 <MX_FATFS_Init+0x18>)
 800a64e:	4805      	ldr	r0, [pc, #20]	@ (800a664 <MX_FATFS_Init+0x1c>)
 800a650:	f004 f9ae 	bl	800e9b0 <FATFS_LinkDriver>
 800a654:	4603      	mov	r3, r0
 800a656:	461a      	mov	r2, r3
 800a658:	4b03      	ldr	r3, [pc, #12]	@ (800a668 <MX_FATFS_Init+0x20>)
 800a65a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a65c:	bf00      	nop
 800a65e:	bd80      	pop	{r7, pc}
 800a660:	20000408 	.word	0x20000408
 800a664:	20000030 	.word	0x20000030
 800a668:	20000404 	.word	0x20000404

0800a66c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a66c:	b480      	push	{r7}
 800a66e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a670:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a672:	4618      	mov	r0, r3
 800a674:	46bd      	mov	sp, r7
 800a676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67a:	4770      	bx	lr

0800a67c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b082      	sub	sp, #8
 800a680:	af00      	add	r7, sp, #0
 800a682:	4603      	mov	r3, r0
 800a684:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 800a686:	79fb      	ldrb	r3, [r7, #7]
 800a688:	4618      	mov	r0, r3
 800a68a:	f7f6 f981 	bl	8000990 <SD_disk_initialize>
 800a68e:	4603      	mov	r3, r0
//    Stat = STA_NOINIT;
//    return Stat;
  /* USER CODE END INIT */
}
 800a690:	4618      	mov	r0, r3
 800a692:	3708      	adds	r7, #8
 800a694:	46bd      	mov	sp, r7
 800a696:	bd80      	pop	{r7, pc}

0800a698 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b082      	sub	sp, #8
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	4603      	mov	r3, r0
 800a6a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 800a6a2:	79fb      	ldrb	r3, [r7, #7]
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f7f6 fa59 	bl	8000b5c <SD_disk_status>
 800a6aa:	4603      	mov	r3, r0
//    Stat = STA_NOINIT;
//    return Stat;
  /* USER CODE END STATUS */
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3708      	adds	r7, #8
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}

0800a6b4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b084      	sub	sp, #16
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	60b9      	str	r1, [r7, #8]
 800a6bc:	607a      	str	r2, [r7, #4]
 800a6be:	603b      	str	r3, [r7, #0]
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 800a6c4:	7bf8      	ldrb	r0, [r7, #15]
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	687a      	ldr	r2, [r7, #4]
 800a6ca:	68b9      	ldr	r1, [r7, #8]
 800a6cc:	f7f6 fa5c 	bl	8000b88 <SD_disk_read>
 800a6d0:	4603      	mov	r3, r0
//    return RES_OK;
  /* USER CODE END READ */
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	3710      	adds	r7, #16
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}

0800a6da <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a6da:	b580      	push	{r7, lr}
 800a6dc:	b084      	sub	sp, #16
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	60b9      	str	r1, [r7, #8]
 800a6e2:	607a      	str	r2, [r7, #4]
 800a6e4:	603b      	str	r3, [r7, #0]
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 800a6ea:	7bf8      	ldrb	r0, [r7, #15]
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	687a      	ldr	r2, [r7, #4]
 800a6f0:	68b9      	ldr	r1, [r7, #8]
 800a6f2:	f7f6 fab3 	bl	8000c5c <SD_disk_write>
 800a6f6:	4603      	mov	r3, r0
//    return RES_OK;
  /* USER CODE END WRITE */
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	3710      	adds	r7, #16
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}

0800a700 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a700:	b580      	push	{r7, lr}
 800a702:	b082      	sub	sp, #8
 800a704:	af00      	add	r7, sp, #0
 800a706:	4603      	mov	r3, r0
 800a708:	603a      	str	r2, [r7, #0]
 800a70a:	71fb      	strb	r3, [r7, #7]
 800a70c:	460b      	mov	r3, r1
 800a70e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 800a710:	79b9      	ldrb	r1, [r7, #6]
 800a712:	79fb      	ldrb	r3, [r7, #7]
 800a714:	683a      	ldr	r2, [r7, #0]
 800a716:	4618      	mov	r0, r3
 800a718:	f7f6 fb24 	bl	8000d64 <SD_disk_ioctl>
 800a71c:	4603      	mov	r3, r0
//    DRESULT res = RES_ERROR;
//    return res;
  /* USER CODE END IOCTL */
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3708      	adds	r7, #8
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
	...

0800a728 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b084      	sub	sp, #16
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
 800a730:	460b      	mov	r3, r1
 800a732:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a734:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a738:	f004 fe16 	bl	800f368 <USBD_static_malloc>
 800a73c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d109      	bne.n	800a758 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	32b0      	adds	r2, #176	@ 0xb0
 800a74e:	2100      	movs	r1, #0
 800a750:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a754:	2302      	movs	r3, #2
 800a756:	e0d4      	b.n	800a902 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a758:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a75c:	2100      	movs	r1, #0
 800a75e:	68f8      	ldr	r0, [r7, #12]
 800a760:	f004 ffc2 	bl	800f6e8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	32b0      	adds	r2, #176	@ 0xb0
 800a76e:	68f9      	ldr	r1, [r7, #12]
 800a770:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	32b0      	adds	r2, #176	@ 0xb0
 800a77e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	7c1b      	ldrb	r3, [r3, #16]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d138      	bne.n	800a802 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a790:	4b5e      	ldr	r3, [pc, #376]	@ (800a90c <USBD_CDC_Init+0x1e4>)
 800a792:	7819      	ldrb	r1, [r3, #0]
 800a794:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a798:	2202      	movs	r2, #2
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f004 fcc1 	bl	800f122 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a7a0:	4b5a      	ldr	r3, [pc, #360]	@ (800a90c <USBD_CDC_Init+0x1e4>)
 800a7a2:	781b      	ldrb	r3, [r3, #0]
 800a7a4:	f003 020f 	and.w	r2, r3, #15
 800a7a8:	6879      	ldr	r1, [r7, #4]
 800a7aa:	4613      	mov	r3, r2
 800a7ac:	009b      	lsls	r3, r3, #2
 800a7ae:	4413      	add	r3, r2
 800a7b0:	009b      	lsls	r3, r3, #2
 800a7b2:	440b      	add	r3, r1
 800a7b4:	3324      	adds	r3, #36	@ 0x24
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a7ba:	4b55      	ldr	r3, [pc, #340]	@ (800a910 <USBD_CDC_Init+0x1e8>)
 800a7bc:	7819      	ldrb	r1, [r3, #0]
 800a7be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a7c2:	2202      	movs	r2, #2
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	f004 fcac 	bl	800f122 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a7ca:	4b51      	ldr	r3, [pc, #324]	@ (800a910 <USBD_CDC_Init+0x1e8>)
 800a7cc:	781b      	ldrb	r3, [r3, #0]
 800a7ce:	f003 020f 	and.w	r2, r3, #15
 800a7d2:	6879      	ldr	r1, [r7, #4]
 800a7d4:	4613      	mov	r3, r2
 800a7d6:	009b      	lsls	r3, r3, #2
 800a7d8:	4413      	add	r3, r2
 800a7da:	009b      	lsls	r3, r3, #2
 800a7dc:	440b      	add	r3, r1
 800a7de:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a7e6:	4b4b      	ldr	r3, [pc, #300]	@ (800a914 <USBD_CDC_Init+0x1ec>)
 800a7e8:	781b      	ldrb	r3, [r3, #0]
 800a7ea:	f003 020f 	and.w	r2, r3, #15
 800a7ee:	6879      	ldr	r1, [r7, #4]
 800a7f0:	4613      	mov	r3, r2
 800a7f2:	009b      	lsls	r3, r3, #2
 800a7f4:	4413      	add	r3, r2
 800a7f6:	009b      	lsls	r3, r3, #2
 800a7f8:	440b      	add	r3, r1
 800a7fa:	3326      	adds	r3, #38	@ 0x26
 800a7fc:	2210      	movs	r2, #16
 800a7fe:	801a      	strh	r2, [r3, #0]
 800a800:	e035      	b.n	800a86e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a802:	4b42      	ldr	r3, [pc, #264]	@ (800a90c <USBD_CDC_Init+0x1e4>)
 800a804:	7819      	ldrb	r1, [r3, #0]
 800a806:	2340      	movs	r3, #64	@ 0x40
 800a808:	2202      	movs	r2, #2
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f004 fc89 	bl	800f122 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a810:	4b3e      	ldr	r3, [pc, #248]	@ (800a90c <USBD_CDC_Init+0x1e4>)
 800a812:	781b      	ldrb	r3, [r3, #0]
 800a814:	f003 020f 	and.w	r2, r3, #15
 800a818:	6879      	ldr	r1, [r7, #4]
 800a81a:	4613      	mov	r3, r2
 800a81c:	009b      	lsls	r3, r3, #2
 800a81e:	4413      	add	r3, r2
 800a820:	009b      	lsls	r3, r3, #2
 800a822:	440b      	add	r3, r1
 800a824:	3324      	adds	r3, #36	@ 0x24
 800a826:	2201      	movs	r2, #1
 800a828:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a82a:	4b39      	ldr	r3, [pc, #228]	@ (800a910 <USBD_CDC_Init+0x1e8>)
 800a82c:	7819      	ldrb	r1, [r3, #0]
 800a82e:	2340      	movs	r3, #64	@ 0x40
 800a830:	2202      	movs	r2, #2
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f004 fc75 	bl	800f122 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a838:	4b35      	ldr	r3, [pc, #212]	@ (800a910 <USBD_CDC_Init+0x1e8>)
 800a83a:	781b      	ldrb	r3, [r3, #0]
 800a83c:	f003 020f 	and.w	r2, r3, #15
 800a840:	6879      	ldr	r1, [r7, #4]
 800a842:	4613      	mov	r3, r2
 800a844:	009b      	lsls	r3, r3, #2
 800a846:	4413      	add	r3, r2
 800a848:	009b      	lsls	r3, r3, #2
 800a84a:	440b      	add	r3, r1
 800a84c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a850:	2201      	movs	r2, #1
 800a852:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a854:	4b2f      	ldr	r3, [pc, #188]	@ (800a914 <USBD_CDC_Init+0x1ec>)
 800a856:	781b      	ldrb	r3, [r3, #0]
 800a858:	f003 020f 	and.w	r2, r3, #15
 800a85c:	6879      	ldr	r1, [r7, #4]
 800a85e:	4613      	mov	r3, r2
 800a860:	009b      	lsls	r3, r3, #2
 800a862:	4413      	add	r3, r2
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	440b      	add	r3, r1
 800a868:	3326      	adds	r3, #38	@ 0x26
 800a86a:	2210      	movs	r2, #16
 800a86c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a86e:	4b29      	ldr	r3, [pc, #164]	@ (800a914 <USBD_CDC_Init+0x1ec>)
 800a870:	7819      	ldrb	r1, [r3, #0]
 800a872:	2308      	movs	r3, #8
 800a874:	2203      	movs	r2, #3
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f004 fc53 	bl	800f122 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a87c:	4b25      	ldr	r3, [pc, #148]	@ (800a914 <USBD_CDC_Init+0x1ec>)
 800a87e:	781b      	ldrb	r3, [r3, #0]
 800a880:	f003 020f 	and.w	r2, r3, #15
 800a884:	6879      	ldr	r1, [r7, #4]
 800a886:	4613      	mov	r3, r2
 800a888:	009b      	lsls	r3, r3, #2
 800a88a:	4413      	add	r3, r2
 800a88c:	009b      	lsls	r3, r3, #2
 800a88e:	440b      	add	r3, r1
 800a890:	3324      	adds	r3, #36	@ 0x24
 800a892:	2201      	movs	r2, #1
 800a894:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	2200      	movs	r2, #0
 800a89a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a8a4:	687a      	ldr	r2, [r7, #4]
 800a8a6:	33b0      	adds	r3, #176	@ 0xb0
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	4413      	add	r3, r2
 800a8ac:	685b      	ldr	r3, [r3, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d101      	bne.n	800a8d0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a8cc:	2302      	movs	r3, #2
 800a8ce:	e018      	b.n	800a902 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	7c1b      	ldrb	r3, [r3, #16]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d10a      	bne.n	800a8ee <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a8d8:	4b0d      	ldr	r3, [pc, #52]	@ (800a910 <USBD_CDC_Init+0x1e8>)
 800a8da:	7819      	ldrb	r1, [r3, #0]
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a8e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f004 fd0a 	bl	800f300 <USBD_LL_PrepareReceive>
 800a8ec:	e008      	b.n	800a900 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a8ee:	4b08      	ldr	r3, [pc, #32]	@ (800a910 <USBD_CDC_Init+0x1e8>)
 800a8f0:	7819      	ldrb	r1, [r3, #0]
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a8f8:	2340      	movs	r3, #64	@ 0x40
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f004 fd00 	bl	800f300 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a900:	2300      	movs	r3, #0
}
 800a902:	4618      	mov	r0, r3
 800a904:	3710      	adds	r7, #16
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}
 800a90a:	bf00      	nop
 800a90c:	200000cb 	.word	0x200000cb
 800a910:	200000cc 	.word	0x200000cc
 800a914:	200000cd 	.word	0x200000cd

0800a918 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b082      	sub	sp, #8
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
 800a920:	460b      	mov	r3, r1
 800a922:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a924:	4b3a      	ldr	r3, [pc, #232]	@ (800aa10 <USBD_CDC_DeInit+0xf8>)
 800a926:	781b      	ldrb	r3, [r3, #0]
 800a928:	4619      	mov	r1, r3
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	f004 fc1f 	bl	800f16e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a930:	4b37      	ldr	r3, [pc, #220]	@ (800aa10 <USBD_CDC_DeInit+0xf8>)
 800a932:	781b      	ldrb	r3, [r3, #0]
 800a934:	f003 020f 	and.w	r2, r3, #15
 800a938:	6879      	ldr	r1, [r7, #4]
 800a93a:	4613      	mov	r3, r2
 800a93c:	009b      	lsls	r3, r3, #2
 800a93e:	4413      	add	r3, r2
 800a940:	009b      	lsls	r3, r3, #2
 800a942:	440b      	add	r3, r1
 800a944:	3324      	adds	r3, #36	@ 0x24
 800a946:	2200      	movs	r2, #0
 800a948:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a94a:	4b32      	ldr	r3, [pc, #200]	@ (800aa14 <USBD_CDC_DeInit+0xfc>)
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	4619      	mov	r1, r3
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f004 fc0c 	bl	800f16e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a956:	4b2f      	ldr	r3, [pc, #188]	@ (800aa14 <USBD_CDC_DeInit+0xfc>)
 800a958:	781b      	ldrb	r3, [r3, #0]
 800a95a:	f003 020f 	and.w	r2, r3, #15
 800a95e:	6879      	ldr	r1, [r7, #4]
 800a960:	4613      	mov	r3, r2
 800a962:	009b      	lsls	r3, r3, #2
 800a964:	4413      	add	r3, r2
 800a966:	009b      	lsls	r3, r3, #2
 800a968:	440b      	add	r3, r1
 800a96a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a96e:	2200      	movs	r2, #0
 800a970:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a972:	4b29      	ldr	r3, [pc, #164]	@ (800aa18 <USBD_CDC_DeInit+0x100>)
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	4619      	mov	r1, r3
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f004 fbf8 	bl	800f16e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a97e:	4b26      	ldr	r3, [pc, #152]	@ (800aa18 <USBD_CDC_DeInit+0x100>)
 800a980:	781b      	ldrb	r3, [r3, #0]
 800a982:	f003 020f 	and.w	r2, r3, #15
 800a986:	6879      	ldr	r1, [r7, #4]
 800a988:	4613      	mov	r3, r2
 800a98a:	009b      	lsls	r3, r3, #2
 800a98c:	4413      	add	r3, r2
 800a98e:	009b      	lsls	r3, r3, #2
 800a990:	440b      	add	r3, r1
 800a992:	3324      	adds	r3, #36	@ 0x24
 800a994:	2200      	movs	r2, #0
 800a996:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a998:	4b1f      	ldr	r3, [pc, #124]	@ (800aa18 <USBD_CDC_DeInit+0x100>)
 800a99a:	781b      	ldrb	r3, [r3, #0]
 800a99c:	f003 020f 	and.w	r2, r3, #15
 800a9a0:	6879      	ldr	r1, [r7, #4]
 800a9a2:	4613      	mov	r3, r2
 800a9a4:	009b      	lsls	r3, r3, #2
 800a9a6:	4413      	add	r3, r2
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	440b      	add	r3, r1
 800a9ac:	3326      	adds	r3, #38	@ 0x26
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	32b0      	adds	r2, #176	@ 0xb0
 800a9bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d01f      	beq.n	800aa04 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a9ca:	687a      	ldr	r2, [r7, #4]
 800a9cc:	33b0      	adds	r3, #176	@ 0xb0
 800a9ce:	009b      	lsls	r3, r3, #2
 800a9d0:	4413      	add	r3, r2
 800a9d2:	685b      	ldr	r3, [r3, #4]
 800a9d4:	685b      	ldr	r3, [r3, #4]
 800a9d6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	32b0      	adds	r2, #176	@ 0xb0
 800a9e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	f004 fccc 	bl	800f384 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	32b0      	adds	r2, #176	@ 0xb0
 800a9f6:	2100      	movs	r1, #0
 800a9f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800aa04:	2300      	movs	r3, #0
}
 800aa06:	4618      	mov	r0, r3
 800aa08:	3708      	adds	r7, #8
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}
 800aa0e:	bf00      	nop
 800aa10:	200000cb 	.word	0x200000cb
 800aa14:	200000cc 	.word	0x200000cc
 800aa18:	200000cd 	.word	0x200000cd

0800aa1c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b086      	sub	sp, #24
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	32b0      	adds	r2, #176	@ 0xb0
 800aa30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa34:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800aa36:	2300      	movs	r3, #0
 800aa38:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800aa42:	693b      	ldr	r3, [r7, #16]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d101      	bne.n	800aa4c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800aa48:	2303      	movs	r3, #3
 800aa4a:	e0bf      	b.n	800abcc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	781b      	ldrb	r3, [r3, #0]
 800aa50:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d050      	beq.n	800aafa <USBD_CDC_Setup+0xde>
 800aa58:	2b20      	cmp	r3, #32
 800aa5a:	f040 80af 	bne.w	800abbc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	88db      	ldrh	r3, [r3, #6]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d03a      	beq.n	800aadc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	781b      	ldrb	r3, [r3, #0]
 800aa6a:	b25b      	sxtb	r3, r3
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	da1b      	bge.n	800aaa8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aa76:	687a      	ldr	r2, [r7, #4]
 800aa78:	33b0      	adds	r3, #176	@ 0xb0
 800aa7a:	009b      	lsls	r3, r3, #2
 800aa7c:	4413      	add	r3, r2
 800aa7e:	685b      	ldr	r3, [r3, #4]
 800aa80:	689b      	ldr	r3, [r3, #8]
 800aa82:	683a      	ldr	r2, [r7, #0]
 800aa84:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800aa86:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aa88:	683a      	ldr	r2, [r7, #0]
 800aa8a:	88d2      	ldrh	r2, [r2, #6]
 800aa8c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	88db      	ldrh	r3, [r3, #6]
 800aa92:	2b07      	cmp	r3, #7
 800aa94:	bf28      	it	cs
 800aa96:	2307      	movcs	r3, #7
 800aa98:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800aa9a:	693b      	ldr	r3, [r7, #16]
 800aa9c:	89fa      	ldrh	r2, [r7, #14]
 800aa9e:	4619      	mov	r1, r3
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f001 fd93 	bl	800c5cc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800aaa6:	e090      	b.n	800abca <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	785a      	ldrb	r2, [r3, #1]
 800aaac:	693b      	ldr	r3, [r7, #16]
 800aaae:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	88db      	ldrh	r3, [r3, #6]
 800aab6:	2b3f      	cmp	r3, #63	@ 0x3f
 800aab8:	d803      	bhi.n	800aac2 <USBD_CDC_Setup+0xa6>
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	88db      	ldrh	r3, [r3, #6]
 800aabe:	b2da      	uxtb	r2, r3
 800aac0:	e000      	b.n	800aac4 <USBD_CDC_Setup+0xa8>
 800aac2:	2240      	movs	r2, #64	@ 0x40
 800aac4:	693b      	ldr	r3, [r7, #16]
 800aac6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800aaca:	6939      	ldr	r1, [r7, #16]
 800aacc:	693b      	ldr	r3, [r7, #16]
 800aace:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800aad2:	461a      	mov	r2, r3
 800aad4:	6878      	ldr	r0, [r7, #4]
 800aad6:	f001 fda5 	bl	800c624 <USBD_CtlPrepareRx>
      break;
 800aada:	e076      	b.n	800abca <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aae2:	687a      	ldr	r2, [r7, #4]
 800aae4:	33b0      	adds	r3, #176	@ 0xb0
 800aae6:	009b      	lsls	r3, r3, #2
 800aae8:	4413      	add	r3, r2
 800aaea:	685b      	ldr	r3, [r3, #4]
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	683a      	ldr	r2, [r7, #0]
 800aaf0:	7850      	ldrb	r0, [r2, #1]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	6839      	ldr	r1, [r7, #0]
 800aaf6:	4798      	blx	r3
      break;
 800aaf8:	e067      	b.n	800abca <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	785b      	ldrb	r3, [r3, #1]
 800aafe:	2b0b      	cmp	r3, #11
 800ab00:	d851      	bhi.n	800aba6 <USBD_CDC_Setup+0x18a>
 800ab02:	a201      	add	r2, pc, #4	@ (adr r2, 800ab08 <USBD_CDC_Setup+0xec>)
 800ab04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab08:	0800ab39 	.word	0x0800ab39
 800ab0c:	0800abb5 	.word	0x0800abb5
 800ab10:	0800aba7 	.word	0x0800aba7
 800ab14:	0800aba7 	.word	0x0800aba7
 800ab18:	0800aba7 	.word	0x0800aba7
 800ab1c:	0800aba7 	.word	0x0800aba7
 800ab20:	0800aba7 	.word	0x0800aba7
 800ab24:	0800aba7 	.word	0x0800aba7
 800ab28:	0800aba7 	.word	0x0800aba7
 800ab2c:	0800aba7 	.word	0x0800aba7
 800ab30:	0800ab63 	.word	0x0800ab63
 800ab34:	0800ab8d 	.word	0x0800ab8d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab3e:	b2db      	uxtb	r3, r3
 800ab40:	2b03      	cmp	r3, #3
 800ab42:	d107      	bne.n	800ab54 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ab44:	f107 030a 	add.w	r3, r7, #10
 800ab48:	2202      	movs	r2, #2
 800ab4a:	4619      	mov	r1, r3
 800ab4c:	6878      	ldr	r0, [r7, #4]
 800ab4e:	f001 fd3d 	bl	800c5cc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ab52:	e032      	b.n	800abba <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ab54:	6839      	ldr	r1, [r7, #0]
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f001 fcbb 	bl	800c4d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ab5c:	2303      	movs	r3, #3
 800ab5e:	75fb      	strb	r3, [r7, #23]
          break;
 800ab60:	e02b      	b.n	800abba <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab68:	b2db      	uxtb	r3, r3
 800ab6a:	2b03      	cmp	r3, #3
 800ab6c:	d107      	bne.n	800ab7e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ab6e:	f107 030d 	add.w	r3, r7, #13
 800ab72:	2201      	movs	r2, #1
 800ab74:	4619      	mov	r1, r3
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f001 fd28 	bl	800c5cc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ab7c:	e01d      	b.n	800abba <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ab7e:	6839      	ldr	r1, [r7, #0]
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f001 fca6 	bl	800c4d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ab86:	2303      	movs	r3, #3
 800ab88:	75fb      	strb	r3, [r7, #23]
          break;
 800ab8a:	e016      	b.n	800abba <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab92:	b2db      	uxtb	r3, r3
 800ab94:	2b03      	cmp	r3, #3
 800ab96:	d00f      	beq.n	800abb8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800ab98:	6839      	ldr	r1, [r7, #0]
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f001 fc99 	bl	800c4d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800aba0:	2303      	movs	r3, #3
 800aba2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800aba4:	e008      	b.n	800abb8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800aba6:	6839      	ldr	r1, [r7, #0]
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f001 fc92 	bl	800c4d2 <USBD_CtlError>
          ret = USBD_FAIL;
 800abae:	2303      	movs	r3, #3
 800abb0:	75fb      	strb	r3, [r7, #23]
          break;
 800abb2:	e002      	b.n	800abba <USBD_CDC_Setup+0x19e>
          break;
 800abb4:	bf00      	nop
 800abb6:	e008      	b.n	800abca <USBD_CDC_Setup+0x1ae>
          break;
 800abb8:	bf00      	nop
      }
      break;
 800abba:	e006      	b.n	800abca <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800abbc:	6839      	ldr	r1, [r7, #0]
 800abbe:	6878      	ldr	r0, [r7, #4]
 800abc0:	f001 fc87 	bl	800c4d2 <USBD_CtlError>
      ret = USBD_FAIL;
 800abc4:	2303      	movs	r3, #3
 800abc6:	75fb      	strb	r3, [r7, #23]
      break;
 800abc8:	bf00      	nop
  }

  return (uint8_t)ret;
 800abca:	7dfb      	ldrb	r3, [r7, #23]
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3718      	adds	r7, #24
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b084      	sub	sp, #16
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
 800abdc:	460b      	mov	r3, r1
 800abde:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800abe6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	32b0      	adds	r2, #176	@ 0xb0
 800abf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d101      	bne.n	800abfe <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800abfa:	2303      	movs	r3, #3
 800abfc:	e065      	b.n	800acca <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	32b0      	adds	r2, #176	@ 0xb0
 800ac08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac0c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ac0e:	78fb      	ldrb	r3, [r7, #3]
 800ac10:	f003 020f 	and.w	r2, r3, #15
 800ac14:	6879      	ldr	r1, [r7, #4]
 800ac16:	4613      	mov	r3, r2
 800ac18:	009b      	lsls	r3, r3, #2
 800ac1a:	4413      	add	r3, r2
 800ac1c:	009b      	lsls	r3, r3, #2
 800ac1e:	440b      	add	r3, r1
 800ac20:	3318      	adds	r3, #24
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d02f      	beq.n	800ac88 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800ac28:	78fb      	ldrb	r3, [r7, #3]
 800ac2a:	f003 020f 	and.w	r2, r3, #15
 800ac2e:	6879      	ldr	r1, [r7, #4]
 800ac30:	4613      	mov	r3, r2
 800ac32:	009b      	lsls	r3, r3, #2
 800ac34:	4413      	add	r3, r2
 800ac36:	009b      	lsls	r3, r3, #2
 800ac38:	440b      	add	r3, r1
 800ac3a:	3318      	adds	r3, #24
 800ac3c:	681a      	ldr	r2, [r3, #0]
 800ac3e:	78fb      	ldrb	r3, [r7, #3]
 800ac40:	f003 010f 	and.w	r1, r3, #15
 800ac44:	68f8      	ldr	r0, [r7, #12]
 800ac46:	460b      	mov	r3, r1
 800ac48:	00db      	lsls	r3, r3, #3
 800ac4a:	440b      	add	r3, r1
 800ac4c:	009b      	lsls	r3, r3, #2
 800ac4e:	4403      	add	r3, r0
 800ac50:	331c      	adds	r3, #28
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	fbb2 f1f3 	udiv	r1, r2, r3
 800ac58:	fb01 f303 	mul.w	r3, r1, r3
 800ac5c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d112      	bne.n	800ac88 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800ac62:	78fb      	ldrb	r3, [r7, #3]
 800ac64:	f003 020f 	and.w	r2, r3, #15
 800ac68:	6879      	ldr	r1, [r7, #4]
 800ac6a:	4613      	mov	r3, r2
 800ac6c:	009b      	lsls	r3, r3, #2
 800ac6e:	4413      	add	r3, r2
 800ac70:	009b      	lsls	r3, r3, #2
 800ac72:	440b      	add	r3, r1
 800ac74:	3318      	adds	r3, #24
 800ac76:	2200      	movs	r2, #0
 800ac78:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ac7a:	78f9      	ldrb	r1, [r7, #3]
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	2200      	movs	r2, #0
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f004 fb1c 	bl	800f2be <USBD_LL_Transmit>
 800ac86:	e01f      	b.n	800acc8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ac96:	687a      	ldr	r2, [r7, #4]
 800ac98:	33b0      	adds	r3, #176	@ 0xb0
 800ac9a:	009b      	lsls	r3, r3, #2
 800ac9c:	4413      	add	r3, r2
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	691b      	ldr	r3, [r3, #16]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d010      	beq.n	800acc8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800acac:	687a      	ldr	r2, [r7, #4]
 800acae:	33b0      	adds	r3, #176	@ 0xb0
 800acb0:	009b      	lsls	r3, r3, #2
 800acb2:	4413      	add	r3, r2
 800acb4:	685b      	ldr	r3, [r3, #4]
 800acb6:	691b      	ldr	r3, [r3, #16]
 800acb8:	68ba      	ldr	r2, [r7, #8]
 800acba:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800acbe:	68ba      	ldr	r2, [r7, #8]
 800acc0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800acc4:	78fa      	ldrb	r2, [r7, #3]
 800acc6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800acc8:	2300      	movs	r3, #0
}
 800acca:	4618      	mov	r0, r3
 800accc:	3710      	adds	r7, #16
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}

0800acd2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800acd2:	b580      	push	{r7, lr}
 800acd4:	b084      	sub	sp, #16
 800acd6:	af00      	add	r7, sp, #0
 800acd8:	6078      	str	r0, [r7, #4]
 800acda:	460b      	mov	r3, r1
 800acdc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	32b0      	adds	r2, #176	@ 0xb0
 800ace8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acec:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	32b0      	adds	r2, #176	@ 0xb0
 800acf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d101      	bne.n	800ad04 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800ad00:	2303      	movs	r3, #3
 800ad02:	e01a      	b.n	800ad3a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ad04:	78fb      	ldrb	r3, [r7, #3]
 800ad06:	4619      	mov	r1, r3
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f004 fb1a 	bl	800f342 <USBD_LL_GetRxDataSize>
 800ad0e:	4602      	mov	r2, r0
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad1c:	687a      	ldr	r2, [r7, #4]
 800ad1e:	33b0      	adds	r3, #176	@ 0xb0
 800ad20:	009b      	lsls	r3, r3, #2
 800ad22:	4413      	add	r3, r2
 800ad24:	685b      	ldr	r3, [r3, #4]
 800ad26:	68db      	ldr	r3, [r3, #12]
 800ad28:	68fa      	ldr	r2, [r7, #12]
 800ad2a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800ad2e:	68fa      	ldr	r2, [r7, #12]
 800ad30:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ad34:	4611      	mov	r1, r2
 800ad36:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ad38:	2300      	movs	r3, #0
}
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	3710      	adds	r7, #16
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}

0800ad42 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ad42:	b580      	push	{r7, lr}
 800ad44:	b084      	sub	sp, #16
 800ad46:	af00      	add	r7, sp, #0
 800ad48:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	32b0      	adds	r2, #176	@ 0xb0
 800ad54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad58:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d101      	bne.n	800ad64 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ad60:	2303      	movs	r3, #3
 800ad62:	e024      	b.n	800adae <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad6a:	687a      	ldr	r2, [r7, #4]
 800ad6c:	33b0      	adds	r3, #176	@ 0xb0
 800ad6e:	009b      	lsls	r3, r3, #2
 800ad70:	4413      	add	r3, r2
 800ad72:	685b      	ldr	r3, [r3, #4]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d019      	beq.n	800adac <USBD_CDC_EP0_RxReady+0x6a>
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ad7e:	2bff      	cmp	r3, #255	@ 0xff
 800ad80:	d014      	beq.n	800adac <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad88:	687a      	ldr	r2, [r7, #4]
 800ad8a:	33b0      	adds	r3, #176	@ 0xb0
 800ad8c:	009b      	lsls	r3, r3, #2
 800ad8e:	4413      	add	r3, r2
 800ad90:	685b      	ldr	r3, [r3, #4]
 800ad92:	689b      	ldr	r3, [r3, #8]
 800ad94:	68fa      	ldr	r2, [r7, #12]
 800ad96:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800ad9a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800ad9c:	68fa      	ldr	r2, [r7, #12]
 800ad9e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ada2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	22ff      	movs	r2, #255	@ 0xff
 800ada8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800adac:	2300      	movs	r3, #0
}
 800adae:	4618      	mov	r0, r3
 800adb0:	3710      	adds	r7, #16
 800adb2:	46bd      	mov	sp, r7
 800adb4:	bd80      	pop	{r7, pc}
	...

0800adb8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b086      	sub	sp, #24
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800adc0:	2182      	movs	r1, #130	@ 0x82
 800adc2:	4818      	ldr	r0, [pc, #96]	@ (800ae24 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800adc4:	f000 fd4f 	bl	800b866 <USBD_GetEpDesc>
 800adc8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800adca:	2101      	movs	r1, #1
 800adcc:	4815      	ldr	r0, [pc, #84]	@ (800ae24 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800adce:	f000 fd4a 	bl	800b866 <USBD_GetEpDesc>
 800add2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800add4:	2181      	movs	r1, #129	@ 0x81
 800add6:	4813      	ldr	r0, [pc, #76]	@ (800ae24 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800add8:	f000 fd45 	bl	800b866 <USBD_GetEpDesc>
 800addc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800adde:	697b      	ldr	r3, [r7, #20]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d002      	beq.n	800adea <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ade4:	697b      	ldr	r3, [r7, #20]
 800ade6:	2210      	movs	r2, #16
 800ade8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d006      	beq.n	800adfe <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	2200      	movs	r2, #0
 800adf4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800adf8:	711a      	strb	r2, [r3, #4]
 800adfa:	2200      	movs	r2, #0
 800adfc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d006      	beq.n	800ae12 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	2200      	movs	r2, #0
 800ae08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae0c:	711a      	strb	r2, [r3, #4]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2243      	movs	r2, #67	@ 0x43
 800ae16:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ae18:	4b02      	ldr	r3, [pc, #8]	@ (800ae24 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	3718      	adds	r7, #24
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bd80      	pop	{r7, pc}
 800ae22:	bf00      	nop
 800ae24:	20000088 	.word	0x20000088

0800ae28 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b086      	sub	sp, #24
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ae30:	2182      	movs	r1, #130	@ 0x82
 800ae32:	4818      	ldr	r0, [pc, #96]	@ (800ae94 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ae34:	f000 fd17 	bl	800b866 <USBD_GetEpDesc>
 800ae38:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ae3a:	2101      	movs	r1, #1
 800ae3c:	4815      	ldr	r0, [pc, #84]	@ (800ae94 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ae3e:	f000 fd12 	bl	800b866 <USBD_GetEpDesc>
 800ae42:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ae44:	2181      	movs	r1, #129	@ 0x81
 800ae46:	4813      	ldr	r0, [pc, #76]	@ (800ae94 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ae48:	f000 fd0d 	bl	800b866 <USBD_GetEpDesc>
 800ae4c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ae4e:	697b      	ldr	r3, [r7, #20]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d002      	beq.n	800ae5a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	2210      	movs	r2, #16
 800ae58:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ae5a:	693b      	ldr	r3, [r7, #16]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d006      	beq.n	800ae6e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ae60:	693b      	ldr	r3, [r7, #16]
 800ae62:	2200      	movs	r2, #0
 800ae64:	711a      	strb	r2, [r3, #4]
 800ae66:	2200      	movs	r2, #0
 800ae68:	f042 0202 	orr.w	r2, r2, #2
 800ae6c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d006      	beq.n	800ae82 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	2200      	movs	r2, #0
 800ae78:	711a      	strb	r2, [r3, #4]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f042 0202 	orr.w	r2, r2, #2
 800ae80:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2243      	movs	r2, #67	@ 0x43
 800ae86:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ae88:	4b02      	ldr	r3, [pc, #8]	@ (800ae94 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	3718      	adds	r7, #24
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}
 800ae92:	bf00      	nop
 800ae94:	20000088 	.word	0x20000088

0800ae98 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b086      	sub	sp, #24
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800aea0:	2182      	movs	r1, #130	@ 0x82
 800aea2:	4818      	ldr	r0, [pc, #96]	@ (800af04 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aea4:	f000 fcdf 	bl	800b866 <USBD_GetEpDesc>
 800aea8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800aeaa:	2101      	movs	r1, #1
 800aeac:	4815      	ldr	r0, [pc, #84]	@ (800af04 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aeae:	f000 fcda 	bl	800b866 <USBD_GetEpDesc>
 800aeb2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800aeb4:	2181      	movs	r1, #129	@ 0x81
 800aeb6:	4813      	ldr	r0, [pc, #76]	@ (800af04 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aeb8:	f000 fcd5 	bl	800b866 <USBD_GetEpDesc>
 800aebc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800aebe:	697b      	ldr	r3, [r7, #20]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d002      	beq.n	800aeca <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	2210      	movs	r2, #16
 800aec8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d006      	beq.n	800aede <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aed0:	693b      	ldr	r3, [r7, #16]
 800aed2:	2200      	movs	r2, #0
 800aed4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aed8:	711a      	strb	r2, [r3, #4]
 800aeda:	2200      	movs	r2, #0
 800aedc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d006      	beq.n	800aef2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	2200      	movs	r2, #0
 800aee8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aeec:	711a      	strb	r2, [r3, #4]
 800aeee:	2200      	movs	r2, #0
 800aef0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2243      	movs	r2, #67	@ 0x43
 800aef6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800aef8:	4b02      	ldr	r3, [pc, #8]	@ (800af04 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800aefa:	4618      	mov	r0, r3
 800aefc:	3718      	adds	r7, #24
 800aefe:	46bd      	mov	sp, r7
 800af00:	bd80      	pop	{r7, pc}
 800af02:	bf00      	nop
 800af04:	20000088 	.word	0x20000088

0800af08 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800af08:	b480      	push	{r7}
 800af0a:	b083      	sub	sp, #12
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	220a      	movs	r2, #10
 800af14:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800af16:	4b03      	ldr	r3, [pc, #12]	@ (800af24 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800af18:	4618      	mov	r0, r3
 800af1a:	370c      	adds	r7, #12
 800af1c:	46bd      	mov	sp, r7
 800af1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af22:	4770      	bx	lr
 800af24:	20000044 	.word	0x20000044

0800af28 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800af28:	b480      	push	{r7}
 800af2a:	b083      	sub	sp, #12
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d101      	bne.n	800af3c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800af38:	2303      	movs	r3, #3
 800af3a:	e009      	b.n	800af50 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800af42:	687a      	ldr	r2, [r7, #4]
 800af44:	33b0      	adds	r3, #176	@ 0xb0
 800af46:	009b      	lsls	r3, r3, #2
 800af48:	4413      	add	r3, r2
 800af4a:	683a      	ldr	r2, [r7, #0]
 800af4c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800af4e:	2300      	movs	r3, #0
}
 800af50:	4618      	mov	r0, r3
 800af52:	370c      	adds	r7, #12
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr

0800af5c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800af5c:	b480      	push	{r7}
 800af5e:	b087      	sub	sp, #28
 800af60:	af00      	add	r7, sp, #0
 800af62:	60f8      	str	r0, [r7, #12]
 800af64:	60b9      	str	r1, [r7, #8]
 800af66:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	32b0      	adds	r2, #176	@ 0xb0
 800af72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af76:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d101      	bne.n	800af82 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800af7e:	2303      	movs	r3, #3
 800af80:	e008      	b.n	800af94 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800af82:	697b      	ldr	r3, [r7, #20]
 800af84:	68ba      	ldr	r2, [r7, #8]
 800af86:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800af8a:	697b      	ldr	r3, [r7, #20]
 800af8c:	687a      	ldr	r2, [r7, #4]
 800af8e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800af92:	2300      	movs	r3, #0
}
 800af94:	4618      	mov	r0, r3
 800af96:	371c      	adds	r7, #28
 800af98:	46bd      	mov	sp, r7
 800af9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9e:	4770      	bx	lr

0800afa0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800afa0:	b480      	push	{r7}
 800afa2:	b085      	sub	sp, #20
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
 800afa8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	32b0      	adds	r2, #176	@ 0xb0
 800afb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afb8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d101      	bne.n	800afc4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800afc0:	2303      	movs	r3, #3
 800afc2:	e004      	b.n	800afce <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	683a      	ldr	r2, [r7, #0]
 800afc8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800afcc:	2300      	movs	r3, #0
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3714      	adds	r7, #20
 800afd2:	46bd      	mov	sp, r7
 800afd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd8:	4770      	bx	lr
	...

0800afdc <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	32b0      	adds	r2, #176	@ 0xb0
 800afee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aff2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800aff4:	2301      	movs	r3, #1
 800aff6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d101      	bne.n	800b002 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800affe:	2303      	movs	r3, #3
 800b000:	e025      	b.n	800b04e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d11f      	bne.n	800b04c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	2201      	movs	r2, #1
 800b010:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b014:	4b10      	ldr	r3, [pc, #64]	@ (800b058 <USBD_CDC_TransmitPacket+0x7c>)
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	f003 020f 	and.w	r2, r3, #15
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	4613      	mov	r3, r2
 800b026:	009b      	lsls	r3, r3, #2
 800b028:	4413      	add	r3, r2
 800b02a:	009b      	lsls	r3, r3, #2
 800b02c:	4403      	add	r3, r0
 800b02e:	3318      	adds	r3, #24
 800b030:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b032:	4b09      	ldr	r3, [pc, #36]	@ (800b058 <USBD_CDC_TransmitPacket+0x7c>)
 800b034:	7819      	ldrb	r1, [r3, #0]
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b03c:	68bb      	ldr	r3, [r7, #8]
 800b03e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	f004 f93b 	bl	800f2be <USBD_LL_Transmit>

    ret = USBD_OK;
 800b048:	2300      	movs	r3, #0
 800b04a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b04c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3710      	adds	r7, #16
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}
 800b056:	bf00      	nop
 800b058:	200000cb 	.word	0x200000cb

0800b05c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b084      	sub	sp, #16
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	32b0      	adds	r2, #176	@ 0xb0
 800b06e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b072:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	32b0      	adds	r2, #176	@ 0xb0
 800b07e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d101      	bne.n	800b08a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b086:	2303      	movs	r3, #3
 800b088:	e018      	b.n	800b0bc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	7c1b      	ldrb	r3, [r3, #16]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d10a      	bne.n	800b0a8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b092:	4b0c      	ldr	r3, [pc, #48]	@ (800b0c4 <USBD_CDC_ReceivePacket+0x68>)
 800b094:	7819      	ldrb	r1, [r3, #0]
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b09c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f004 f92d 	bl	800f300 <USBD_LL_PrepareReceive>
 800b0a6:	e008      	b.n	800b0ba <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b0a8:	4b06      	ldr	r3, [pc, #24]	@ (800b0c4 <USBD_CDC_ReceivePacket+0x68>)
 800b0aa:	7819      	ldrb	r1, [r3, #0]
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b0b2:	2340      	movs	r3, #64	@ 0x40
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f004 f923 	bl	800f300 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b0ba:	2300      	movs	r3, #0
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	3710      	adds	r7, #16
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bd80      	pop	{r7, pc}
 800b0c4:	200000cc 	.word	0x200000cc

0800b0c8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b086      	sub	sp, #24
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	60f8      	str	r0, [r7, #12]
 800b0d0:	60b9      	str	r1, [r7, #8]
 800b0d2:	4613      	mov	r3, r2
 800b0d4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d101      	bne.n	800b0e0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b0dc:	2303      	movs	r3, #3
 800b0de:	e01f      	b.n	800b120 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d003      	beq.n	800b106 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	68ba      	ldr	r2, [r7, #8]
 800b102:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2201      	movs	r2, #1
 800b10a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	79fa      	ldrb	r2, [r7, #7]
 800b112:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b114:	68f8      	ldr	r0, [r7, #12]
 800b116:	f003 ff9d 	bl	800f054 <USBD_LL_Init>
 800b11a:	4603      	mov	r3, r0
 800b11c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b11e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b120:	4618      	mov	r0, r3
 800b122:	3718      	adds	r7, #24
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b132:	2300      	movs	r3, #0
 800b134:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d101      	bne.n	800b140 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b13c:	2303      	movs	r3, #3
 800b13e:	e025      	b.n	800b18c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	683a      	ldr	r2, [r7, #0]
 800b144:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	32ae      	adds	r2, #174	@ 0xae
 800b152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d00f      	beq.n	800b17c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	32ae      	adds	r2, #174	@ 0xae
 800b166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b16a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b16c:	f107 020e 	add.w	r2, r7, #14
 800b170:	4610      	mov	r0, r2
 800b172:	4798      	blx	r3
 800b174:	4602      	mov	r2, r0
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b182:	1c5a      	adds	r2, r3, #1
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b18a:	2300      	movs	r3, #0
}
 800b18c:	4618      	mov	r0, r3
 800b18e:	3710      	adds	r7, #16
 800b190:	46bd      	mov	sp, r7
 800b192:	bd80      	pop	{r7, pc}

0800b194 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b082      	sub	sp, #8
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f003 ffa5 	bl	800f0ec <USBD_LL_Start>
 800b1a2:	4603      	mov	r3, r0
}
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	3708      	adds	r7, #8
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}

0800b1ac <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b1ac:	b480      	push	{r7}
 800b1ae:	b083      	sub	sp, #12
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b1b4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	370c      	adds	r7, #12
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c0:	4770      	bx	lr

0800b1c2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b1c2:	b580      	push	{r7, lr}
 800b1c4:	b084      	sub	sp, #16
 800b1c6:	af00      	add	r7, sp, #0
 800b1c8:	6078      	str	r0, [r7, #4]
 800b1ca:	460b      	mov	r3, r1
 800b1cc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d009      	beq.n	800b1f0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	78fa      	ldrb	r2, [r7, #3]
 800b1e6:	4611      	mov	r1, r2
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	4798      	blx	r3
 800b1ec:	4603      	mov	r3, r0
 800b1ee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b1f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3710      	adds	r7, #16
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}

0800b1fa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b1fa:	b580      	push	{r7, lr}
 800b1fc:	b084      	sub	sp, #16
 800b1fe:	af00      	add	r7, sp, #0
 800b200:	6078      	str	r0, [r7, #4]
 800b202:	460b      	mov	r3, r1
 800b204:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b206:	2300      	movs	r3, #0
 800b208:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b210:	685b      	ldr	r3, [r3, #4]
 800b212:	78fa      	ldrb	r2, [r7, #3]
 800b214:	4611      	mov	r1, r2
 800b216:	6878      	ldr	r0, [r7, #4]
 800b218:	4798      	blx	r3
 800b21a:	4603      	mov	r3, r0
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d001      	beq.n	800b224 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b220:	2303      	movs	r3, #3
 800b222:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b224:	7bfb      	ldrb	r3, [r7, #15]
}
 800b226:	4618      	mov	r0, r3
 800b228:	3710      	adds	r7, #16
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}

0800b22e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b22e:	b580      	push	{r7, lr}
 800b230:	b084      	sub	sp, #16
 800b232:	af00      	add	r7, sp, #0
 800b234:	6078      	str	r0, [r7, #4]
 800b236:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b23e:	6839      	ldr	r1, [r7, #0]
 800b240:	4618      	mov	r0, r3
 800b242:	f001 f90c 	bl	800c45e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2201      	movs	r2, #1
 800b24a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b254:	461a      	mov	r2, r3
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b262:	f003 031f 	and.w	r3, r3, #31
 800b266:	2b02      	cmp	r3, #2
 800b268:	d01a      	beq.n	800b2a0 <USBD_LL_SetupStage+0x72>
 800b26a:	2b02      	cmp	r3, #2
 800b26c:	d822      	bhi.n	800b2b4 <USBD_LL_SetupStage+0x86>
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d002      	beq.n	800b278 <USBD_LL_SetupStage+0x4a>
 800b272:	2b01      	cmp	r3, #1
 800b274:	d00a      	beq.n	800b28c <USBD_LL_SetupStage+0x5e>
 800b276:	e01d      	b.n	800b2b4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b27e:	4619      	mov	r1, r3
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f000 fb63 	bl	800b94c <USBD_StdDevReq>
 800b286:	4603      	mov	r3, r0
 800b288:	73fb      	strb	r3, [r7, #15]
      break;
 800b28a:	e020      	b.n	800b2ce <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b292:	4619      	mov	r1, r3
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f000 fbcb 	bl	800ba30 <USBD_StdItfReq>
 800b29a:	4603      	mov	r3, r0
 800b29c:	73fb      	strb	r3, [r7, #15]
      break;
 800b29e:	e016      	b.n	800b2ce <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f000 fc2d 	bl	800bb08 <USBD_StdEPReq>
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	73fb      	strb	r3, [r7, #15]
      break;
 800b2b2:	e00c      	b.n	800b2ce <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b2ba:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b2be:	b2db      	uxtb	r3, r3
 800b2c0:	4619      	mov	r1, r3
 800b2c2:	6878      	ldr	r0, [r7, #4]
 800b2c4:	f003 ff72 	bl	800f1ac <USBD_LL_StallEP>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	73fb      	strb	r3, [r7, #15]
      break;
 800b2cc:	bf00      	nop
  }

  return ret;
 800b2ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	3710      	adds	r7, #16
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b086      	sub	sp, #24
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	60f8      	str	r0, [r7, #12]
 800b2e0:	460b      	mov	r3, r1
 800b2e2:	607a      	str	r2, [r7, #4]
 800b2e4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b2ea:	7afb      	ldrb	r3, [r7, #11]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d16e      	bne.n	800b3ce <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b2f6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b2fe:	2b03      	cmp	r3, #3
 800b300:	f040 8098 	bne.w	800b434 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b304:	693b      	ldr	r3, [r7, #16]
 800b306:	689a      	ldr	r2, [r3, #8]
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	68db      	ldr	r3, [r3, #12]
 800b30c:	429a      	cmp	r2, r3
 800b30e:	d913      	bls.n	800b338 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	689a      	ldr	r2, [r3, #8]
 800b314:	693b      	ldr	r3, [r7, #16]
 800b316:	68db      	ldr	r3, [r3, #12]
 800b318:	1ad2      	subs	r2, r2, r3
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b31e:	693b      	ldr	r3, [r7, #16]
 800b320:	68da      	ldr	r2, [r3, #12]
 800b322:	693b      	ldr	r3, [r7, #16]
 800b324:	689b      	ldr	r3, [r3, #8]
 800b326:	4293      	cmp	r3, r2
 800b328:	bf28      	it	cs
 800b32a:	4613      	movcs	r3, r2
 800b32c:	461a      	mov	r2, r3
 800b32e:	6879      	ldr	r1, [r7, #4]
 800b330:	68f8      	ldr	r0, [r7, #12]
 800b332:	f001 f994 	bl	800c65e <USBD_CtlContinueRx>
 800b336:	e07d      	b.n	800b434 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b33e:	f003 031f 	and.w	r3, r3, #31
 800b342:	2b02      	cmp	r3, #2
 800b344:	d014      	beq.n	800b370 <USBD_LL_DataOutStage+0x98>
 800b346:	2b02      	cmp	r3, #2
 800b348:	d81d      	bhi.n	800b386 <USBD_LL_DataOutStage+0xae>
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d002      	beq.n	800b354 <USBD_LL_DataOutStage+0x7c>
 800b34e:	2b01      	cmp	r3, #1
 800b350:	d003      	beq.n	800b35a <USBD_LL_DataOutStage+0x82>
 800b352:	e018      	b.n	800b386 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b354:	2300      	movs	r3, #0
 800b356:	75bb      	strb	r3, [r7, #22]
            break;
 800b358:	e018      	b.n	800b38c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b360:	b2db      	uxtb	r3, r3
 800b362:	4619      	mov	r1, r3
 800b364:	68f8      	ldr	r0, [r7, #12]
 800b366:	f000 fa64 	bl	800b832 <USBD_CoreFindIF>
 800b36a:	4603      	mov	r3, r0
 800b36c:	75bb      	strb	r3, [r7, #22]
            break;
 800b36e:	e00d      	b.n	800b38c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b376:	b2db      	uxtb	r3, r3
 800b378:	4619      	mov	r1, r3
 800b37a:	68f8      	ldr	r0, [r7, #12]
 800b37c:	f000 fa66 	bl	800b84c <USBD_CoreFindEP>
 800b380:	4603      	mov	r3, r0
 800b382:	75bb      	strb	r3, [r7, #22]
            break;
 800b384:	e002      	b.n	800b38c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b386:	2300      	movs	r3, #0
 800b388:	75bb      	strb	r3, [r7, #22]
            break;
 800b38a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b38c:	7dbb      	ldrb	r3, [r7, #22]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d119      	bne.n	800b3c6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b398:	b2db      	uxtb	r3, r3
 800b39a:	2b03      	cmp	r3, #3
 800b39c:	d113      	bne.n	800b3c6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b39e:	7dba      	ldrb	r2, [r7, #22]
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	32ae      	adds	r2, #174	@ 0xae
 800b3a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3a8:	691b      	ldr	r3, [r3, #16]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d00b      	beq.n	800b3c6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800b3ae:	7dba      	ldrb	r2, [r7, #22]
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b3b6:	7dba      	ldrb	r2, [r7, #22]
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	32ae      	adds	r2, #174	@ 0xae
 800b3bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3c0:	691b      	ldr	r3, [r3, #16]
 800b3c2:	68f8      	ldr	r0, [r7, #12]
 800b3c4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b3c6:	68f8      	ldr	r0, [r7, #12]
 800b3c8:	f001 f95a 	bl	800c680 <USBD_CtlSendStatus>
 800b3cc:	e032      	b.n	800b434 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b3ce:	7afb      	ldrb	r3, [r7, #11]
 800b3d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	4619      	mov	r1, r3
 800b3d8:	68f8      	ldr	r0, [r7, #12]
 800b3da:	f000 fa37 	bl	800b84c <USBD_CoreFindEP>
 800b3de:	4603      	mov	r3, r0
 800b3e0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b3e2:	7dbb      	ldrb	r3, [r7, #22]
 800b3e4:	2bff      	cmp	r3, #255	@ 0xff
 800b3e6:	d025      	beq.n	800b434 <USBD_LL_DataOutStage+0x15c>
 800b3e8:	7dbb      	ldrb	r3, [r7, #22]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d122      	bne.n	800b434 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3f4:	b2db      	uxtb	r3, r3
 800b3f6:	2b03      	cmp	r3, #3
 800b3f8:	d117      	bne.n	800b42a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b3fa:	7dba      	ldrb	r2, [r7, #22]
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	32ae      	adds	r2, #174	@ 0xae
 800b400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b404:	699b      	ldr	r3, [r3, #24]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d00f      	beq.n	800b42a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b40a:	7dba      	ldrb	r2, [r7, #22]
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b412:	7dba      	ldrb	r2, [r7, #22]
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	32ae      	adds	r2, #174	@ 0xae
 800b418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b41c:	699b      	ldr	r3, [r3, #24]
 800b41e:	7afa      	ldrb	r2, [r7, #11]
 800b420:	4611      	mov	r1, r2
 800b422:	68f8      	ldr	r0, [r7, #12]
 800b424:	4798      	blx	r3
 800b426:	4603      	mov	r3, r0
 800b428:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b42a:	7dfb      	ldrb	r3, [r7, #23]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d001      	beq.n	800b434 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b430:	7dfb      	ldrb	r3, [r7, #23]
 800b432:	e000      	b.n	800b436 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b434:	2300      	movs	r3, #0
}
 800b436:	4618      	mov	r0, r3
 800b438:	3718      	adds	r7, #24
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}

0800b43e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b43e:	b580      	push	{r7, lr}
 800b440:	b086      	sub	sp, #24
 800b442:	af00      	add	r7, sp, #0
 800b444:	60f8      	str	r0, [r7, #12]
 800b446:	460b      	mov	r3, r1
 800b448:	607a      	str	r2, [r7, #4]
 800b44a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b44c:	7afb      	ldrb	r3, [r7, #11]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d16f      	bne.n	800b532 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	3314      	adds	r3, #20
 800b456:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b45e:	2b02      	cmp	r3, #2
 800b460:	d15a      	bne.n	800b518 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b462:	693b      	ldr	r3, [r7, #16]
 800b464:	689a      	ldr	r2, [r3, #8]
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	68db      	ldr	r3, [r3, #12]
 800b46a:	429a      	cmp	r2, r3
 800b46c:	d914      	bls.n	800b498 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	689a      	ldr	r2, [r3, #8]
 800b472:	693b      	ldr	r3, [r7, #16]
 800b474:	68db      	ldr	r3, [r3, #12]
 800b476:	1ad2      	subs	r2, r2, r3
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b47c:	693b      	ldr	r3, [r7, #16]
 800b47e:	689b      	ldr	r3, [r3, #8]
 800b480:	461a      	mov	r2, r3
 800b482:	6879      	ldr	r1, [r7, #4]
 800b484:	68f8      	ldr	r0, [r7, #12]
 800b486:	f001 f8bc 	bl	800c602 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b48a:	2300      	movs	r3, #0
 800b48c:	2200      	movs	r2, #0
 800b48e:	2100      	movs	r1, #0
 800b490:	68f8      	ldr	r0, [r7, #12]
 800b492:	f003 ff35 	bl	800f300 <USBD_LL_PrepareReceive>
 800b496:	e03f      	b.n	800b518 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b498:	693b      	ldr	r3, [r7, #16]
 800b49a:	68da      	ldr	r2, [r3, #12]
 800b49c:	693b      	ldr	r3, [r7, #16]
 800b49e:	689b      	ldr	r3, [r3, #8]
 800b4a0:	429a      	cmp	r2, r3
 800b4a2:	d11c      	bne.n	800b4de <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b4a4:	693b      	ldr	r3, [r7, #16]
 800b4a6:	685a      	ldr	r2, [r3, #4]
 800b4a8:	693b      	ldr	r3, [r7, #16]
 800b4aa:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b4ac:	429a      	cmp	r2, r3
 800b4ae:	d316      	bcc.n	800b4de <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b4b0:	693b      	ldr	r3, [r7, #16]
 800b4b2:	685a      	ldr	r2, [r3, #4]
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b4ba:	429a      	cmp	r2, r3
 800b4bc:	d20f      	bcs.n	800b4de <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b4be:	2200      	movs	r2, #0
 800b4c0:	2100      	movs	r1, #0
 800b4c2:	68f8      	ldr	r0, [r7, #12]
 800b4c4:	f001 f89d 	bl	800c602 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	2100      	movs	r1, #0
 800b4d6:	68f8      	ldr	r0, [r7, #12]
 800b4d8:	f003 ff12 	bl	800f300 <USBD_LL_PrepareReceive>
 800b4dc:	e01c      	b.n	800b518 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4e4:	b2db      	uxtb	r3, r3
 800b4e6:	2b03      	cmp	r3, #3
 800b4e8:	d10f      	bne.n	800b50a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4f0:	68db      	ldr	r3, [r3, #12]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d009      	beq.n	800b50a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b504:	68db      	ldr	r3, [r3, #12]
 800b506:	68f8      	ldr	r0, [r7, #12]
 800b508:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b50a:	2180      	movs	r1, #128	@ 0x80
 800b50c:	68f8      	ldr	r0, [r7, #12]
 800b50e:	f003 fe4d 	bl	800f1ac <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b512:	68f8      	ldr	r0, [r7, #12]
 800b514:	f001 f8c7 	bl	800c6a6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d03a      	beq.n	800b598 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b522:	68f8      	ldr	r0, [r7, #12]
 800b524:	f7ff fe42 	bl	800b1ac <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	2200      	movs	r2, #0
 800b52c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b530:	e032      	b.n	800b598 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b532:	7afb      	ldrb	r3, [r7, #11]
 800b534:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b538:	b2db      	uxtb	r3, r3
 800b53a:	4619      	mov	r1, r3
 800b53c:	68f8      	ldr	r0, [r7, #12]
 800b53e:	f000 f985 	bl	800b84c <USBD_CoreFindEP>
 800b542:	4603      	mov	r3, r0
 800b544:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b546:	7dfb      	ldrb	r3, [r7, #23]
 800b548:	2bff      	cmp	r3, #255	@ 0xff
 800b54a:	d025      	beq.n	800b598 <USBD_LL_DataInStage+0x15a>
 800b54c:	7dfb      	ldrb	r3, [r7, #23]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d122      	bne.n	800b598 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b558:	b2db      	uxtb	r3, r3
 800b55a:	2b03      	cmp	r3, #3
 800b55c:	d11c      	bne.n	800b598 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b55e:	7dfa      	ldrb	r2, [r7, #23]
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	32ae      	adds	r2, #174	@ 0xae
 800b564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b568:	695b      	ldr	r3, [r3, #20]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d014      	beq.n	800b598 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b56e:	7dfa      	ldrb	r2, [r7, #23]
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b576:	7dfa      	ldrb	r2, [r7, #23]
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	32ae      	adds	r2, #174	@ 0xae
 800b57c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b580:	695b      	ldr	r3, [r3, #20]
 800b582:	7afa      	ldrb	r2, [r7, #11]
 800b584:	4611      	mov	r1, r2
 800b586:	68f8      	ldr	r0, [r7, #12]
 800b588:	4798      	blx	r3
 800b58a:	4603      	mov	r3, r0
 800b58c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b58e:	7dbb      	ldrb	r3, [r7, #22]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d001      	beq.n	800b598 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b594:	7dbb      	ldrb	r3, [r7, #22]
 800b596:	e000      	b.n	800b59a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b598:	2300      	movs	r3, #0
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	3718      	adds	r7, #24
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}

0800b5a2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b5a2:	b580      	push	{r7, lr}
 800b5a4:	b084      	sub	sp, #16
 800b5a6:	af00      	add	r7, sp, #0
 800b5a8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2201      	movs	r2, #1
 800b5b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d014      	beq.n	800b608 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d00e      	beq.n	800b608 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5f0:	685b      	ldr	r3, [r3, #4]
 800b5f2:	687a      	ldr	r2, [r7, #4]
 800b5f4:	6852      	ldr	r2, [r2, #4]
 800b5f6:	b2d2      	uxtb	r2, r2
 800b5f8:	4611      	mov	r1, r2
 800b5fa:	6878      	ldr	r0, [r7, #4]
 800b5fc:	4798      	blx	r3
 800b5fe:	4603      	mov	r3, r0
 800b600:	2b00      	cmp	r3, #0
 800b602:	d001      	beq.n	800b608 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b604:	2303      	movs	r3, #3
 800b606:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b608:	2340      	movs	r3, #64	@ 0x40
 800b60a:	2200      	movs	r2, #0
 800b60c:	2100      	movs	r1, #0
 800b60e:	6878      	ldr	r0, [r7, #4]
 800b610:	f003 fd87 	bl	800f122 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2201      	movs	r2, #1
 800b618:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2240      	movs	r2, #64	@ 0x40
 800b620:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b624:	2340      	movs	r3, #64	@ 0x40
 800b626:	2200      	movs	r2, #0
 800b628:	2180      	movs	r1, #128	@ 0x80
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f003 fd79 	bl	800f122 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	2201      	movs	r2, #1
 800b634:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	2240      	movs	r2, #64	@ 0x40
 800b63a:	621a      	str	r2, [r3, #32]

  return ret;
 800b63c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b63e:	4618      	mov	r0, r3
 800b640:	3710      	adds	r7, #16
 800b642:	46bd      	mov	sp, r7
 800b644:	bd80      	pop	{r7, pc}

0800b646 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b646:	b480      	push	{r7}
 800b648:	b083      	sub	sp, #12
 800b64a:	af00      	add	r7, sp, #0
 800b64c:	6078      	str	r0, [r7, #4]
 800b64e:	460b      	mov	r3, r1
 800b650:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	78fa      	ldrb	r2, [r7, #3]
 800b656:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b658:	2300      	movs	r3, #0
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	370c      	adds	r7, #12
 800b65e:	46bd      	mov	sp, r7
 800b660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b664:	4770      	bx	lr

0800b666 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b666:	b480      	push	{r7}
 800b668:	b083      	sub	sp, #12
 800b66a:	af00      	add	r7, sp, #0
 800b66c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b674:	b2db      	uxtb	r3, r3
 800b676:	2b04      	cmp	r3, #4
 800b678:	d006      	beq.n	800b688 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b680:	b2da      	uxtb	r2, r3
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2204      	movs	r2, #4
 800b68c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b690:	2300      	movs	r3, #0
}
 800b692:	4618      	mov	r0, r3
 800b694:	370c      	adds	r7, #12
 800b696:	46bd      	mov	sp, r7
 800b698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69c:	4770      	bx	lr

0800b69e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b69e:	b480      	push	{r7}
 800b6a0:	b083      	sub	sp, #12
 800b6a2:	af00      	add	r7, sp, #0
 800b6a4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6ac:	b2db      	uxtb	r3, r3
 800b6ae:	2b04      	cmp	r3, #4
 800b6b0:	d106      	bne.n	800b6c0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b6b8:	b2da      	uxtb	r2, r3
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b6c0:	2300      	movs	r3, #0
}
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	370c      	adds	r7, #12
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6cc:	4770      	bx	lr

0800b6ce <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b6ce:	b580      	push	{r7, lr}
 800b6d0:	b082      	sub	sp, #8
 800b6d2:	af00      	add	r7, sp, #0
 800b6d4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6dc:	b2db      	uxtb	r3, r3
 800b6de:	2b03      	cmp	r3, #3
 800b6e0:	d110      	bne.n	800b704 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d00b      	beq.n	800b704 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6f2:	69db      	ldr	r3, [r3, #28]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d005      	beq.n	800b704 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6fe:	69db      	ldr	r3, [r3, #28]
 800b700:	6878      	ldr	r0, [r7, #4]
 800b702:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b704:	2300      	movs	r3, #0
}
 800b706:	4618      	mov	r0, r3
 800b708:	3708      	adds	r7, #8
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}

0800b70e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b70e:	b580      	push	{r7, lr}
 800b710:	b082      	sub	sp, #8
 800b712:	af00      	add	r7, sp, #0
 800b714:	6078      	str	r0, [r7, #4]
 800b716:	460b      	mov	r3, r1
 800b718:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	32ae      	adds	r2, #174	@ 0xae
 800b724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d101      	bne.n	800b730 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b72c:	2303      	movs	r3, #3
 800b72e:	e01c      	b.n	800b76a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b736:	b2db      	uxtb	r3, r3
 800b738:	2b03      	cmp	r3, #3
 800b73a:	d115      	bne.n	800b768 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	32ae      	adds	r2, #174	@ 0xae
 800b746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b74a:	6a1b      	ldr	r3, [r3, #32]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d00b      	beq.n	800b768 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	32ae      	adds	r2, #174	@ 0xae
 800b75a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b75e:	6a1b      	ldr	r3, [r3, #32]
 800b760:	78fa      	ldrb	r2, [r7, #3]
 800b762:	4611      	mov	r1, r2
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b768:	2300      	movs	r3, #0
}
 800b76a:	4618      	mov	r0, r3
 800b76c:	3708      	adds	r7, #8
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}

0800b772 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b772:	b580      	push	{r7, lr}
 800b774:	b082      	sub	sp, #8
 800b776:	af00      	add	r7, sp, #0
 800b778:	6078      	str	r0, [r7, #4]
 800b77a:	460b      	mov	r3, r1
 800b77c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	32ae      	adds	r2, #174	@ 0xae
 800b788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d101      	bne.n	800b794 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b790:	2303      	movs	r3, #3
 800b792:	e01c      	b.n	800b7ce <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b79a:	b2db      	uxtb	r3, r3
 800b79c:	2b03      	cmp	r3, #3
 800b79e:	d115      	bne.n	800b7cc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	32ae      	adds	r2, #174	@ 0xae
 800b7aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d00b      	beq.n	800b7cc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	32ae      	adds	r2, #174	@ 0xae
 800b7be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7c4:	78fa      	ldrb	r2, [r7, #3]
 800b7c6:	4611      	mov	r1, r2
 800b7c8:	6878      	ldr	r0, [r7, #4]
 800b7ca:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b7cc:	2300      	movs	r3, #0
}
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	3708      	adds	r7, #8
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	bd80      	pop	{r7, pc}

0800b7d6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b7d6:	b480      	push	{r7}
 800b7d8:	b083      	sub	sp, #12
 800b7da:	af00      	add	r7, sp, #0
 800b7dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b7de:	2300      	movs	r3, #0
}
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	370c      	adds	r7, #12
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ea:	4770      	bx	lr

0800b7ec <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b084      	sub	sp, #16
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2201      	movs	r2, #1
 800b7fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b806:	2b00      	cmp	r3, #0
 800b808:	d00e      	beq.n	800b828 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b810:	685b      	ldr	r3, [r3, #4]
 800b812:	687a      	ldr	r2, [r7, #4]
 800b814:	6852      	ldr	r2, [r2, #4]
 800b816:	b2d2      	uxtb	r2, r2
 800b818:	4611      	mov	r1, r2
 800b81a:	6878      	ldr	r0, [r7, #4]
 800b81c:	4798      	blx	r3
 800b81e:	4603      	mov	r3, r0
 800b820:	2b00      	cmp	r3, #0
 800b822:	d001      	beq.n	800b828 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b824:	2303      	movs	r3, #3
 800b826:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b828:	7bfb      	ldrb	r3, [r7, #15]
}
 800b82a:	4618      	mov	r0, r3
 800b82c:	3710      	adds	r7, #16
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}

0800b832 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b832:	b480      	push	{r7}
 800b834:	b083      	sub	sp, #12
 800b836:	af00      	add	r7, sp, #0
 800b838:	6078      	str	r0, [r7, #4]
 800b83a:	460b      	mov	r3, r1
 800b83c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b83e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b840:	4618      	mov	r0, r3
 800b842:	370c      	adds	r7, #12
 800b844:	46bd      	mov	sp, r7
 800b846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84a:	4770      	bx	lr

0800b84c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b083      	sub	sp, #12
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
 800b854:	460b      	mov	r3, r1
 800b856:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b858:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	370c      	adds	r7, #12
 800b85e:	46bd      	mov	sp, r7
 800b860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b864:	4770      	bx	lr

0800b866 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b866:	b580      	push	{r7, lr}
 800b868:	b086      	sub	sp, #24
 800b86a:	af00      	add	r7, sp, #0
 800b86c:	6078      	str	r0, [r7, #4]
 800b86e:	460b      	mov	r3, r1
 800b870:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b87a:	2300      	movs	r3, #0
 800b87c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	885b      	ldrh	r3, [r3, #2]
 800b882:	b29b      	uxth	r3, r3
 800b884:	68fa      	ldr	r2, [r7, #12]
 800b886:	7812      	ldrb	r2, [r2, #0]
 800b888:	4293      	cmp	r3, r2
 800b88a:	d91f      	bls.n	800b8cc <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	781b      	ldrb	r3, [r3, #0]
 800b890:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b892:	e013      	b.n	800b8bc <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b894:	f107 030a 	add.w	r3, r7, #10
 800b898:	4619      	mov	r1, r3
 800b89a:	6978      	ldr	r0, [r7, #20]
 800b89c:	f000 f81b 	bl	800b8d6 <USBD_GetNextDesc>
 800b8a0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b8a2:	697b      	ldr	r3, [r7, #20]
 800b8a4:	785b      	ldrb	r3, [r3, #1]
 800b8a6:	2b05      	cmp	r3, #5
 800b8a8:	d108      	bne.n	800b8bc <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b8ae:	693b      	ldr	r3, [r7, #16]
 800b8b0:	789b      	ldrb	r3, [r3, #2]
 800b8b2:	78fa      	ldrb	r2, [r7, #3]
 800b8b4:	429a      	cmp	r2, r3
 800b8b6:	d008      	beq.n	800b8ca <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	885b      	ldrh	r3, [r3, #2]
 800b8c0:	b29a      	uxth	r2, r3
 800b8c2:	897b      	ldrh	r3, [r7, #10]
 800b8c4:	429a      	cmp	r2, r3
 800b8c6:	d8e5      	bhi.n	800b894 <USBD_GetEpDesc+0x2e>
 800b8c8:	e000      	b.n	800b8cc <USBD_GetEpDesc+0x66>
          break;
 800b8ca:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b8cc:	693b      	ldr	r3, [r7, #16]
}
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	3718      	adds	r7, #24
 800b8d2:	46bd      	mov	sp, r7
 800b8d4:	bd80      	pop	{r7, pc}

0800b8d6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b8d6:	b480      	push	{r7}
 800b8d8:	b085      	sub	sp, #20
 800b8da:	af00      	add	r7, sp, #0
 800b8dc:	6078      	str	r0, [r7, #4]
 800b8de:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	881b      	ldrh	r3, [r3, #0]
 800b8e8:	68fa      	ldr	r2, [r7, #12]
 800b8ea:	7812      	ldrb	r2, [r2, #0]
 800b8ec:	4413      	add	r3, r2
 800b8ee:	b29a      	uxth	r2, r3
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	781b      	ldrb	r3, [r3, #0]
 800b8f8:	461a      	mov	r2, r3
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b900:	68fb      	ldr	r3, [r7, #12]
}
 800b902:	4618      	mov	r0, r3
 800b904:	3714      	adds	r7, #20
 800b906:	46bd      	mov	sp, r7
 800b908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90c:	4770      	bx	lr

0800b90e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b90e:	b480      	push	{r7}
 800b910:	b087      	sub	sp, #28
 800b912:	af00      	add	r7, sp, #0
 800b914:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b91a:	697b      	ldr	r3, [r7, #20]
 800b91c:	781b      	ldrb	r3, [r3, #0]
 800b91e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b920:	697b      	ldr	r3, [r7, #20]
 800b922:	3301      	adds	r3, #1
 800b924:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b926:	697b      	ldr	r3, [r7, #20]
 800b928:	781b      	ldrb	r3, [r3, #0]
 800b92a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b92c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b930:	021b      	lsls	r3, r3, #8
 800b932:	b21a      	sxth	r2, r3
 800b934:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b938:	4313      	orrs	r3, r2
 800b93a:	b21b      	sxth	r3, r3
 800b93c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b93e:	89fb      	ldrh	r3, [r7, #14]
}
 800b940:	4618      	mov	r0, r3
 800b942:	371c      	adds	r7, #28
 800b944:	46bd      	mov	sp, r7
 800b946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94a:	4770      	bx	lr

0800b94c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b084      	sub	sp, #16
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
 800b954:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b956:	2300      	movs	r3, #0
 800b958:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	781b      	ldrb	r3, [r3, #0]
 800b95e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b962:	2b40      	cmp	r3, #64	@ 0x40
 800b964:	d005      	beq.n	800b972 <USBD_StdDevReq+0x26>
 800b966:	2b40      	cmp	r3, #64	@ 0x40
 800b968:	d857      	bhi.n	800ba1a <USBD_StdDevReq+0xce>
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d00f      	beq.n	800b98e <USBD_StdDevReq+0x42>
 800b96e:	2b20      	cmp	r3, #32
 800b970:	d153      	bne.n	800ba1a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	32ae      	adds	r2, #174	@ 0xae
 800b97c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b980:	689b      	ldr	r3, [r3, #8]
 800b982:	6839      	ldr	r1, [r7, #0]
 800b984:	6878      	ldr	r0, [r7, #4]
 800b986:	4798      	blx	r3
 800b988:	4603      	mov	r3, r0
 800b98a:	73fb      	strb	r3, [r7, #15]
      break;
 800b98c:	e04a      	b.n	800ba24 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	785b      	ldrb	r3, [r3, #1]
 800b992:	2b09      	cmp	r3, #9
 800b994:	d83b      	bhi.n	800ba0e <USBD_StdDevReq+0xc2>
 800b996:	a201      	add	r2, pc, #4	@ (adr r2, 800b99c <USBD_StdDevReq+0x50>)
 800b998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b99c:	0800b9f1 	.word	0x0800b9f1
 800b9a0:	0800ba05 	.word	0x0800ba05
 800b9a4:	0800ba0f 	.word	0x0800ba0f
 800b9a8:	0800b9fb 	.word	0x0800b9fb
 800b9ac:	0800ba0f 	.word	0x0800ba0f
 800b9b0:	0800b9cf 	.word	0x0800b9cf
 800b9b4:	0800b9c5 	.word	0x0800b9c5
 800b9b8:	0800ba0f 	.word	0x0800ba0f
 800b9bc:	0800b9e7 	.word	0x0800b9e7
 800b9c0:	0800b9d9 	.word	0x0800b9d9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b9c4:	6839      	ldr	r1, [r7, #0]
 800b9c6:	6878      	ldr	r0, [r7, #4]
 800b9c8:	f000 fa3c 	bl	800be44 <USBD_GetDescriptor>
          break;
 800b9cc:	e024      	b.n	800ba18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b9ce:	6839      	ldr	r1, [r7, #0]
 800b9d0:	6878      	ldr	r0, [r7, #4]
 800b9d2:	f000 fba1 	bl	800c118 <USBD_SetAddress>
          break;
 800b9d6:	e01f      	b.n	800ba18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b9d8:	6839      	ldr	r1, [r7, #0]
 800b9da:	6878      	ldr	r0, [r7, #4]
 800b9dc:	f000 fbe0 	bl	800c1a0 <USBD_SetConfig>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	73fb      	strb	r3, [r7, #15]
          break;
 800b9e4:	e018      	b.n	800ba18 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b9e6:	6839      	ldr	r1, [r7, #0]
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f000 fc83 	bl	800c2f4 <USBD_GetConfig>
          break;
 800b9ee:	e013      	b.n	800ba18 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b9f0:	6839      	ldr	r1, [r7, #0]
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	f000 fcb4 	bl	800c360 <USBD_GetStatus>
          break;
 800b9f8:	e00e      	b.n	800ba18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b9fa:	6839      	ldr	r1, [r7, #0]
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f000 fce3 	bl	800c3c8 <USBD_SetFeature>
          break;
 800ba02:	e009      	b.n	800ba18 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ba04:	6839      	ldr	r1, [r7, #0]
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f000 fd07 	bl	800c41a <USBD_ClrFeature>
          break;
 800ba0c:	e004      	b.n	800ba18 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ba0e:	6839      	ldr	r1, [r7, #0]
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	f000 fd5e 	bl	800c4d2 <USBD_CtlError>
          break;
 800ba16:	bf00      	nop
      }
      break;
 800ba18:	e004      	b.n	800ba24 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ba1a:	6839      	ldr	r1, [r7, #0]
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	f000 fd58 	bl	800c4d2 <USBD_CtlError>
      break;
 800ba22:	bf00      	nop
  }

  return ret;
 800ba24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba26:	4618      	mov	r0, r3
 800ba28:	3710      	adds	r7, #16
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bd80      	pop	{r7, pc}
 800ba2e:	bf00      	nop

0800ba30 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b084      	sub	sp, #16
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	6078      	str	r0, [r7, #4]
 800ba38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	781b      	ldrb	r3, [r3, #0]
 800ba42:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ba46:	2b40      	cmp	r3, #64	@ 0x40
 800ba48:	d005      	beq.n	800ba56 <USBD_StdItfReq+0x26>
 800ba4a:	2b40      	cmp	r3, #64	@ 0x40
 800ba4c:	d852      	bhi.n	800baf4 <USBD_StdItfReq+0xc4>
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d001      	beq.n	800ba56 <USBD_StdItfReq+0x26>
 800ba52:	2b20      	cmp	r3, #32
 800ba54:	d14e      	bne.n	800baf4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba5c:	b2db      	uxtb	r3, r3
 800ba5e:	3b01      	subs	r3, #1
 800ba60:	2b02      	cmp	r3, #2
 800ba62:	d840      	bhi.n	800bae6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	889b      	ldrh	r3, [r3, #4]
 800ba68:	b2db      	uxtb	r3, r3
 800ba6a:	2b01      	cmp	r3, #1
 800ba6c:	d836      	bhi.n	800badc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	889b      	ldrh	r3, [r3, #4]
 800ba72:	b2db      	uxtb	r3, r3
 800ba74:	4619      	mov	r1, r3
 800ba76:	6878      	ldr	r0, [r7, #4]
 800ba78:	f7ff fedb 	bl	800b832 <USBD_CoreFindIF>
 800ba7c:	4603      	mov	r3, r0
 800ba7e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ba80:	7bbb      	ldrb	r3, [r7, #14]
 800ba82:	2bff      	cmp	r3, #255	@ 0xff
 800ba84:	d01d      	beq.n	800bac2 <USBD_StdItfReq+0x92>
 800ba86:	7bbb      	ldrb	r3, [r7, #14]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d11a      	bne.n	800bac2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ba8c:	7bba      	ldrb	r2, [r7, #14]
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	32ae      	adds	r2, #174	@ 0xae
 800ba92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba96:	689b      	ldr	r3, [r3, #8]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d00f      	beq.n	800babc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ba9c:	7bba      	ldrb	r2, [r7, #14]
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800baa4:	7bba      	ldrb	r2, [r7, #14]
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	32ae      	adds	r2, #174	@ 0xae
 800baaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baae:	689b      	ldr	r3, [r3, #8]
 800bab0:	6839      	ldr	r1, [r7, #0]
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	4798      	blx	r3
 800bab6:	4603      	mov	r3, r0
 800bab8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800baba:	e004      	b.n	800bac6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800babc:	2303      	movs	r3, #3
 800babe:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800bac0:	e001      	b.n	800bac6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800bac2:	2303      	movs	r3, #3
 800bac4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	88db      	ldrh	r3, [r3, #6]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d110      	bne.n	800baf0 <USBD_StdItfReq+0xc0>
 800bace:	7bfb      	ldrb	r3, [r7, #15]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d10d      	bne.n	800baf0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f000 fdd3 	bl	800c680 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bada:	e009      	b.n	800baf0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800badc:	6839      	ldr	r1, [r7, #0]
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	f000 fcf7 	bl	800c4d2 <USBD_CtlError>
          break;
 800bae4:	e004      	b.n	800baf0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800bae6:	6839      	ldr	r1, [r7, #0]
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f000 fcf2 	bl	800c4d2 <USBD_CtlError>
          break;
 800baee:	e000      	b.n	800baf2 <USBD_StdItfReq+0xc2>
          break;
 800baf0:	bf00      	nop
      }
      break;
 800baf2:	e004      	b.n	800bafe <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800baf4:	6839      	ldr	r1, [r7, #0]
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f000 fceb 	bl	800c4d2 <USBD_CtlError>
      break;
 800bafc:	bf00      	nop
  }

  return ret;
 800bafe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	3710      	adds	r7, #16
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}

0800bb08 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b084      	sub	sp, #16
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800bb12:	2300      	movs	r3, #0
 800bb14:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800bb16:	683b      	ldr	r3, [r7, #0]
 800bb18:	889b      	ldrh	r3, [r3, #4]
 800bb1a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	781b      	ldrb	r3, [r3, #0]
 800bb20:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bb24:	2b40      	cmp	r3, #64	@ 0x40
 800bb26:	d007      	beq.n	800bb38 <USBD_StdEPReq+0x30>
 800bb28:	2b40      	cmp	r3, #64	@ 0x40
 800bb2a:	f200 817f 	bhi.w	800be2c <USBD_StdEPReq+0x324>
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d02a      	beq.n	800bb88 <USBD_StdEPReq+0x80>
 800bb32:	2b20      	cmp	r3, #32
 800bb34:	f040 817a 	bne.w	800be2c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800bb38:	7bbb      	ldrb	r3, [r7, #14]
 800bb3a:	4619      	mov	r1, r3
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f7ff fe85 	bl	800b84c <USBD_CoreFindEP>
 800bb42:	4603      	mov	r3, r0
 800bb44:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bb46:	7b7b      	ldrb	r3, [r7, #13]
 800bb48:	2bff      	cmp	r3, #255	@ 0xff
 800bb4a:	f000 8174 	beq.w	800be36 <USBD_StdEPReq+0x32e>
 800bb4e:	7b7b      	ldrb	r3, [r7, #13]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	f040 8170 	bne.w	800be36 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800bb56:	7b7a      	ldrb	r2, [r7, #13]
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800bb5e:	7b7a      	ldrb	r2, [r7, #13]
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	32ae      	adds	r2, #174	@ 0xae
 800bb64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb68:	689b      	ldr	r3, [r3, #8]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	f000 8163 	beq.w	800be36 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800bb70:	7b7a      	ldrb	r2, [r7, #13]
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	32ae      	adds	r2, #174	@ 0xae
 800bb76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb7a:	689b      	ldr	r3, [r3, #8]
 800bb7c:	6839      	ldr	r1, [r7, #0]
 800bb7e:	6878      	ldr	r0, [r7, #4]
 800bb80:	4798      	blx	r3
 800bb82:	4603      	mov	r3, r0
 800bb84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800bb86:	e156      	b.n	800be36 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	785b      	ldrb	r3, [r3, #1]
 800bb8c:	2b03      	cmp	r3, #3
 800bb8e:	d008      	beq.n	800bba2 <USBD_StdEPReq+0x9a>
 800bb90:	2b03      	cmp	r3, #3
 800bb92:	f300 8145 	bgt.w	800be20 <USBD_StdEPReq+0x318>
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	f000 809b 	beq.w	800bcd2 <USBD_StdEPReq+0x1ca>
 800bb9c:	2b01      	cmp	r3, #1
 800bb9e:	d03c      	beq.n	800bc1a <USBD_StdEPReq+0x112>
 800bba0:	e13e      	b.n	800be20 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bba8:	b2db      	uxtb	r3, r3
 800bbaa:	2b02      	cmp	r3, #2
 800bbac:	d002      	beq.n	800bbb4 <USBD_StdEPReq+0xac>
 800bbae:	2b03      	cmp	r3, #3
 800bbb0:	d016      	beq.n	800bbe0 <USBD_StdEPReq+0xd8>
 800bbb2:	e02c      	b.n	800bc0e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bbb4:	7bbb      	ldrb	r3, [r7, #14]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d00d      	beq.n	800bbd6 <USBD_StdEPReq+0xce>
 800bbba:	7bbb      	ldrb	r3, [r7, #14]
 800bbbc:	2b80      	cmp	r3, #128	@ 0x80
 800bbbe:	d00a      	beq.n	800bbd6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bbc0:	7bbb      	ldrb	r3, [r7, #14]
 800bbc2:	4619      	mov	r1, r3
 800bbc4:	6878      	ldr	r0, [r7, #4]
 800bbc6:	f003 faf1 	bl	800f1ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bbca:	2180      	movs	r1, #128	@ 0x80
 800bbcc:	6878      	ldr	r0, [r7, #4]
 800bbce:	f003 faed 	bl	800f1ac <USBD_LL_StallEP>
 800bbd2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bbd4:	e020      	b.n	800bc18 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800bbd6:	6839      	ldr	r1, [r7, #0]
 800bbd8:	6878      	ldr	r0, [r7, #4]
 800bbda:	f000 fc7a 	bl	800c4d2 <USBD_CtlError>
              break;
 800bbde:	e01b      	b.n	800bc18 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	885b      	ldrh	r3, [r3, #2]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d10e      	bne.n	800bc06 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bbe8:	7bbb      	ldrb	r3, [r7, #14]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d00b      	beq.n	800bc06 <USBD_StdEPReq+0xfe>
 800bbee:	7bbb      	ldrb	r3, [r7, #14]
 800bbf0:	2b80      	cmp	r3, #128	@ 0x80
 800bbf2:	d008      	beq.n	800bc06 <USBD_StdEPReq+0xfe>
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	88db      	ldrh	r3, [r3, #6]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d104      	bne.n	800bc06 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bbfc:	7bbb      	ldrb	r3, [r7, #14]
 800bbfe:	4619      	mov	r1, r3
 800bc00:	6878      	ldr	r0, [r7, #4]
 800bc02:	f003 fad3 	bl	800f1ac <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bc06:	6878      	ldr	r0, [r7, #4]
 800bc08:	f000 fd3a 	bl	800c680 <USBD_CtlSendStatus>

              break;
 800bc0c:	e004      	b.n	800bc18 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800bc0e:	6839      	ldr	r1, [r7, #0]
 800bc10:	6878      	ldr	r0, [r7, #4]
 800bc12:	f000 fc5e 	bl	800c4d2 <USBD_CtlError>
              break;
 800bc16:	bf00      	nop
          }
          break;
 800bc18:	e107      	b.n	800be2a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc20:	b2db      	uxtb	r3, r3
 800bc22:	2b02      	cmp	r3, #2
 800bc24:	d002      	beq.n	800bc2c <USBD_StdEPReq+0x124>
 800bc26:	2b03      	cmp	r3, #3
 800bc28:	d016      	beq.n	800bc58 <USBD_StdEPReq+0x150>
 800bc2a:	e04b      	b.n	800bcc4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bc2c:	7bbb      	ldrb	r3, [r7, #14]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d00d      	beq.n	800bc4e <USBD_StdEPReq+0x146>
 800bc32:	7bbb      	ldrb	r3, [r7, #14]
 800bc34:	2b80      	cmp	r3, #128	@ 0x80
 800bc36:	d00a      	beq.n	800bc4e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bc38:	7bbb      	ldrb	r3, [r7, #14]
 800bc3a:	4619      	mov	r1, r3
 800bc3c:	6878      	ldr	r0, [r7, #4]
 800bc3e:	f003 fab5 	bl	800f1ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bc42:	2180      	movs	r1, #128	@ 0x80
 800bc44:	6878      	ldr	r0, [r7, #4]
 800bc46:	f003 fab1 	bl	800f1ac <USBD_LL_StallEP>
 800bc4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bc4c:	e040      	b.n	800bcd0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800bc4e:	6839      	ldr	r1, [r7, #0]
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	f000 fc3e 	bl	800c4d2 <USBD_CtlError>
              break;
 800bc56:	e03b      	b.n	800bcd0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	885b      	ldrh	r3, [r3, #2]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d136      	bne.n	800bcce <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bc60:	7bbb      	ldrb	r3, [r7, #14]
 800bc62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d004      	beq.n	800bc74 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bc6a:	7bbb      	ldrb	r3, [r7, #14]
 800bc6c:	4619      	mov	r1, r3
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f003 fabb 	bl	800f1ea <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f000 fd03 	bl	800c680 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800bc7a:	7bbb      	ldrb	r3, [r7, #14]
 800bc7c:	4619      	mov	r1, r3
 800bc7e:	6878      	ldr	r0, [r7, #4]
 800bc80:	f7ff fde4 	bl	800b84c <USBD_CoreFindEP>
 800bc84:	4603      	mov	r3, r0
 800bc86:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bc88:	7b7b      	ldrb	r3, [r7, #13]
 800bc8a:	2bff      	cmp	r3, #255	@ 0xff
 800bc8c:	d01f      	beq.n	800bcce <USBD_StdEPReq+0x1c6>
 800bc8e:	7b7b      	ldrb	r3, [r7, #13]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d11c      	bne.n	800bcce <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800bc94:	7b7a      	ldrb	r2, [r7, #13]
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800bc9c:	7b7a      	ldrb	r2, [r7, #13]
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	32ae      	adds	r2, #174	@ 0xae
 800bca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bca6:	689b      	ldr	r3, [r3, #8]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d010      	beq.n	800bcce <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bcac:	7b7a      	ldrb	r2, [r7, #13]
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	32ae      	adds	r2, #174	@ 0xae
 800bcb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcb6:	689b      	ldr	r3, [r3, #8]
 800bcb8:	6839      	ldr	r1, [r7, #0]
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	4798      	blx	r3
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800bcc2:	e004      	b.n	800bcce <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800bcc4:	6839      	ldr	r1, [r7, #0]
 800bcc6:	6878      	ldr	r0, [r7, #4]
 800bcc8:	f000 fc03 	bl	800c4d2 <USBD_CtlError>
              break;
 800bccc:	e000      	b.n	800bcd0 <USBD_StdEPReq+0x1c8>
              break;
 800bcce:	bf00      	nop
          }
          break;
 800bcd0:	e0ab      	b.n	800be2a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcd8:	b2db      	uxtb	r3, r3
 800bcda:	2b02      	cmp	r3, #2
 800bcdc:	d002      	beq.n	800bce4 <USBD_StdEPReq+0x1dc>
 800bcde:	2b03      	cmp	r3, #3
 800bce0:	d032      	beq.n	800bd48 <USBD_StdEPReq+0x240>
 800bce2:	e097      	b.n	800be14 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bce4:	7bbb      	ldrb	r3, [r7, #14]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d007      	beq.n	800bcfa <USBD_StdEPReq+0x1f2>
 800bcea:	7bbb      	ldrb	r3, [r7, #14]
 800bcec:	2b80      	cmp	r3, #128	@ 0x80
 800bcee:	d004      	beq.n	800bcfa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800bcf0:	6839      	ldr	r1, [r7, #0]
 800bcf2:	6878      	ldr	r0, [r7, #4]
 800bcf4:	f000 fbed 	bl	800c4d2 <USBD_CtlError>
                break;
 800bcf8:	e091      	b.n	800be1e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bcfa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	da0b      	bge.n	800bd1a <USBD_StdEPReq+0x212>
 800bd02:	7bbb      	ldrb	r3, [r7, #14]
 800bd04:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bd08:	4613      	mov	r3, r2
 800bd0a:	009b      	lsls	r3, r3, #2
 800bd0c:	4413      	add	r3, r2
 800bd0e:	009b      	lsls	r3, r3, #2
 800bd10:	3310      	adds	r3, #16
 800bd12:	687a      	ldr	r2, [r7, #4]
 800bd14:	4413      	add	r3, r2
 800bd16:	3304      	adds	r3, #4
 800bd18:	e00b      	b.n	800bd32 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bd1a:	7bbb      	ldrb	r3, [r7, #14]
 800bd1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd20:	4613      	mov	r3, r2
 800bd22:	009b      	lsls	r3, r3, #2
 800bd24:	4413      	add	r3, r2
 800bd26:	009b      	lsls	r3, r3, #2
 800bd28:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bd2c:	687a      	ldr	r2, [r7, #4]
 800bd2e:	4413      	add	r3, r2
 800bd30:	3304      	adds	r3, #4
 800bd32:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	2200      	movs	r2, #0
 800bd38:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bd3a:	68bb      	ldr	r3, [r7, #8]
 800bd3c:	2202      	movs	r2, #2
 800bd3e:	4619      	mov	r1, r3
 800bd40:	6878      	ldr	r0, [r7, #4]
 800bd42:	f000 fc43 	bl	800c5cc <USBD_CtlSendData>
              break;
 800bd46:	e06a      	b.n	800be1e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bd48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	da11      	bge.n	800bd74 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bd50:	7bbb      	ldrb	r3, [r7, #14]
 800bd52:	f003 020f 	and.w	r2, r3, #15
 800bd56:	6879      	ldr	r1, [r7, #4]
 800bd58:	4613      	mov	r3, r2
 800bd5a:	009b      	lsls	r3, r3, #2
 800bd5c:	4413      	add	r3, r2
 800bd5e:	009b      	lsls	r3, r3, #2
 800bd60:	440b      	add	r3, r1
 800bd62:	3324      	adds	r3, #36	@ 0x24
 800bd64:	881b      	ldrh	r3, [r3, #0]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d117      	bne.n	800bd9a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800bd6a:	6839      	ldr	r1, [r7, #0]
 800bd6c:	6878      	ldr	r0, [r7, #4]
 800bd6e:	f000 fbb0 	bl	800c4d2 <USBD_CtlError>
                  break;
 800bd72:	e054      	b.n	800be1e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bd74:	7bbb      	ldrb	r3, [r7, #14]
 800bd76:	f003 020f 	and.w	r2, r3, #15
 800bd7a:	6879      	ldr	r1, [r7, #4]
 800bd7c:	4613      	mov	r3, r2
 800bd7e:	009b      	lsls	r3, r3, #2
 800bd80:	4413      	add	r3, r2
 800bd82:	009b      	lsls	r3, r3, #2
 800bd84:	440b      	add	r3, r1
 800bd86:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bd8a:	881b      	ldrh	r3, [r3, #0]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d104      	bne.n	800bd9a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800bd90:	6839      	ldr	r1, [r7, #0]
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f000 fb9d 	bl	800c4d2 <USBD_CtlError>
                  break;
 800bd98:	e041      	b.n	800be1e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bd9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	da0b      	bge.n	800bdba <USBD_StdEPReq+0x2b2>
 800bda2:	7bbb      	ldrb	r3, [r7, #14]
 800bda4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bda8:	4613      	mov	r3, r2
 800bdaa:	009b      	lsls	r3, r3, #2
 800bdac:	4413      	add	r3, r2
 800bdae:	009b      	lsls	r3, r3, #2
 800bdb0:	3310      	adds	r3, #16
 800bdb2:	687a      	ldr	r2, [r7, #4]
 800bdb4:	4413      	add	r3, r2
 800bdb6:	3304      	adds	r3, #4
 800bdb8:	e00b      	b.n	800bdd2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bdba:	7bbb      	ldrb	r3, [r7, #14]
 800bdbc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bdc0:	4613      	mov	r3, r2
 800bdc2:	009b      	lsls	r3, r3, #2
 800bdc4:	4413      	add	r3, r2
 800bdc6:	009b      	lsls	r3, r3, #2
 800bdc8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bdcc:	687a      	ldr	r2, [r7, #4]
 800bdce:	4413      	add	r3, r2
 800bdd0:	3304      	adds	r3, #4
 800bdd2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bdd4:	7bbb      	ldrb	r3, [r7, #14]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d002      	beq.n	800bde0 <USBD_StdEPReq+0x2d8>
 800bdda:	7bbb      	ldrb	r3, [r7, #14]
 800bddc:	2b80      	cmp	r3, #128	@ 0x80
 800bdde:	d103      	bne.n	800bde8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	2200      	movs	r2, #0
 800bde4:	601a      	str	r2, [r3, #0]
 800bde6:	e00e      	b.n	800be06 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bde8:	7bbb      	ldrb	r3, [r7, #14]
 800bdea:	4619      	mov	r1, r3
 800bdec:	6878      	ldr	r0, [r7, #4]
 800bdee:	f003 fa1b 	bl	800f228 <USBD_LL_IsStallEP>
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d003      	beq.n	800be00 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	2201      	movs	r2, #1
 800bdfc:	601a      	str	r2, [r3, #0]
 800bdfe:	e002      	b.n	800be06 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	2200      	movs	r2, #0
 800be04:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800be06:	68bb      	ldr	r3, [r7, #8]
 800be08:	2202      	movs	r2, #2
 800be0a:	4619      	mov	r1, r3
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f000 fbdd 	bl	800c5cc <USBD_CtlSendData>
              break;
 800be12:	e004      	b.n	800be1e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800be14:	6839      	ldr	r1, [r7, #0]
 800be16:	6878      	ldr	r0, [r7, #4]
 800be18:	f000 fb5b 	bl	800c4d2 <USBD_CtlError>
              break;
 800be1c:	bf00      	nop
          }
          break;
 800be1e:	e004      	b.n	800be2a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800be20:	6839      	ldr	r1, [r7, #0]
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f000 fb55 	bl	800c4d2 <USBD_CtlError>
          break;
 800be28:	bf00      	nop
      }
      break;
 800be2a:	e005      	b.n	800be38 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800be2c:	6839      	ldr	r1, [r7, #0]
 800be2e:	6878      	ldr	r0, [r7, #4]
 800be30:	f000 fb4f 	bl	800c4d2 <USBD_CtlError>
      break;
 800be34:	e000      	b.n	800be38 <USBD_StdEPReq+0x330>
      break;
 800be36:	bf00      	nop
  }

  return ret;
 800be38:	7bfb      	ldrb	r3, [r7, #15]
}
 800be3a:	4618      	mov	r0, r3
 800be3c:	3710      	adds	r7, #16
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}
	...

0800be44 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b084      	sub	sp, #16
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
 800be4c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800be4e:	2300      	movs	r3, #0
 800be50:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800be52:	2300      	movs	r3, #0
 800be54:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800be56:	2300      	movs	r3, #0
 800be58:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	885b      	ldrh	r3, [r3, #2]
 800be5e:	0a1b      	lsrs	r3, r3, #8
 800be60:	b29b      	uxth	r3, r3
 800be62:	3b01      	subs	r3, #1
 800be64:	2b06      	cmp	r3, #6
 800be66:	f200 8128 	bhi.w	800c0ba <USBD_GetDescriptor+0x276>
 800be6a:	a201      	add	r2, pc, #4	@ (adr r2, 800be70 <USBD_GetDescriptor+0x2c>)
 800be6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be70:	0800be8d 	.word	0x0800be8d
 800be74:	0800bea5 	.word	0x0800bea5
 800be78:	0800bee5 	.word	0x0800bee5
 800be7c:	0800c0bb 	.word	0x0800c0bb
 800be80:	0800c0bb 	.word	0x0800c0bb
 800be84:	0800c05b 	.word	0x0800c05b
 800be88:	0800c087 	.word	0x0800c087
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	687a      	ldr	r2, [r7, #4]
 800be96:	7c12      	ldrb	r2, [r2, #16]
 800be98:	f107 0108 	add.w	r1, r7, #8
 800be9c:	4610      	mov	r0, r2
 800be9e:	4798      	blx	r3
 800bea0:	60f8      	str	r0, [r7, #12]
      break;
 800bea2:	e112      	b.n	800c0ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	7c1b      	ldrb	r3, [r3, #16]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d10d      	bne.n	800bec8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800beb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800beb4:	f107 0208 	add.w	r2, r7, #8
 800beb8:	4610      	mov	r0, r2
 800beba:	4798      	blx	r3
 800bebc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	3301      	adds	r3, #1
 800bec2:	2202      	movs	r2, #2
 800bec4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bec6:	e100      	b.n	800c0ca <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bed0:	f107 0208 	add.w	r2, r7, #8
 800bed4:	4610      	mov	r0, r2
 800bed6:	4798      	blx	r3
 800bed8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	3301      	adds	r3, #1
 800bede:	2202      	movs	r2, #2
 800bee0:	701a      	strb	r2, [r3, #0]
      break;
 800bee2:	e0f2      	b.n	800c0ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	885b      	ldrh	r3, [r3, #2]
 800bee8:	b2db      	uxtb	r3, r3
 800beea:	2b05      	cmp	r3, #5
 800beec:	f200 80ac 	bhi.w	800c048 <USBD_GetDescriptor+0x204>
 800bef0:	a201      	add	r2, pc, #4	@ (adr r2, 800bef8 <USBD_GetDescriptor+0xb4>)
 800bef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bef6:	bf00      	nop
 800bef8:	0800bf11 	.word	0x0800bf11
 800befc:	0800bf45 	.word	0x0800bf45
 800bf00:	0800bf79 	.word	0x0800bf79
 800bf04:	0800bfad 	.word	0x0800bfad
 800bf08:	0800bfe1 	.word	0x0800bfe1
 800bf0c:	0800c015 	.word	0x0800c015
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf16:	685b      	ldr	r3, [r3, #4]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d00b      	beq.n	800bf34 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf22:	685b      	ldr	r3, [r3, #4]
 800bf24:	687a      	ldr	r2, [r7, #4]
 800bf26:	7c12      	ldrb	r2, [r2, #16]
 800bf28:	f107 0108 	add.w	r1, r7, #8
 800bf2c:	4610      	mov	r0, r2
 800bf2e:	4798      	blx	r3
 800bf30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf32:	e091      	b.n	800c058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf34:	6839      	ldr	r1, [r7, #0]
 800bf36:	6878      	ldr	r0, [r7, #4]
 800bf38:	f000 facb 	bl	800c4d2 <USBD_CtlError>
            err++;
 800bf3c:	7afb      	ldrb	r3, [r7, #11]
 800bf3e:	3301      	adds	r3, #1
 800bf40:	72fb      	strb	r3, [r7, #11]
          break;
 800bf42:	e089      	b.n	800c058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf4a:	689b      	ldr	r3, [r3, #8]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d00b      	beq.n	800bf68 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf56:	689b      	ldr	r3, [r3, #8]
 800bf58:	687a      	ldr	r2, [r7, #4]
 800bf5a:	7c12      	ldrb	r2, [r2, #16]
 800bf5c:	f107 0108 	add.w	r1, r7, #8
 800bf60:	4610      	mov	r0, r2
 800bf62:	4798      	blx	r3
 800bf64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf66:	e077      	b.n	800c058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf68:	6839      	ldr	r1, [r7, #0]
 800bf6a:	6878      	ldr	r0, [r7, #4]
 800bf6c:	f000 fab1 	bl	800c4d2 <USBD_CtlError>
            err++;
 800bf70:	7afb      	ldrb	r3, [r7, #11]
 800bf72:	3301      	adds	r3, #1
 800bf74:	72fb      	strb	r3, [r7, #11]
          break;
 800bf76:	e06f      	b.n	800c058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf7e:	68db      	ldr	r3, [r3, #12]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d00b      	beq.n	800bf9c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bf8a:	68db      	ldr	r3, [r3, #12]
 800bf8c:	687a      	ldr	r2, [r7, #4]
 800bf8e:	7c12      	ldrb	r2, [r2, #16]
 800bf90:	f107 0108 	add.w	r1, r7, #8
 800bf94:	4610      	mov	r0, r2
 800bf96:	4798      	blx	r3
 800bf98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf9a:	e05d      	b.n	800c058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf9c:	6839      	ldr	r1, [r7, #0]
 800bf9e:	6878      	ldr	r0, [r7, #4]
 800bfa0:	f000 fa97 	bl	800c4d2 <USBD_CtlError>
            err++;
 800bfa4:	7afb      	ldrb	r3, [r7, #11]
 800bfa6:	3301      	adds	r3, #1
 800bfa8:	72fb      	strb	r3, [r7, #11]
          break;
 800bfaa:	e055      	b.n	800c058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bfb2:	691b      	ldr	r3, [r3, #16]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d00b      	beq.n	800bfd0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bfbe:	691b      	ldr	r3, [r3, #16]
 800bfc0:	687a      	ldr	r2, [r7, #4]
 800bfc2:	7c12      	ldrb	r2, [r2, #16]
 800bfc4:	f107 0108 	add.w	r1, r7, #8
 800bfc8:	4610      	mov	r0, r2
 800bfca:	4798      	blx	r3
 800bfcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bfce:	e043      	b.n	800c058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bfd0:	6839      	ldr	r1, [r7, #0]
 800bfd2:	6878      	ldr	r0, [r7, #4]
 800bfd4:	f000 fa7d 	bl	800c4d2 <USBD_CtlError>
            err++;
 800bfd8:	7afb      	ldrb	r3, [r7, #11]
 800bfda:	3301      	adds	r3, #1
 800bfdc:	72fb      	strb	r3, [r7, #11]
          break;
 800bfde:	e03b      	b.n	800c058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bfe6:	695b      	ldr	r3, [r3, #20]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d00b      	beq.n	800c004 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bff2:	695b      	ldr	r3, [r3, #20]
 800bff4:	687a      	ldr	r2, [r7, #4]
 800bff6:	7c12      	ldrb	r2, [r2, #16]
 800bff8:	f107 0108 	add.w	r1, r7, #8
 800bffc:	4610      	mov	r0, r2
 800bffe:	4798      	blx	r3
 800c000:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c002:	e029      	b.n	800c058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c004:	6839      	ldr	r1, [r7, #0]
 800c006:	6878      	ldr	r0, [r7, #4]
 800c008:	f000 fa63 	bl	800c4d2 <USBD_CtlError>
            err++;
 800c00c:	7afb      	ldrb	r3, [r7, #11]
 800c00e:	3301      	adds	r3, #1
 800c010:	72fb      	strb	r3, [r7, #11]
          break;
 800c012:	e021      	b.n	800c058 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c01a:	699b      	ldr	r3, [r3, #24]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d00b      	beq.n	800c038 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c026:	699b      	ldr	r3, [r3, #24]
 800c028:	687a      	ldr	r2, [r7, #4]
 800c02a:	7c12      	ldrb	r2, [r2, #16]
 800c02c:	f107 0108 	add.w	r1, r7, #8
 800c030:	4610      	mov	r0, r2
 800c032:	4798      	blx	r3
 800c034:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c036:	e00f      	b.n	800c058 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c038:	6839      	ldr	r1, [r7, #0]
 800c03a:	6878      	ldr	r0, [r7, #4]
 800c03c:	f000 fa49 	bl	800c4d2 <USBD_CtlError>
            err++;
 800c040:	7afb      	ldrb	r3, [r7, #11]
 800c042:	3301      	adds	r3, #1
 800c044:	72fb      	strb	r3, [r7, #11]
          break;
 800c046:	e007      	b.n	800c058 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c048:	6839      	ldr	r1, [r7, #0]
 800c04a:	6878      	ldr	r0, [r7, #4]
 800c04c:	f000 fa41 	bl	800c4d2 <USBD_CtlError>
          err++;
 800c050:	7afb      	ldrb	r3, [r7, #11]
 800c052:	3301      	adds	r3, #1
 800c054:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c056:	bf00      	nop
      }
      break;
 800c058:	e037      	b.n	800c0ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	7c1b      	ldrb	r3, [r3, #16]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d109      	bne.n	800c076 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c068:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c06a:	f107 0208 	add.w	r2, r7, #8
 800c06e:	4610      	mov	r0, r2
 800c070:	4798      	blx	r3
 800c072:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c074:	e029      	b.n	800c0ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c076:	6839      	ldr	r1, [r7, #0]
 800c078:	6878      	ldr	r0, [r7, #4]
 800c07a:	f000 fa2a 	bl	800c4d2 <USBD_CtlError>
        err++;
 800c07e:	7afb      	ldrb	r3, [r7, #11]
 800c080:	3301      	adds	r3, #1
 800c082:	72fb      	strb	r3, [r7, #11]
      break;
 800c084:	e021      	b.n	800c0ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	7c1b      	ldrb	r3, [r3, #16]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d10d      	bne.n	800c0aa <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c096:	f107 0208 	add.w	r2, r7, #8
 800c09a:	4610      	mov	r0, r2
 800c09c:	4798      	blx	r3
 800c09e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	3301      	adds	r3, #1
 800c0a4:	2207      	movs	r2, #7
 800c0a6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c0a8:	e00f      	b.n	800c0ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c0aa:	6839      	ldr	r1, [r7, #0]
 800c0ac:	6878      	ldr	r0, [r7, #4]
 800c0ae:	f000 fa10 	bl	800c4d2 <USBD_CtlError>
        err++;
 800c0b2:	7afb      	ldrb	r3, [r7, #11]
 800c0b4:	3301      	adds	r3, #1
 800c0b6:	72fb      	strb	r3, [r7, #11]
      break;
 800c0b8:	e007      	b.n	800c0ca <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c0ba:	6839      	ldr	r1, [r7, #0]
 800c0bc:	6878      	ldr	r0, [r7, #4]
 800c0be:	f000 fa08 	bl	800c4d2 <USBD_CtlError>
      err++;
 800c0c2:	7afb      	ldrb	r3, [r7, #11]
 800c0c4:	3301      	adds	r3, #1
 800c0c6:	72fb      	strb	r3, [r7, #11]
      break;
 800c0c8:	bf00      	nop
  }

  if (err != 0U)
 800c0ca:	7afb      	ldrb	r3, [r7, #11]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d11e      	bne.n	800c10e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	88db      	ldrh	r3, [r3, #6]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d016      	beq.n	800c106 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c0d8:	893b      	ldrh	r3, [r7, #8]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d00e      	beq.n	800c0fc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c0de:	683b      	ldr	r3, [r7, #0]
 800c0e0:	88da      	ldrh	r2, [r3, #6]
 800c0e2:	893b      	ldrh	r3, [r7, #8]
 800c0e4:	4293      	cmp	r3, r2
 800c0e6:	bf28      	it	cs
 800c0e8:	4613      	movcs	r3, r2
 800c0ea:	b29b      	uxth	r3, r3
 800c0ec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c0ee:	893b      	ldrh	r3, [r7, #8]
 800c0f0:	461a      	mov	r2, r3
 800c0f2:	68f9      	ldr	r1, [r7, #12]
 800c0f4:	6878      	ldr	r0, [r7, #4]
 800c0f6:	f000 fa69 	bl	800c5cc <USBD_CtlSendData>
 800c0fa:	e009      	b.n	800c110 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c0fc:	6839      	ldr	r1, [r7, #0]
 800c0fe:	6878      	ldr	r0, [r7, #4]
 800c100:	f000 f9e7 	bl	800c4d2 <USBD_CtlError>
 800c104:	e004      	b.n	800c110 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c106:	6878      	ldr	r0, [r7, #4]
 800c108:	f000 faba 	bl	800c680 <USBD_CtlSendStatus>
 800c10c:	e000      	b.n	800c110 <USBD_GetDescriptor+0x2cc>
    return;
 800c10e:	bf00      	nop
  }
}
 800c110:	3710      	adds	r7, #16
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}
 800c116:	bf00      	nop

0800c118 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b084      	sub	sp, #16
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
 800c120:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	889b      	ldrh	r3, [r3, #4]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d131      	bne.n	800c18e <USBD_SetAddress+0x76>
 800c12a:	683b      	ldr	r3, [r7, #0]
 800c12c:	88db      	ldrh	r3, [r3, #6]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d12d      	bne.n	800c18e <USBD_SetAddress+0x76>
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	885b      	ldrh	r3, [r3, #2]
 800c136:	2b7f      	cmp	r3, #127	@ 0x7f
 800c138:	d829      	bhi.n	800c18e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c13a:	683b      	ldr	r3, [r7, #0]
 800c13c:	885b      	ldrh	r3, [r3, #2]
 800c13e:	b2db      	uxtb	r3, r3
 800c140:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c144:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c14c:	b2db      	uxtb	r3, r3
 800c14e:	2b03      	cmp	r3, #3
 800c150:	d104      	bne.n	800c15c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c152:	6839      	ldr	r1, [r7, #0]
 800c154:	6878      	ldr	r0, [r7, #4]
 800c156:	f000 f9bc 	bl	800c4d2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c15a:	e01d      	b.n	800c198 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	7bfa      	ldrb	r2, [r7, #15]
 800c160:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c164:	7bfb      	ldrb	r3, [r7, #15]
 800c166:	4619      	mov	r1, r3
 800c168:	6878      	ldr	r0, [r7, #4]
 800c16a:	f003 f889 	bl	800f280 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c16e:	6878      	ldr	r0, [r7, #4]
 800c170:	f000 fa86 	bl	800c680 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c174:	7bfb      	ldrb	r3, [r7, #15]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d004      	beq.n	800c184 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	2202      	movs	r2, #2
 800c17e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c182:	e009      	b.n	800c198 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2201      	movs	r2, #1
 800c188:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c18c:	e004      	b.n	800c198 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c18e:	6839      	ldr	r1, [r7, #0]
 800c190:	6878      	ldr	r0, [r7, #4]
 800c192:	f000 f99e 	bl	800c4d2 <USBD_CtlError>
  }
}
 800c196:	bf00      	nop
 800c198:	bf00      	nop
 800c19a:	3710      	adds	r7, #16
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}

0800c1a0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	b084      	sub	sp, #16
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
 800c1a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c1ae:	683b      	ldr	r3, [r7, #0]
 800c1b0:	885b      	ldrh	r3, [r3, #2]
 800c1b2:	b2da      	uxtb	r2, r3
 800c1b4:	4b4e      	ldr	r3, [pc, #312]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c1b6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c1b8:	4b4d      	ldr	r3, [pc, #308]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c1ba:	781b      	ldrb	r3, [r3, #0]
 800c1bc:	2b01      	cmp	r3, #1
 800c1be:	d905      	bls.n	800c1cc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c1c0:	6839      	ldr	r1, [r7, #0]
 800c1c2:	6878      	ldr	r0, [r7, #4]
 800c1c4:	f000 f985 	bl	800c4d2 <USBD_CtlError>
    return USBD_FAIL;
 800c1c8:	2303      	movs	r3, #3
 800c1ca:	e08c      	b.n	800c2e6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c1d2:	b2db      	uxtb	r3, r3
 800c1d4:	2b02      	cmp	r3, #2
 800c1d6:	d002      	beq.n	800c1de <USBD_SetConfig+0x3e>
 800c1d8:	2b03      	cmp	r3, #3
 800c1da:	d029      	beq.n	800c230 <USBD_SetConfig+0x90>
 800c1dc:	e075      	b.n	800c2ca <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c1de:	4b44      	ldr	r3, [pc, #272]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c1e0:	781b      	ldrb	r3, [r3, #0]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d020      	beq.n	800c228 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c1e6:	4b42      	ldr	r3, [pc, #264]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c1e8:	781b      	ldrb	r3, [r3, #0]
 800c1ea:	461a      	mov	r2, r3
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c1f0:	4b3f      	ldr	r3, [pc, #252]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c1f2:	781b      	ldrb	r3, [r3, #0]
 800c1f4:	4619      	mov	r1, r3
 800c1f6:	6878      	ldr	r0, [r7, #4]
 800c1f8:	f7fe ffe3 	bl	800b1c2 <USBD_SetClassConfig>
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c200:	7bfb      	ldrb	r3, [r7, #15]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d008      	beq.n	800c218 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c206:	6839      	ldr	r1, [r7, #0]
 800c208:	6878      	ldr	r0, [r7, #4]
 800c20a:	f000 f962 	bl	800c4d2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2202      	movs	r2, #2
 800c212:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c216:	e065      	b.n	800c2e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f000 fa31 	bl	800c680 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	2203      	movs	r2, #3
 800c222:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c226:	e05d      	b.n	800c2e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f000 fa29 	bl	800c680 <USBD_CtlSendStatus>
      break;
 800c22e:	e059      	b.n	800c2e4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c230:	4b2f      	ldr	r3, [pc, #188]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c232:	781b      	ldrb	r3, [r3, #0]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d112      	bne.n	800c25e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	2202      	movs	r2, #2
 800c23c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c240:	4b2b      	ldr	r3, [pc, #172]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c242:	781b      	ldrb	r3, [r3, #0]
 800c244:	461a      	mov	r2, r3
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c24a:	4b29      	ldr	r3, [pc, #164]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c24c:	781b      	ldrb	r3, [r3, #0]
 800c24e:	4619      	mov	r1, r3
 800c250:	6878      	ldr	r0, [r7, #4]
 800c252:	f7fe ffd2 	bl	800b1fa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c256:	6878      	ldr	r0, [r7, #4]
 800c258:	f000 fa12 	bl	800c680 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c25c:	e042      	b.n	800c2e4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c25e:	4b24      	ldr	r3, [pc, #144]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c260:	781b      	ldrb	r3, [r3, #0]
 800c262:	461a      	mov	r2, r3
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	685b      	ldr	r3, [r3, #4]
 800c268:	429a      	cmp	r2, r3
 800c26a:	d02a      	beq.n	800c2c2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	685b      	ldr	r3, [r3, #4]
 800c270:	b2db      	uxtb	r3, r3
 800c272:	4619      	mov	r1, r3
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f7fe ffc0 	bl	800b1fa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c27a:	4b1d      	ldr	r3, [pc, #116]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c27c:	781b      	ldrb	r3, [r3, #0]
 800c27e:	461a      	mov	r2, r3
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c284:	4b1a      	ldr	r3, [pc, #104]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c286:	781b      	ldrb	r3, [r3, #0]
 800c288:	4619      	mov	r1, r3
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f7fe ff99 	bl	800b1c2 <USBD_SetClassConfig>
 800c290:	4603      	mov	r3, r0
 800c292:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c294:	7bfb      	ldrb	r3, [r7, #15]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d00f      	beq.n	800c2ba <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c29a:	6839      	ldr	r1, [r7, #0]
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f000 f918 	bl	800c4d2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	685b      	ldr	r3, [r3, #4]
 800c2a6:	b2db      	uxtb	r3, r3
 800c2a8:	4619      	mov	r1, r3
 800c2aa:	6878      	ldr	r0, [r7, #4]
 800c2ac:	f7fe ffa5 	bl	800b1fa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2202      	movs	r2, #2
 800c2b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c2b8:	e014      	b.n	800c2e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c2ba:	6878      	ldr	r0, [r7, #4]
 800c2bc:	f000 f9e0 	bl	800c680 <USBD_CtlSendStatus>
      break;
 800c2c0:	e010      	b.n	800c2e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f000 f9dc 	bl	800c680 <USBD_CtlSendStatus>
      break;
 800c2c8:	e00c      	b.n	800c2e4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c2ca:	6839      	ldr	r1, [r7, #0]
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f000 f900 	bl	800c4d2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c2d2:	4b07      	ldr	r3, [pc, #28]	@ (800c2f0 <USBD_SetConfig+0x150>)
 800c2d4:	781b      	ldrb	r3, [r3, #0]
 800c2d6:	4619      	mov	r1, r3
 800c2d8:	6878      	ldr	r0, [r7, #4]
 800c2da:	f7fe ff8e 	bl	800b1fa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c2de:	2303      	movs	r3, #3
 800c2e0:	73fb      	strb	r3, [r7, #15]
      break;
 800c2e2:	bf00      	nop
  }

  return ret;
 800c2e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	3710      	adds	r7, #16
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	bd80      	pop	{r7, pc}
 800c2ee:	bf00      	nop
 800c2f0:	2000040c 	.word	0x2000040c

0800c2f4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b082      	sub	sp, #8
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
 800c2fc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	88db      	ldrh	r3, [r3, #6]
 800c302:	2b01      	cmp	r3, #1
 800c304:	d004      	beq.n	800c310 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c306:	6839      	ldr	r1, [r7, #0]
 800c308:	6878      	ldr	r0, [r7, #4]
 800c30a:	f000 f8e2 	bl	800c4d2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c30e:	e023      	b.n	800c358 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c316:	b2db      	uxtb	r3, r3
 800c318:	2b02      	cmp	r3, #2
 800c31a:	dc02      	bgt.n	800c322 <USBD_GetConfig+0x2e>
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	dc03      	bgt.n	800c328 <USBD_GetConfig+0x34>
 800c320:	e015      	b.n	800c34e <USBD_GetConfig+0x5a>
 800c322:	2b03      	cmp	r3, #3
 800c324:	d00b      	beq.n	800c33e <USBD_GetConfig+0x4a>
 800c326:	e012      	b.n	800c34e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2200      	movs	r2, #0
 800c32c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	3308      	adds	r3, #8
 800c332:	2201      	movs	r2, #1
 800c334:	4619      	mov	r1, r3
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	f000 f948 	bl	800c5cc <USBD_CtlSendData>
        break;
 800c33c:	e00c      	b.n	800c358 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	3304      	adds	r3, #4
 800c342:	2201      	movs	r2, #1
 800c344:	4619      	mov	r1, r3
 800c346:	6878      	ldr	r0, [r7, #4]
 800c348:	f000 f940 	bl	800c5cc <USBD_CtlSendData>
        break;
 800c34c:	e004      	b.n	800c358 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c34e:	6839      	ldr	r1, [r7, #0]
 800c350:	6878      	ldr	r0, [r7, #4]
 800c352:	f000 f8be 	bl	800c4d2 <USBD_CtlError>
        break;
 800c356:	bf00      	nop
}
 800c358:	bf00      	nop
 800c35a:	3708      	adds	r7, #8
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}

0800c360 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b082      	sub	sp, #8
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
 800c368:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c370:	b2db      	uxtb	r3, r3
 800c372:	3b01      	subs	r3, #1
 800c374:	2b02      	cmp	r3, #2
 800c376:	d81e      	bhi.n	800c3b6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	88db      	ldrh	r3, [r3, #6]
 800c37c:	2b02      	cmp	r3, #2
 800c37e:	d004      	beq.n	800c38a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c380:	6839      	ldr	r1, [r7, #0]
 800c382:	6878      	ldr	r0, [r7, #4]
 800c384:	f000 f8a5 	bl	800c4d2 <USBD_CtlError>
        break;
 800c388:	e01a      	b.n	800c3c0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2201      	movs	r2, #1
 800c38e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c396:	2b00      	cmp	r3, #0
 800c398:	d005      	beq.n	800c3a6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	68db      	ldr	r3, [r3, #12]
 800c39e:	f043 0202 	orr.w	r2, r3, #2
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	330c      	adds	r3, #12
 800c3aa:	2202      	movs	r2, #2
 800c3ac:	4619      	mov	r1, r3
 800c3ae:	6878      	ldr	r0, [r7, #4]
 800c3b0:	f000 f90c 	bl	800c5cc <USBD_CtlSendData>
      break;
 800c3b4:	e004      	b.n	800c3c0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c3b6:	6839      	ldr	r1, [r7, #0]
 800c3b8:	6878      	ldr	r0, [r7, #4]
 800c3ba:	f000 f88a 	bl	800c4d2 <USBD_CtlError>
      break;
 800c3be:	bf00      	nop
  }
}
 800c3c0:	bf00      	nop
 800c3c2:	3708      	adds	r7, #8
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	bd80      	pop	{r7, pc}

0800c3c8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b082      	sub	sp, #8
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
 800c3d0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	885b      	ldrh	r3, [r3, #2]
 800c3d6:	2b01      	cmp	r3, #1
 800c3d8:	d107      	bne.n	800c3ea <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	2201      	movs	r2, #1
 800c3de:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f000 f94c 	bl	800c680 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c3e8:	e013      	b.n	800c412 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c3ea:	683b      	ldr	r3, [r7, #0]
 800c3ec:	885b      	ldrh	r3, [r3, #2]
 800c3ee:	2b02      	cmp	r3, #2
 800c3f0:	d10b      	bne.n	800c40a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	889b      	ldrh	r3, [r3, #4]
 800c3f6:	0a1b      	lsrs	r3, r3, #8
 800c3f8:	b29b      	uxth	r3, r3
 800c3fa:	b2da      	uxtb	r2, r3
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f000 f93c 	bl	800c680 <USBD_CtlSendStatus>
}
 800c408:	e003      	b.n	800c412 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c40a:	6839      	ldr	r1, [r7, #0]
 800c40c:	6878      	ldr	r0, [r7, #4]
 800c40e:	f000 f860 	bl	800c4d2 <USBD_CtlError>
}
 800c412:	bf00      	nop
 800c414:	3708      	adds	r7, #8
 800c416:	46bd      	mov	sp, r7
 800c418:	bd80      	pop	{r7, pc}

0800c41a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c41a:	b580      	push	{r7, lr}
 800c41c:	b082      	sub	sp, #8
 800c41e:	af00      	add	r7, sp, #0
 800c420:	6078      	str	r0, [r7, #4]
 800c422:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c42a:	b2db      	uxtb	r3, r3
 800c42c:	3b01      	subs	r3, #1
 800c42e:	2b02      	cmp	r3, #2
 800c430:	d80b      	bhi.n	800c44a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	885b      	ldrh	r3, [r3, #2]
 800c436:	2b01      	cmp	r3, #1
 800c438:	d10c      	bne.n	800c454 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	2200      	movs	r2, #0
 800c43e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c442:	6878      	ldr	r0, [r7, #4]
 800c444:	f000 f91c 	bl	800c680 <USBD_CtlSendStatus>
      }
      break;
 800c448:	e004      	b.n	800c454 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c44a:	6839      	ldr	r1, [r7, #0]
 800c44c:	6878      	ldr	r0, [r7, #4]
 800c44e:	f000 f840 	bl	800c4d2 <USBD_CtlError>
      break;
 800c452:	e000      	b.n	800c456 <USBD_ClrFeature+0x3c>
      break;
 800c454:	bf00      	nop
  }
}
 800c456:	bf00      	nop
 800c458:	3708      	adds	r7, #8
 800c45a:	46bd      	mov	sp, r7
 800c45c:	bd80      	pop	{r7, pc}

0800c45e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c45e:	b580      	push	{r7, lr}
 800c460:	b084      	sub	sp, #16
 800c462:	af00      	add	r7, sp, #0
 800c464:	6078      	str	r0, [r7, #4]
 800c466:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c468:	683b      	ldr	r3, [r7, #0]
 800c46a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	781a      	ldrb	r2, [r3, #0]
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	3301      	adds	r3, #1
 800c478:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	781a      	ldrb	r2, [r3, #0]
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	3301      	adds	r3, #1
 800c486:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c488:	68f8      	ldr	r0, [r7, #12]
 800c48a:	f7ff fa40 	bl	800b90e <SWAPBYTE>
 800c48e:	4603      	mov	r3, r0
 800c490:	461a      	mov	r2, r3
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	3301      	adds	r3, #1
 800c49a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	3301      	adds	r3, #1
 800c4a0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f7ff fa33 	bl	800b90e <SWAPBYTE>
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	461a      	mov	r2, r3
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	3301      	adds	r3, #1
 800c4b4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	3301      	adds	r3, #1
 800c4ba:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c4bc:	68f8      	ldr	r0, [r7, #12]
 800c4be:	f7ff fa26 	bl	800b90e <SWAPBYTE>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	461a      	mov	r2, r3
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	80da      	strh	r2, [r3, #6]
}
 800c4ca:	bf00      	nop
 800c4cc:	3710      	adds	r7, #16
 800c4ce:	46bd      	mov	sp, r7
 800c4d0:	bd80      	pop	{r7, pc}

0800c4d2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c4d2:	b580      	push	{r7, lr}
 800c4d4:	b082      	sub	sp, #8
 800c4d6:	af00      	add	r7, sp, #0
 800c4d8:	6078      	str	r0, [r7, #4]
 800c4da:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c4dc:	2180      	movs	r1, #128	@ 0x80
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f002 fe64 	bl	800f1ac <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c4e4:	2100      	movs	r1, #0
 800c4e6:	6878      	ldr	r0, [r7, #4]
 800c4e8:	f002 fe60 	bl	800f1ac <USBD_LL_StallEP>
}
 800c4ec:	bf00      	nop
 800c4ee:	3708      	adds	r7, #8
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	bd80      	pop	{r7, pc}

0800c4f4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b086      	sub	sp, #24
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	60f8      	str	r0, [r7, #12]
 800c4fc:	60b9      	str	r1, [r7, #8]
 800c4fe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c500:	2300      	movs	r3, #0
 800c502:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d042      	beq.n	800c590 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c50e:	6938      	ldr	r0, [r7, #16]
 800c510:	f000 f842 	bl	800c598 <USBD_GetLen>
 800c514:	4603      	mov	r3, r0
 800c516:	3301      	adds	r3, #1
 800c518:	005b      	lsls	r3, r3, #1
 800c51a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c51e:	d808      	bhi.n	800c532 <USBD_GetString+0x3e>
 800c520:	6938      	ldr	r0, [r7, #16]
 800c522:	f000 f839 	bl	800c598 <USBD_GetLen>
 800c526:	4603      	mov	r3, r0
 800c528:	3301      	adds	r3, #1
 800c52a:	b29b      	uxth	r3, r3
 800c52c:	005b      	lsls	r3, r3, #1
 800c52e:	b29a      	uxth	r2, r3
 800c530:	e001      	b.n	800c536 <USBD_GetString+0x42>
 800c532:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c53a:	7dfb      	ldrb	r3, [r7, #23]
 800c53c:	68ba      	ldr	r2, [r7, #8]
 800c53e:	4413      	add	r3, r2
 800c540:	687a      	ldr	r2, [r7, #4]
 800c542:	7812      	ldrb	r2, [r2, #0]
 800c544:	701a      	strb	r2, [r3, #0]
  idx++;
 800c546:	7dfb      	ldrb	r3, [r7, #23]
 800c548:	3301      	adds	r3, #1
 800c54a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c54c:	7dfb      	ldrb	r3, [r7, #23]
 800c54e:	68ba      	ldr	r2, [r7, #8]
 800c550:	4413      	add	r3, r2
 800c552:	2203      	movs	r2, #3
 800c554:	701a      	strb	r2, [r3, #0]
  idx++;
 800c556:	7dfb      	ldrb	r3, [r7, #23]
 800c558:	3301      	adds	r3, #1
 800c55a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c55c:	e013      	b.n	800c586 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c55e:	7dfb      	ldrb	r3, [r7, #23]
 800c560:	68ba      	ldr	r2, [r7, #8]
 800c562:	4413      	add	r3, r2
 800c564:	693a      	ldr	r2, [r7, #16]
 800c566:	7812      	ldrb	r2, [r2, #0]
 800c568:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c56a:	693b      	ldr	r3, [r7, #16]
 800c56c:	3301      	adds	r3, #1
 800c56e:	613b      	str	r3, [r7, #16]
    idx++;
 800c570:	7dfb      	ldrb	r3, [r7, #23]
 800c572:	3301      	adds	r3, #1
 800c574:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c576:	7dfb      	ldrb	r3, [r7, #23]
 800c578:	68ba      	ldr	r2, [r7, #8]
 800c57a:	4413      	add	r3, r2
 800c57c:	2200      	movs	r2, #0
 800c57e:	701a      	strb	r2, [r3, #0]
    idx++;
 800c580:	7dfb      	ldrb	r3, [r7, #23]
 800c582:	3301      	adds	r3, #1
 800c584:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	781b      	ldrb	r3, [r3, #0]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d1e7      	bne.n	800c55e <USBD_GetString+0x6a>
 800c58e:	e000      	b.n	800c592 <USBD_GetString+0x9e>
    return;
 800c590:	bf00      	nop
  }
}
 800c592:	3718      	adds	r7, #24
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}

0800c598 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c598:	b480      	push	{r7}
 800c59a:	b085      	sub	sp, #20
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c5a8:	e005      	b.n	800c5b6 <USBD_GetLen+0x1e>
  {
    len++;
 800c5aa:	7bfb      	ldrb	r3, [r7, #15]
 800c5ac:	3301      	adds	r3, #1
 800c5ae:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c5b0:	68bb      	ldr	r3, [r7, #8]
 800c5b2:	3301      	adds	r3, #1
 800c5b4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d1f5      	bne.n	800c5aa <USBD_GetLen+0x12>
  }

  return len;
 800c5be:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	3714      	adds	r7, #20
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ca:	4770      	bx	lr

0800c5cc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c5cc:	b580      	push	{r7, lr}
 800c5ce:	b084      	sub	sp, #16
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	60f8      	str	r0, [r7, #12]
 800c5d4:	60b9      	str	r1, [r7, #8]
 800c5d6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	2202      	movs	r2, #2
 800c5dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	687a      	ldr	r2, [r7, #4]
 800c5e4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	687a      	ldr	r2, [r7, #4]
 800c5ea:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	68ba      	ldr	r2, [r7, #8]
 800c5f0:	2100      	movs	r1, #0
 800c5f2:	68f8      	ldr	r0, [r7, #12]
 800c5f4:	f002 fe63 	bl	800f2be <USBD_LL_Transmit>

  return USBD_OK;
 800c5f8:	2300      	movs	r3, #0
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	3710      	adds	r7, #16
 800c5fe:	46bd      	mov	sp, r7
 800c600:	bd80      	pop	{r7, pc}

0800c602 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c602:	b580      	push	{r7, lr}
 800c604:	b084      	sub	sp, #16
 800c606:	af00      	add	r7, sp, #0
 800c608:	60f8      	str	r0, [r7, #12]
 800c60a:	60b9      	str	r1, [r7, #8]
 800c60c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	68ba      	ldr	r2, [r7, #8]
 800c612:	2100      	movs	r1, #0
 800c614:	68f8      	ldr	r0, [r7, #12]
 800c616:	f002 fe52 	bl	800f2be <USBD_LL_Transmit>

  return USBD_OK;
 800c61a:	2300      	movs	r3, #0
}
 800c61c:	4618      	mov	r0, r3
 800c61e:	3710      	adds	r7, #16
 800c620:	46bd      	mov	sp, r7
 800c622:	bd80      	pop	{r7, pc}

0800c624 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b084      	sub	sp, #16
 800c628:	af00      	add	r7, sp, #0
 800c62a:	60f8      	str	r0, [r7, #12]
 800c62c:	60b9      	str	r1, [r7, #8]
 800c62e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	2203      	movs	r2, #3
 800c634:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	687a      	ldr	r2, [r7, #4]
 800c63c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	687a      	ldr	r2, [r7, #4]
 800c644:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	68ba      	ldr	r2, [r7, #8]
 800c64c:	2100      	movs	r1, #0
 800c64e:	68f8      	ldr	r0, [r7, #12]
 800c650:	f002 fe56 	bl	800f300 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c654:	2300      	movs	r3, #0
}
 800c656:	4618      	mov	r0, r3
 800c658:	3710      	adds	r7, #16
 800c65a:	46bd      	mov	sp, r7
 800c65c:	bd80      	pop	{r7, pc}

0800c65e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c65e:	b580      	push	{r7, lr}
 800c660:	b084      	sub	sp, #16
 800c662:	af00      	add	r7, sp, #0
 800c664:	60f8      	str	r0, [r7, #12]
 800c666:	60b9      	str	r1, [r7, #8]
 800c668:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	68ba      	ldr	r2, [r7, #8]
 800c66e:	2100      	movs	r1, #0
 800c670:	68f8      	ldr	r0, [r7, #12]
 800c672:	f002 fe45 	bl	800f300 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c676:	2300      	movs	r3, #0
}
 800c678:	4618      	mov	r0, r3
 800c67a:	3710      	adds	r7, #16
 800c67c:	46bd      	mov	sp, r7
 800c67e:	bd80      	pop	{r7, pc}

0800c680 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b082      	sub	sp, #8
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	2204      	movs	r2, #4
 800c68c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c690:	2300      	movs	r3, #0
 800c692:	2200      	movs	r2, #0
 800c694:	2100      	movs	r1, #0
 800c696:	6878      	ldr	r0, [r7, #4]
 800c698:	f002 fe11 	bl	800f2be <USBD_LL_Transmit>

  return USBD_OK;
 800c69c:	2300      	movs	r3, #0
}
 800c69e:	4618      	mov	r0, r3
 800c6a0:	3708      	adds	r7, #8
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}

0800c6a6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c6a6:	b580      	push	{r7, lr}
 800c6a8:	b082      	sub	sp, #8
 800c6aa:	af00      	add	r7, sp, #0
 800c6ac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	2205      	movs	r2, #5
 800c6b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	2100      	movs	r1, #0
 800c6bc:	6878      	ldr	r0, [r7, #4]
 800c6be:	f002 fe1f 	bl	800f300 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c6c2:	2300      	movs	r3, #0
}
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	3708      	adds	r7, #8
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}

0800c6cc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b084      	sub	sp, #16
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c6d6:	79fb      	ldrb	r3, [r7, #7]
 800c6d8:	4a08      	ldr	r2, [pc, #32]	@ (800c6fc <disk_status+0x30>)
 800c6da:	009b      	lsls	r3, r3, #2
 800c6dc:	4413      	add	r3, r2
 800c6de:	685b      	ldr	r3, [r3, #4]
 800c6e0:	685b      	ldr	r3, [r3, #4]
 800c6e2:	79fa      	ldrb	r2, [r7, #7]
 800c6e4:	4905      	ldr	r1, [pc, #20]	@ (800c6fc <disk_status+0x30>)
 800c6e6:	440a      	add	r2, r1
 800c6e8:	7a12      	ldrb	r2, [r2, #8]
 800c6ea:	4610      	mov	r0, r2
 800c6ec:	4798      	blx	r3
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c6f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	3710      	adds	r7, #16
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	bd80      	pop	{r7, pc}
 800c6fc:	20000438 	.word	0x20000438

0800c700 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b084      	sub	sp, #16
 800c704:	af00      	add	r7, sp, #0
 800c706:	4603      	mov	r3, r0
 800c708:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c70a:	2300      	movs	r3, #0
 800c70c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c70e:	79fb      	ldrb	r3, [r7, #7]
 800c710:	4a0e      	ldr	r2, [pc, #56]	@ (800c74c <disk_initialize+0x4c>)
 800c712:	5cd3      	ldrb	r3, [r2, r3]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d114      	bne.n	800c742 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c718:	79fb      	ldrb	r3, [r7, #7]
 800c71a:	4a0c      	ldr	r2, [pc, #48]	@ (800c74c <disk_initialize+0x4c>)
 800c71c:	009b      	lsls	r3, r3, #2
 800c71e:	4413      	add	r3, r2
 800c720:	685b      	ldr	r3, [r3, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	79fa      	ldrb	r2, [r7, #7]
 800c726:	4909      	ldr	r1, [pc, #36]	@ (800c74c <disk_initialize+0x4c>)
 800c728:	440a      	add	r2, r1
 800c72a:	7a12      	ldrb	r2, [r2, #8]
 800c72c:	4610      	mov	r0, r2
 800c72e:	4798      	blx	r3
 800c730:	4603      	mov	r3, r0
 800c732:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800c734:	7bfb      	ldrb	r3, [r7, #15]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d103      	bne.n	800c742 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800c73a:	79fb      	ldrb	r3, [r7, #7]
 800c73c:	4a03      	ldr	r2, [pc, #12]	@ (800c74c <disk_initialize+0x4c>)
 800c73e:	2101      	movs	r1, #1
 800c740:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800c742:	7bfb      	ldrb	r3, [r7, #15]
}
 800c744:	4618      	mov	r0, r3
 800c746:	3710      	adds	r7, #16
 800c748:	46bd      	mov	sp, r7
 800c74a:	bd80      	pop	{r7, pc}
 800c74c:	20000438 	.word	0x20000438

0800c750 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c750:	b590      	push	{r4, r7, lr}
 800c752:	b087      	sub	sp, #28
 800c754:	af00      	add	r7, sp, #0
 800c756:	60b9      	str	r1, [r7, #8]
 800c758:	607a      	str	r2, [r7, #4]
 800c75a:	603b      	str	r3, [r7, #0]
 800c75c:	4603      	mov	r3, r0
 800c75e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c760:	7bfb      	ldrb	r3, [r7, #15]
 800c762:	4a0a      	ldr	r2, [pc, #40]	@ (800c78c <disk_read+0x3c>)
 800c764:	009b      	lsls	r3, r3, #2
 800c766:	4413      	add	r3, r2
 800c768:	685b      	ldr	r3, [r3, #4]
 800c76a:	689c      	ldr	r4, [r3, #8]
 800c76c:	7bfb      	ldrb	r3, [r7, #15]
 800c76e:	4a07      	ldr	r2, [pc, #28]	@ (800c78c <disk_read+0x3c>)
 800c770:	4413      	add	r3, r2
 800c772:	7a18      	ldrb	r0, [r3, #8]
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	687a      	ldr	r2, [r7, #4]
 800c778:	68b9      	ldr	r1, [r7, #8]
 800c77a:	47a0      	blx	r4
 800c77c:	4603      	mov	r3, r0
 800c77e:	75fb      	strb	r3, [r7, #23]
  return res;
 800c780:	7dfb      	ldrb	r3, [r7, #23]
}
 800c782:	4618      	mov	r0, r3
 800c784:	371c      	adds	r7, #28
 800c786:	46bd      	mov	sp, r7
 800c788:	bd90      	pop	{r4, r7, pc}
 800c78a:	bf00      	nop
 800c78c:	20000438 	.word	0x20000438

0800c790 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c790:	b590      	push	{r4, r7, lr}
 800c792:	b087      	sub	sp, #28
 800c794:	af00      	add	r7, sp, #0
 800c796:	60b9      	str	r1, [r7, #8]
 800c798:	607a      	str	r2, [r7, #4]
 800c79a:	603b      	str	r3, [r7, #0]
 800c79c:	4603      	mov	r3, r0
 800c79e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c7a0:	7bfb      	ldrb	r3, [r7, #15]
 800c7a2:	4a0a      	ldr	r2, [pc, #40]	@ (800c7cc <disk_write+0x3c>)
 800c7a4:	009b      	lsls	r3, r3, #2
 800c7a6:	4413      	add	r3, r2
 800c7a8:	685b      	ldr	r3, [r3, #4]
 800c7aa:	68dc      	ldr	r4, [r3, #12]
 800c7ac:	7bfb      	ldrb	r3, [r7, #15]
 800c7ae:	4a07      	ldr	r2, [pc, #28]	@ (800c7cc <disk_write+0x3c>)
 800c7b0:	4413      	add	r3, r2
 800c7b2:	7a18      	ldrb	r0, [r3, #8]
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	687a      	ldr	r2, [r7, #4]
 800c7b8:	68b9      	ldr	r1, [r7, #8]
 800c7ba:	47a0      	blx	r4
 800c7bc:	4603      	mov	r3, r0
 800c7be:	75fb      	strb	r3, [r7, #23]
  return res;
 800c7c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	371c      	adds	r7, #28
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bd90      	pop	{r4, r7, pc}
 800c7ca:	bf00      	nop
 800c7cc:	20000438 	.word	0x20000438

0800c7d0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b084      	sub	sp, #16
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	603a      	str	r2, [r7, #0]
 800c7da:	71fb      	strb	r3, [r7, #7]
 800c7dc:	460b      	mov	r3, r1
 800c7de:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c7e0:	79fb      	ldrb	r3, [r7, #7]
 800c7e2:	4a09      	ldr	r2, [pc, #36]	@ (800c808 <disk_ioctl+0x38>)
 800c7e4:	009b      	lsls	r3, r3, #2
 800c7e6:	4413      	add	r3, r2
 800c7e8:	685b      	ldr	r3, [r3, #4]
 800c7ea:	691b      	ldr	r3, [r3, #16]
 800c7ec:	79fa      	ldrb	r2, [r7, #7]
 800c7ee:	4906      	ldr	r1, [pc, #24]	@ (800c808 <disk_ioctl+0x38>)
 800c7f0:	440a      	add	r2, r1
 800c7f2:	7a10      	ldrb	r0, [r2, #8]
 800c7f4:	79b9      	ldrb	r1, [r7, #6]
 800c7f6:	683a      	ldr	r2, [r7, #0]
 800c7f8:	4798      	blx	r3
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	73fb      	strb	r3, [r7, #15]
  return res;
 800c7fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800c800:	4618      	mov	r0, r3
 800c802:	3710      	adds	r7, #16
 800c804:	46bd      	mov	sp, r7
 800c806:	bd80      	pop	{r7, pc}
 800c808:	20000438 	.word	0x20000438

0800c80c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c80c:	b480      	push	{r7}
 800c80e:	b085      	sub	sp, #20
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	3301      	adds	r3, #1
 800c818:	781b      	ldrb	r3, [r3, #0]
 800c81a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c81c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c820:	021b      	lsls	r3, r3, #8
 800c822:	b21a      	sxth	r2, r3
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	781b      	ldrb	r3, [r3, #0]
 800c828:	b21b      	sxth	r3, r3
 800c82a:	4313      	orrs	r3, r2
 800c82c:	b21b      	sxth	r3, r3
 800c82e:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c830:	89fb      	ldrh	r3, [r7, #14]
}
 800c832:	4618      	mov	r0, r3
 800c834:	3714      	adds	r7, #20
 800c836:	46bd      	mov	sp, r7
 800c838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83c:	4770      	bx	lr

0800c83e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c83e:	b480      	push	{r7}
 800c840:	b085      	sub	sp, #20
 800c842:	af00      	add	r7, sp, #0
 800c844:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	3303      	adds	r3, #3
 800c84a:	781b      	ldrb	r3, [r3, #0]
 800c84c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	021b      	lsls	r3, r3, #8
 800c852:	687a      	ldr	r2, [r7, #4]
 800c854:	3202      	adds	r2, #2
 800c856:	7812      	ldrb	r2, [r2, #0]
 800c858:	4313      	orrs	r3, r2
 800c85a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	021b      	lsls	r3, r3, #8
 800c860:	687a      	ldr	r2, [r7, #4]
 800c862:	3201      	adds	r2, #1
 800c864:	7812      	ldrb	r2, [r2, #0]
 800c866:	4313      	orrs	r3, r2
 800c868:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	021b      	lsls	r3, r3, #8
 800c86e:	687a      	ldr	r2, [r7, #4]
 800c870:	7812      	ldrb	r2, [r2, #0]
 800c872:	4313      	orrs	r3, r2
 800c874:	60fb      	str	r3, [r7, #12]
	return rv;
 800c876:	68fb      	ldr	r3, [r7, #12]
}
 800c878:	4618      	mov	r0, r3
 800c87a:	3714      	adds	r7, #20
 800c87c:	46bd      	mov	sp, r7
 800c87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c882:	4770      	bx	lr

0800c884 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c884:	b480      	push	{r7}
 800c886:	b083      	sub	sp, #12
 800c888:	af00      	add	r7, sp, #0
 800c88a:	6078      	str	r0, [r7, #4]
 800c88c:	460b      	mov	r3, r1
 800c88e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	1c5a      	adds	r2, r3, #1
 800c894:	607a      	str	r2, [r7, #4]
 800c896:	887a      	ldrh	r2, [r7, #2]
 800c898:	b2d2      	uxtb	r2, r2
 800c89a:	701a      	strb	r2, [r3, #0]
 800c89c:	887b      	ldrh	r3, [r7, #2]
 800c89e:	0a1b      	lsrs	r3, r3, #8
 800c8a0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	1c5a      	adds	r2, r3, #1
 800c8a6:	607a      	str	r2, [r7, #4]
 800c8a8:	887a      	ldrh	r2, [r7, #2]
 800c8aa:	b2d2      	uxtb	r2, r2
 800c8ac:	701a      	strb	r2, [r3, #0]
}
 800c8ae:	bf00      	nop
 800c8b0:	370c      	adds	r7, #12
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b8:	4770      	bx	lr

0800c8ba <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c8ba:	b480      	push	{r7}
 800c8bc:	b083      	sub	sp, #12
 800c8be:	af00      	add	r7, sp, #0
 800c8c0:	6078      	str	r0, [r7, #4]
 800c8c2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	1c5a      	adds	r2, r3, #1
 800c8c8:	607a      	str	r2, [r7, #4]
 800c8ca:	683a      	ldr	r2, [r7, #0]
 800c8cc:	b2d2      	uxtb	r2, r2
 800c8ce:	701a      	strb	r2, [r3, #0]
 800c8d0:	683b      	ldr	r3, [r7, #0]
 800c8d2:	0a1b      	lsrs	r3, r3, #8
 800c8d4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	1c5a      	adds	r2, r3, #1
 800c8da:	607a      	str	r2, [r7, #4]
 800c8dc:	683a      	ldr	r2, [r7, #0]
 800c8de:	b2d2      	uxtb	r2, r2
 800c8e0:	701a      	strb	r2, [r3, #0]
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	0a1b      	lsrs	r3, r3, #8
 800c8e6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	1c5a      	adds	r2, r3, #1
 800c8ec:	607a      	str	r2, [r7, #4]
 800c8ee:	683a      	ldr	r2, [r7, #0]
 800c8f0:	b2d2      	uxtb	r2, r2
 800c8f2:	701a      	strb	r2, [r3, #0]
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	0a1b      	lsrs	r3, r3, #8
 800c8f8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	1c5a      	adds	r2, r3, #1
 800c8fe:	607a      	str	r2, [r7, #4]
 800c900:	683a      	ldr	r2, [r7, #0]
 800c902:	b2d2      	uxtb	r2, r2
 800c904:	701a      	strb	r2, [r3, #0]
}
 800c906:	bf00      	nop
 800c908:	370c      	adds	r7, #12
 800c90a:	46bd      	mov	sp, r7
 800c90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c910:	4770      	bx	lr

0800c912 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c912:	b480      	push	{r7}
 800c914:	b087      	sub	sp, #28
 800c916:	af00      	add	r7, sp, #0
 800c918:	60f8      	str	r0, [r7, #12]
 800c91a:	60b9      	str	r1, [r7, #8]
 800c91c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c922:	68bb      	ldr	r3, [r7, #8]
 800c924:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d00d      	beq.n	800c948 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c92c:	693a      	ldr	r2, [r7, #16]
 800c92e:	1c53      	adds	r3, r2, #1
 800c930:	613b      	str	r3, [r7, #16]
 800c932:	697b      	ldr	r3, [r7, #20]
 800c934:	1c59      	adds	r1, r3, #1
 800c936:	6179      	str	r1, [r7, #20]
 800c938:	7812      	ldrb	r2, [r2, #0]
 800c93a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	3b01      	subs	r3, #1
 800c940:	607b      	str	r3, [r7, #4]
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d1f1      	bne.n	800c92c <mem_cpy+0x1a>
	}
}
 800c948:	bf00      	nop
 800c94a:	371c      	adds	r7, #28
 800c94c:	46bd      	mov	sp, r7
 800c94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c952:	4770      	bx	lr

0800c954 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c954:	b480      	push	{r7}
 800c956:	b087      	sub	sp, #28
 800c958:	af00      	add	r7, sp, #0
 800c95a:	60f8      	str	r0, [r7, #12]
 800c95c:	60b9      	str	r1, [r7, #8]
 800c95e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c964:	697b      	ldr	r3, [r7, #20]
 800c966:	1c5a      	adds	r2, r3, #1
 800c968:	617a      	str	r2, [r7, #20]
 800c96a:	68ba      	ldr	r2, [r7, #8]
 800c96c:	b2d2      	uxtb	r2, r2
 800c96e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	3b01      	subs	r3, #1
 800c974:	607b      	str	r3, [r7, #4]
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d1f3      	bne.n	800c964 <mem_set+0x10>
}
 800c97c:	bf00      	nop
 800c97e:	bf00      	nop
 800c980:	371c      	adds	r7, #28
 800c982:	46bd      	mov	sp, r7
 800c984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c988:	4770      	bx	lr

0800c98a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c98a:	b480      	push	{r7}
 800c98c:	b089      	sub	sp, #36	@ 0x24
 800c98e:	af00      	add	r7, sp, #0
 800c990:	60f8      	str	r0, [r7, #12]
 800c992:	60b9      	str	r1, [r7, #8]
 800c994:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	61fb      	str	r3, [r7, #28]
 800c99a:	68bb      	ldr	r3, [r7, #8]
 800c99c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c99e:	2300      	movs	r3, #0
 800c9a0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c9a2:	69fb      	ldr	r3, [r7, #28]
 800c9a4:	1c5a      	adds	r2, r3, #1
 800c9a6:	61fa      	str	r2, [r7, #28]
 800c9a8:	781b      	ldrb	r3, [r3, #0]
 800c9aa:	4619      	mov	r1, r3
 800c9ac:	69bb      	ldr	r3, [r7, #24]
 800c9ae:	1c5a      	adds	r2, r3, #1
 800c9b0:	61ba      	str	r2, [r7, #24]
 800c9b2:	781b      	ldrb	r3, [r3, #0]
 800c9b4:	1acb      	subs	r3, r1, r3
 800c9b6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	3b01      	subs	r3, #1
 800c9bc:	607b      	str	r3, [r7, #4]
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d002      	beq.n	800c9ca <mem_cmp+0x40>
 800c9c4:	697b      	ldr	r3, [r7, #20]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d0eb      	beq.n	800c9a2 <mem_cmp+0x18>

	return r;
 800c9ca:	697b      	ldr	r3, [r7, #20]
}
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	3724      	adds	r7, #36	@ 0x24
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d6:	4770      	bx	lr

0800c9d8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c9d8:	b480      	push	{r7}
 800c9da:	b083      	sub	sp, #12
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
 800c9e0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c9e2:	e002      	b.n	800c9ea <chk_chr+0x12>
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	3301      	adds	r3, #1
 800c9e8:	607b      	str	r3, [r7, #4]
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	781b      	ldrb	r3, [r3, #0]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d005      	beq.n	800c9fe <chk_chr+0x26>
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	781b      	ldrb	r3, [r3, #0]
 800c9f6:	461a      	mov	r2, r3
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	4293      	cmp	r3, r2
 800c9fc:	d1f2      	bne.n	800c9e4 <chk_chr+0xc>
	return *str;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	781b      	ldrb	r3, [r3, #0]
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	370c      	adds	r7, #12
 800ca06:	46bd      	mov	sp, r7
 800ca08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0c:	4770      	bx	lr
	...

0800ca10 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ca10:	b480      	push	{r7}
 800ca12:	b085      	sub	sp, #20
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
 800ca18:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	60bb      	str	r3, [r7, #8]
 800ca1e:	68bb      	ldr	r3, [r7, #8]
 800ca20:	60fb      	str	r3, [r7, #12]
 800ca22:	e029      	b.n	800ca78 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ca24:	4a27      	ldr	r2, [pc, #156]	@ (800cac4 <chk_lock+0xb4>)
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	011b      	lsls	r3, r3, #4
 800ca2a:	4413      	add	r3, r2
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d01d      	beq.n	800ca6e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ca32:	4a24      	ldr	r2, [pc, #144]	@ (800cac4 <chk_lock+0xb4>)
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	011b      	lsls	r3, r3, #4
 800ca38:	4413      	add	r3, r2
 800ca3a:	681a      	ldr	r2, [r3, #0]
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	429a      	cmp	r2, r3
 800ca42:	d116      	bne.n	800ca72 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ca44:	4a1f      	ldr	r2, [pc, #124]	@ (800cac4 <chk_lock+0xb4>)
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	011b      	lsls	r3, r3, #4
 800ca4a:	4413      	add	r3, r2
 800ca4c:	3304      	adds	r3, #4
 800ca4e:	681a      	ldr	r2, [r3, #0]
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ca54:	429a      	cmp	r2, r3
 800ca56:	d10c      	bne.n	800ca72 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ca58:	4a1a      	ldr	r2, [pc, #104]	@ (800cac4 <chk_lock+0xb4>)
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	011b      	lsls	r3, r3, #4
 800ca5e:	4413      	add	r3, r2
 800ca60:	3308      	adds	r3, #8
 800ca62:	681a      	ldr	r2, [r3, #0]
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ca68:	429a      	cmp	r2, r3
 800ca6a:	d102      	bne.n	800ca72 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ca6c:	e007      	b.n	800ca7e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ca6e:	2301      	movs	r3, #1
 800ca70:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	3301      	adds	r3, #1
 800ca76:	60fb      	str	r3, [r7, #12]
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	2b01      	cmp	r3, #1
 800ca7c:	d9d2      	bls.n	800ca24 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	2b02      	cmp	r3, #2
 800ca82:	d109      	bne.n	800ca98 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ca84:	68bb      	ldr	r3, [r7, #8]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d102      	bne.n	800ca90 <chk_lock+0x80>
 800ca8a:	683b      	ldr	r3, [r7, #0]
 800ca8c:	2b02      	cmp	r3, #2
 800ca8e:	d101      	bne.n	800ca94 <chk_lock+0x84>
 800ca90:	2300      	movs	r3, #0
 800ca92:	e010      	b.n	800cab6 <chk_lock+0xa6>
 800ca94:	2312      	movs	r3, #18
 800ca96:	e00e      	b.n	800cab6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d108      	bne.n	800cab0 <chk_lock+0xa0>
 800ca9e:	4a09      	ldr	r2, [pc, #36]	@ (800cac4 <chk_lock+0xb4>)
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	011b      	lsls	r3, r3, #4
 800caa4:	4413      	add	r3, r2
 800caa6:	330c      	adds	r3, #12
 800caa8:	881b      	ldrh	r3, [r3, #0]
 800caaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800caae:	d101      	bne.n	800cab4 <chk_lock+0xa4>
 800cab0:	2310      	movs	r3, #16
 800cab2:	e000      	b.n	800cab6 <chk_lock+0xa6>
 800cab4:	2300      	movs	r3, #0
}
 800cab6:	4618      	mov	r0, r3
 800cab8:	3714      	adds	r7, #20
 800caba:	46bd      	mov	sp, r7
 800cabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac0:	4770      	bx	lr
 800cac2:	bf00      	nop
 800cac4:	20000418 	.word	0x20000418

0800cac8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800cac8:	b480      	push	{r7}
 800caca:	b083      	sub	sp, #12
 800cacc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cace:	2300      	movs	r3, #0
 800cad0:	607b      	str	r3, [r7, #4]
 800cad2:	e002      	b.n	800cada <enq_lock+0x12>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	3301      	adds	r3, #1
 800cad8:	607b      	str	r3, [r7, #4]
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d806      	bhi.n	800caee <enq_lock+0x26>
 800cae0:	4a09      	ldr	r2, [pc, #36]	@ (800cb08 <enq_lock+0x40>)
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	011b      	lsls	r3, r3, #4
 800cae6:	4413      	add	r3, r2
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	2b00      	cmp	r3, #0
 800caec:	d1f2      	bne.n	800cad4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	2b02      	cmp	r3, #2
 800caf2:	bf14      	ite	ne
 800caf4:	2301      	movne	r3, #1
 800caf6:	2300      	moveq	r3, #0
 800caf8:	b2db      	uxtb	r3, r3
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	370c      	adds	r7, #12
 800cafe:	46bd      	mov	sp, r7
 800cb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb04:	4770      	bx	lr
 800cb06:	bf00      	nop
 800cb08:	20000418 	.word	0x20000418

0800cb0c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cb0c:	b480      	push	{r7}
 800cb0e:	b085      	sub	sp, #20
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cb16:	2300      	movs	r3, #0
 800cb18:	60fb      	str	r3, [r7, #12]
 800cb1a:	e01f      	b.n	800cb5c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800cb1c:	4a41      	ldr	r2, [pc, #260]	@ (800cc24 <inc_lock+0x118>)
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	011b      	lsls	r3, r3, #4
 800cb22:	4413      	add	r3, r2
 800cb24:	681a      	ldr	r2, [r3, #0]
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	429a      	cmp	r2, r3
 800cb2c:	d113      	bne.n	800cb56 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800cb2e:	4a3d      	ldr	r2, [pc, #244]	@ (800cc24 <inc_lock+0x118>)
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	011b      	lsls	r3, r3, #4
 800cb34:	4413      	add	r3, r2
 800cb36:	3304      	adds	r3, #4
 800cb38:	681a      	ldr	r2, [r3, #0]
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800cb3e:	429a      	cmp	r2, r3
 800cb40:	d109      	bne.n	800cb56 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800cb42:	4a38      	ldr	r2, [pc, #224]	@ (800cc24 <inc_lock+0x118>)
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	011b      	lsls	r3, r3, #4
 800cb48:	4413      	add	r3, r2
 800cb4a:	3308      	adds	r3, #8
 800cb4c:	681a      	ldr	r2, [r3, #0]
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800cb52:	429a      	cmp	r2, r3
 800cb54:	d006      	beq.n	800cb64 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	3301      	adds	r3, #1
 800cb5a:	60fb      	str	r3, [r7, #12]
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	2b01      	cmp	r3, #1
 800cb60:	d9dc      	bls.n	800cb1c <inc_lock+0x10>
 800cb62:	e000      	b.n	800cb66 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800cb64:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	2b02      	cmp	r3, #2
 800cb6a:	d132      	bne.n	800cbd2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	60fb      	str	r3, [r7, #12]
 800cb70:	e002      	b.n	800cb78 <inc_lock+0x6c>
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	3301      	adds	r3, #1
 800cb76:	60fb      	str	r3, [r7, #12]
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	2b01      	cmp	r3, #1
 800cb7c:	d806      	bhi.n	800cb8c <inc_lock+0x80>
 800cb7e:	4a29      	ldr	r2, [pc, #164]	@ (800cc24 <inc_lock+0x118>)
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	011b      	lsls	r3, r3, #4
 800cb84:	4413      	add	r3, r2
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d1f2      	bne.n	800cb72 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	2b02      	cmp	r3, #2
 800cb90:	d101      	bne.n	800cb96 <inc_lock+0x8a>
 800cb92:	2300      	movs	r3, #0
 800cb94:	e040      	b.n	800cc18 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681a      	ldr	r2, [r3, #0]
 800cb9a:	4922      	ldr	r1, [pc, #136]	@ (800cc24 <inc_lock+0x118>)
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	011b      	lsls	r3, r3, #4
 800cba0:	440b      	add	r3, r1
 800cba2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	689a      	ldr	r2, [r3, #8]
 800cba8:	491e      	ldr	r1, [pc, #120]	@ (800cc24 <inc_lock+0x118>)
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	011b      	lsls	r3, r3, #4
 800cbae:	440b      	add	r3, r1
 800cbb0:	3304      	adds	r3, #4
 800cbb2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	695a      	ldr	r2, [r3, #20]
 800cbb8:	491a      	ldr	r1, [pc, #104]	@ (800cc24 <inc_lock+0x118>)
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	011b      	lsls	r3, r3, #4
 800cbbe:	440b      	add	r3, r1
 800cbc0:	3308      	adds	r3, #8
 800cbc2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800cbc4:	4a17      	ldr	r2, [pc, #92]	@ (800cc24 <inc_lock+0x118>)
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	011b      	lsls	r3, r3, #4
 800cbca:	4413      	add	r3, r2
 800cbcc:	330c      	adds	r3, #12
 800cbce:	2200      	movs	r2, #0
 800cbd0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800cbd2:	683b      	ldr	r3, [r7, #0]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d009      	beq.n	800cbec <inc_lock+0xe0>
 800cbd8:	4a12      	ldr	r2, [pc, #72]	@ (800cc24 <inc_lock+0x118>)
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	011b      	lsls	r3, r3, #4
 800cbde:	4413      	add	r3, r2
 800cbe0:	330c      	adds	r3, #12
 800cbe2:	881b      	ldrh	r3, [r3, #0]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d001      	beq.n	800cbec <inc_lock+0xe0>
 800cbe8:	2300      	movs	r3, #0
 800cbea:	e015      	b.n	800cc18 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d108      	bne.n	800cc04 <inc_lock+0xf8>
 800cbf2:	4a0c      	ldr	r2, [pc, #48]	@ (800cc24 <inc_lock+0x118>)
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	011b      	lsls	r3, r3, #4
 800cbf8:	4413      	add	r3, r2
 800cbfa:	330c      	adds	r3, #12
 800cbfc:	881b      	ldrh	r3, [r3, #0]
 800cbfe:	3301      	adds	r3, #1
 800cc00:	b29a      	uxth	r2, r3
 800cc02:	e001      	b.n	800cc08 <inc_lock+0xfc>
 800cc04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cc08:	4906      	ldr	r1, [pc, #24]	@ (800cc24 <inc_lock+0x118>)
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	011b      	lsls	r3, r3, #4
 800cc0e:	440b      	add	r3, r1
 800cc10:	330c      	adds	r3, #12
 800cc12:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	3301      	adds	r3, #1
}
 800cc18:	4618      	mov	r0, r3
 800cc1a:	3714      	adds	r7, #20
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc22:	4770      	bx	lr
 800cc24:	20000418 	.word	0x20000418

0800cc28 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800cc28:	b480      	push	{r7}
 800cc2a:	b085      	sub	sp, #20
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	3b01      	subs	r3, #1
 800cc34:	607b      	str	r3, [r7, #4]
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2b01      	cmp	r3, #1
 800cc3a:	d825      	bhi.n	800cc88 <dec_lock+0x60>
		n = Files[i].ctr;
 800cc3c:	4a17      	ldr	r2, [pc, #92]	@ (800cc9c <dec_lock+0x74>)
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	011b      	lsls	r3, r3, #4
 800cc42:	4413      	add	r3, r2
 800cc44:	330c      	adds	r3, #12
 800cc46:	881b      	ldrh	r3, [r3, #0]
 800cc48:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800cc4a:	89fb      	ldrh	r3, [r7, #14]
 800cc4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc50:	d101      	bne.n	800cc56 <dec_lock+0x2e>
 800cc52:	2300      	movs	r3, #0
 800cc54:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800cc56:	89fb      	ldrh	r3, [r7, #14]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d002      	beq.n	800cc62 <dec_lock+0x3a>
 800cc5c:	89fb      	ldrh	r3, [r7, #14]
 800cc5e:	3b01      	subs	r3, #1
 800cc60:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800cc62:	4a0e      	ldr	r2, [pc, #56]	@ (800cc9c <dec_lock+0x74>)
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	011b      	lsls	r3, r3, #4
 800cc68:	4413      	add	r3, r2
 800cc6a:	330c      	adds	r3, #12
 800cc6c:	89fa      	ldrh	r2, [r7, #14]
 800cc6e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800cc70:	89fb      	ldrh	r3, [r7, #14]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d105      	bne.n	800cc82 <dec_lock+0x5a>
 800cc76:	4a09      	ldr	r2, [pc, #36]	@ (800cc9c <dec_lock+0x74>)
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	011b      	lsls	r3, r3, #4
 800cc7c:	4413      	add	r3, r2
 800cc7e:	2200      	movs	r2, #0
 800cc80:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800cc82:	2300      	movs	r3, #0
 800cc84:	737b      	strb	r3, [r7, #13]
 800cc86:	e001      	b.n	800cc8c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800cc88:	2302      	movs	r3, #2
 800cc8a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800cc8c:	7b7b      	ldrb	r3, [r7, #13]
}
 800cc8e:	4618      	mov	r0, r3
 800cc90:	3714      	adds	r7, #20
 800cc92:	46bd      	mov	sp, r7
 800cc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc98:	4770      	bx	lr
 800cc9a:	bf00      	nop
 800cc9c:	20000418 	.word	0x20000418

0800cca0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800cca0:	b480      	push	{r7}
 800cca2:	b085      	sub	sp, #20
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800cca8:	2300      	movs	r3, #0
 800ccaa:	60fb      	str	r3, [r7, #12]
 800ccac:	e010      	b.n	800ccd0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ccae:	4a0d      	ldr	r2, [pc, #52]	@ (800cce4 <clear_lock+0x44>)
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	011b      	lsls	r3, r3, #4
 800ccb4:	4413      	add	r3, r2
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	687a      	ldr	r2, [r7, #4]
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	d105      	bne.n	800ccca <clear_lock+0x2a>
 800ccbe:	4a09      	ldr	r2, [pc, #36]	@ (800cce4 <clear_lock+0x44>)
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	011b      	lsls	r3, r3, #4
 800ccc4:	4413      	add	r3, r2
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	3301      	adds	r3, #1
 800ccce:	60fb      	str	r3, [r7, #12]
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	2b01      	cmp	r3, #1
 800ccd4:	d9eb      	bls.n	800ccae <clear_lock+0xe>
	}
}
 800ccd6:	bf00      	nop
 800ccd8:	bf00      	nop
 800ccda:	3714      	adds	r7, #20
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce2:	4770      	bx	lr
 800cce4:	20000418 	.word	0x20000418

0800cce8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b086      	sub	sp, #24
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	78db      	ldrb	r3, [r3, #3]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d034      	beq.n	800cd66 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd00:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	7858      	ldrb	r0, [r3, #1]
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cd0c:	2301      	movs	r3, #1
 800cd0e:	697a      	ldr	r2, [r7, #20]
 800cd10:	f7ff fd3e 	bl	800c790 <disk_write>
 800cd14:	4603      	mov	r3, r0
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d002      	beq.n	800cd20 <sync_window+0x38>
			res = FR_DISK_ERR;
 800cd1a:	2301      	movs	r3, #1
 800cd1c:	73fb      	strb	r3, [r7, #15]
 800cd1e:	e022      	b.n	800cd66 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2200      	movs	r2, #0
 800cd24:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	6a1b      	ldr	r3, [r3, #32]
 800cd2a:	697a      	ldr	r2, [r7, #20]
 800cd2c:	1ad2      	subs	r2, r2, r3
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	699b      	ldr	r3, [r3, #24]
 800cd32:	429a      	cmp	r2, r3
 800cd34:	d217      	bcs.n	800cd66 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	789b      	ldrb	r3, [r3, #2]
 800cd3a:	613b      	str	r3, [r7, #16]
 800cd3c:	e010      	b.n	800cd60 <sync_window+0x78>
					wsect += fs->fsize;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	699b      	ldr	r3, [r3, #24]
 800cd42:	697a      	ldr	r2, [r7, #20]
 800cd44:	4413      	add	r3, r2
 800cd46:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	7858      	ldrb	r0, [r3, #1]
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cd52:	2301      	movs	r3, #1
 800cd54:	697a      	ldr	r2, [r7, #20]
 800cd56:	f7ff fd1b 	bl	800c790 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cd5a:	693b      	ldr	r3, [r7, #16]
 800cd5c:	3b01      	subs	r3, #1
 800cd5e:	613b      	str	r3, [r7, #16]
 800cd60:	693b      	ldr	r3, [r7, #16]
 800cd62:	2b01      	cmp	r3, #1
 800cd64:	d8eb      	bhi.n	800cd3e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800cd66:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd68:	4618      	mov	r0, r3
 800cd6a:	3718      	adds	r7, #24
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}

0800cd70 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800cd70:	b580      	push	{r7, lr}
 800cd72:	b084      	sub	sp, #16
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]
 800cd78:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd82:	683a      	ldr	r2, [r7, #0]
 800cd84:	429a      	cmp	r2, r3
 800cd86:	d01b      	beq.n	800cdc0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800cd88:	6878      	ldr	r0, [r7, #4]
 800cd8a:	f7ff ffad 	bl	800cce8 <sync_window>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800cd92:	7bfb      	ldrb	r3, [r7, #15]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d113      	bne.n	800cdc0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	7858      	ldrb	r0, [r3, #1]
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cda2:	2301      	movs	r3, #1
 800cda4:	683a      	ldr	r2, [r7, #0]
 800cda6:	f7ff fcd3 	bl	800c750 <disk_read>
 800cdaa:	4603      	mov	r3, r0
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d004      	beq.n	800cdba <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800cdb0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cdb4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	683a      	ldr	r2, [r7, #0]
 800cdbe:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800cdc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	3710      	adds	r7, #16
 800cdc6:	46bd      	mov	sp, r7
 800cdc8:	bd80      	pop	{r7, pc}
	...

0800cdcc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b084      	sub	sp, #16
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f7ff ff87 	bl	800cce8 <sync_window>
 800cdda:	4603      	mov	r3, r0
 800cddc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cdde:	7bfb      	ldrb	r3, [r7, #15]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d158      	bne.n	800ce96 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	781b      	ldrb	r3, [r3, #0]
 800cde8:	2b03      	cmp	r3, #3
 800cdea:	d148      	bne.n	800ce7e <sync_fs+0xb2>
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	791b      	ldrb	r3, [r3, #4]
 800cdf0:	2b01      	cmp	r3, #1
 800cdf2:	d144      	bne.n	800ce7e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	3330      	adds	r3, #48	@ 0x30
 800cdf8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cdfc:	2100      	movs	r1, #0
 800cdfe:	4618      	mov	r0, r3
 800ce00:	f7ff fda8 	bl	800c954 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	3330      	adds	r3, #48	@ 0x30
 800ce08:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ce0c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800ce10:	4618      	mov	r0, r3
 800ce12:	f7ff fd37 	bl	800c884 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	3330      	adds	r3, #48	@ 0x30
 800ce1a:	4921      	ldr	r1, [pc, #132]	@ (800cea0 <sync_fs+0xd4>)
 800ce1c:	4618      	mov	r0, r3
 800ce1e:	f7ff fd4c 	bl	800c8ba <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	3330      	adds	r3, #48	@ 0x30
 800ce26:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ce2a:	491e      	ldr	r1, [pc, #120]	@ (800cea4 <sync_fs+0xd8>)
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	f7ff fd44 	bl	800c8ba <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	3330      	adds	r3, #48	@ 0x30
 800ce36:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	691b      	ldr	r3, [r3, #16]
 800ce3e:	4619      	mov	r1, r3
 800ce40:	4610      	mov	r0, r2
 800ce42:	f7ff fd3a 	bl	800c8ba <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	3330      	adds	r3, #48	@ 0x30
 800ce4a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	68db      	ldr	r3, [r3, #12]
 800ce52:	4619      	mov	r1, r3
 800ce54:	4610      	mov	r0, r2
 800ce56:	f7ff fd30 	bl	800c8ba <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	69db      	ldr	r3, [r3, #28]
 800ce5e:	1c5a      	adds	r2, r3, #1
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	7858      	ldrb	r0, [r3, #1]
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce72:	2301      	movs	r3, #1
 800ce74:	f7ff fc8c 	bl	800c790 <disk_write>
			fs->fsi_flag = 0;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	785b      	ldrb	r3, [r3, #1]
 800ce82:	2200      	movs	r2, #0
 800ce84:	2100      	movs	r1, #0
 800ce86:	4618      	mov	r0, r3
 800ce88:	f7ff fca2 	bl	800c7d0 <disk_ioctl>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d001      	beq.n	800ce96 <sync_fs+0xca>
 800ce92:	2301      	movs	r3, #1
 800ce94:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800ce96:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce98:	4618      	mov	r0, r3
 800ce9a:	3710      	adds	r7, #16
 800ce9c:	46bd      	mov	sp, r7
 800ce9e:	bd80      	pop	{r7, pc}
 800cea0:	41615252 	.word	0x41615252
 800cea4:	61417272 	.word	0x61417272

0800cea8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800cea8:	b480      	push	{r7}
 800ceaa:	b083      	sub	sp, #12
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
 800ceb0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	3b02      	subs	r3, #2
 800ceb6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	695b      	ldr	r3, [r3, #20]
 800cebc:	3b02      	subs	r3, #2
 800cebe:	683a      	ldr	r2, [r7, #0]
 800cec0:	429a      	cmp	r2, r3
 800cec2:	d301      	bcc.n	800cec8 <clust2sect+0x20>
 800cec4:	2300      	movs	r3, #0
 800cec6:	e008      	b.n	800ceda <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	895b      	ldrh	r3, [r3, #10]
 800cecc:	461a      	mov	r2, r3
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	fb03 f202 	mul.w	r2, r3, r2
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ced8:	4413      	add	r3, r2
}
 800ceda:	4618      	mov	r0, r3
 800cedc:	370c      	adds	r7, #12
 800cede:	46bd      	mov	sp, r7
 800cee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee4:	4770      	bx	lr

0800cee6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800cee6:	b580      	push	{r7, lr}
 800cee8:	b086      	sub	sp, #24
 800ceea:	af00      	add	r7, sp, #0
 800ceec:	6078      	str	r0, [r7, #4]
 800ceee:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	2b01      	cmp	r3, #1
 800cefa:	d904      	bls.n	800cf06 <get_fat+0x20>
 800cefc:	693b      	ldr	r3, [r7, #16]
 800cefe:	695b      	ldr	r3, [r3, #20]
 800cf00:	683a      	ldr	r2, [r7, #0]
 800cf02:	429a      	cmp	r2, r3
 800cf04:	d302      	bcc.n	800cf0c <get_fat+0x26>
		val = 1;	/* Internal error */
 800cf06:	2301      	movs	r3, #1
 800cf08:	617b      	str	r3, [r7, #20]
 800cf0a:	e08e      	b.n	800d02a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800cf0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cf10:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800cf12:	693b      	ldr	r3, [r7, #16]
 800cf14:	781b      	ldrb	r3, [r3, #0]
 800cf16:	2b03      	cmp	r3, #3
 800cf18:	d061      	beq.n	800cfde <get_fat+0xf8>
 800cf1a:	2b03      	cmp	r3, #3
 800cf1c:	dc7b      	bgt.n	800d016 <get_fat+0x130>
 800cf1e:	2b01      	cmp	r3, #1
 800cf20:	d002      	beq.n	800cf28 <get_fat+0x42>
 800cf22:	2b02      	cmp	r3, #2
 800cf24:	d041      	beq.n	800cfaa <get_fat+0xc4>
 800cf26:	e076      	b.n	800d016 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800cf28:	683b      	ldr	r3, [r7, #0]
 800cf2a:	60fb      	str	r3, [r7, #12]
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	085b      	lsrs	r3, r3, #1
 800cf30:	68fa      	ldr	r2, [r7, #12]
 800cf32:	4413      	add	r3, r2
 800cf34:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cf36:	693b      	ldr	r3, [r7, #16]
 800cf38:	6a1a      	ldr	r2, [r3, #32]
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	0a5b      	lsrs	r3, r3, #9
 800cf3e:	4413      	add	r3, r2
 800cf40:	4619      	mov	r1, r3
 800cf42:	6938      	ldr	r0, [r7, #16]
 800cf44:	f7ff ff14 	bl	800cd70 <move_window>
 800cf48:	4603      	mov	r3, r0
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d166      	bne.n	800d01c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	1c5a      	adds	r2, r3, #1
 800cf52:	60fa      	str	r2, [r7, #12]
 800cf54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf58:	693a      	ldr	r2, [r7, #16]
 800cf5a:	4413      	add	r3, r2
 800cf5c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cf60:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cf62:	693b      	ldr	r3, [r7, #16]
 800cf64:	6a1a      	ldr	r2, [r3, #32]
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	0a5b      	lsrs	r3, r3, #9
 800cf6a:	4413      	add	r3, r2
 800cf6c:	4619      	mov	r1, r3
 800cf6e:	6938      	ldr	r0, [r7, #16]
 800cf70:	f7ff fefe 	bl	800cd70 <move_window>
 800cf74:	4603      	mov	r3, r0
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d152      	bne.n	800d020 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf80:	693a      	ldr	r2, [r7, #16]
 800cf82:	4413      	add	r3, r2
 800cf84:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cf88:	021b      	lsls	r3, r3, #8
 800cf8a:	68ba      	ldr	r2, [r7, #8]
 800cf8c:	4313      	orrs	r3, r2
 800cf8e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	f003 0301 	and.w	r3, r3, #1
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d002      	beq.n	800cfa0 <get_fat+0xba>
 800cf9a:	68bb      	ldr	r3, [r7, #8]
 800cf9c:	091b      	lsrs	r3, r3, #4
 800cf9e:	e002      	b.n	800cfa6 <get_fat+0xc0>
 800cfa0:	68bb      	ldr	r3, [r7, #8]
 800cfa2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cfa6:	617b      	str	r3, [r7, #20]
			break;
 800cfa8:	e03f      	b.n	800d02a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	6a1a      	ldr	r2, [r3, #32]
 800cfae:	683b      	ldr	r3, [r7, #0]
 800cfb0:	0a1b      	lsrs	r3, r3, #8
 800cfb2:	4413      	add	r3, r2
 800cfb4:	4619      	mov	r1, r3
 800cfb6:	6938      	ldr	r0, [r7, #16]
 800cfb8:	f7ff feda 	bl	800cd70 <move_window>
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d130      	bne.n	800d024 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800cfc2:	693b      	ldr	r3, [r7, #16]
 800cfc4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	005b      	lsls	r3, r3, #1
 800cfcc:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800cfd0:	4413      	add	r3, r2
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	f7ff fc1a 	bl	800c80c <ld_word>
 800cfd8:	4603      	mov	r3, r0
 800cfda:	617b      	str	r3, [r7, #20]
			break;
 800cfdc:	e025      	b.n	800d02a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cfde:	693b      	ldr	r3, [r7, #16]
 800cfe0:	6a1a      	ldr	r2, [r3, #32]
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	09db      	lsrs	r3, r3, #7
 800cfe6:	4413      	add	r3, r2
 800cfe8:	4619      	mov	r1, r3
 800cfea:	6938      	ldr	r0, [r7, #16]
 800cfec:	f7ff fec0 	bl	800cd70 <move_window>
 800cff0:	4603      	mov	r3, r0
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d118      	bne.n	800d028 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800cff6:	693b      	ldr	r3, [r7, #16]
 800cff8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	009b      	lsls	r3, r3, #2
 800d000:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d004:	4413      	add	r3, r2
 800d006:	4618      	mov	r0, r3
 800d008:	f7ff fc19 	bl	800c83e <ld_dword>
 800d00c:	4603      	mov	r3, r0
 800d00e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800d012:	617b      	str	r3, [r7, #20]
			break;
 800d014:	e009      	b.n	800d02a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d016:	2301      	movs	r3, #1
 800d018:	617b      	str	r3, [r7, #20]
 800d01a:	e006      	b.n	800d02a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d01c:	bf00      	nop
 800d01e:	e004      	b.n	800d02a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d020:	bf00      	nop
 800d022:	e002      	b.n	800d02a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d024:	bf00      	nop
 800d026:	e000      	b.n	800d02a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d028:	bf00      	nop
		}
	}

	return val;
 800d02a:	697b      	ldr	r3, [r7, #20]
}
 800d02c:	4618      	mov	r0, r3
 800d02e:	3718      	adds	r7, #24
 800d030:	46bd      	mov	sp, r7
 800d032:	bd80      	pop	{r7, pc}

0800d034 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d034:	b590      	push	{r4, r7, lr}
 800d036:	b089      	sub	sp, #36	@ 0x24
 800d038:	af00      	add	r7, sp, #0
 800d03a:	60f8      	str	r0, [r7, #12]
 800d03c:	60b9      	str	r1, [r7, #8]
 800d03e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d040:	2302      	movs	r3, #2
 800d042:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d044:	68bb      	ldr	r3, [r7, #8]
 800d046:	2b01      	cmp	r3, #1
 800d048:	f240 80d9 	bls.w	800d1fe <put_fat+0x1ca>
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	695b      	ldr	r3, [r3, #20]
 800d050:	68ba      	ldr	r2, [r7, #8]
 800d052:	429a      	cmp	r2, r3
 800d054:	f080 80d3 	bcs.w	800d1fe <put_fat+0x1ca>
		switch (fs->fs_type) {
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	781b      	ldrb	r3, [r3, #0]
 800d05c:	2b03      	cmp	r3, #3
 800d05e:	f000 8096 	beq.w	800d18e <put_fat+0x15a>
 800d062:	2b03      	cmp	r3, #3
 800d064:	f300 80cb 	bgt.w	800d1fe <put_fat+0x1ca>
 800d068:	2b01      	cmp	r3, #1
 800d06a:	d002      	beq.n	800d072 <put_fat+0x3e>
 800d06c:	2b02      	cmp	r3, #2
 800d06e:	d06e      	beq.n	800d14e <put_fat+0x11a>
 800d070:	e0c5      	b.n	800d1fe <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	61bb      	str	r3, [r7, #24]
 800d076:	69bb      	ldr	r3, [r7, #24]
 800d078:	085b      	lsrs	r3, r3, #1
 800d07a:	69ba      	ldr	r2, [r7, #24]
 800d07c:	4413      	add	r3, r2
 800d07e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	6a1a      	ldr	r2, [r3, #32]
 800d084:	69bb      	ldr	r3, [r7, #24]
 800d086:	0a5b      	lsrs	r3, r3, #9
 800d088:	4413      	add	r3, r2
 800d08a:	4619      	mov	r1, r3
 800d08c:	68f8      	ldr	r0, [r7, #12]
 800d08e:	f7ff fe6f 	bl	800cd70 <move_window>
 800d092:	4603      	mov	r3, r0
 800d094:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d096:	7ffb      	ldrb	r3, [r7, #31]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	f040 80a9 	bne.w	800d1f0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d0a4:	69bb      	ldr	r3, [r7, #24]
 800d0a6:	1c59      	adds	r1, r3, #1
 800d0a8:	61b9      	str	r1, [r7, #24]
 800d0aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0ae:	4413      	add	r3, r2
 800d0b0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d0b2:	68bb      	ldr	r3, [r7, #8]
 800d0b4:	f003 0301 	and.w	r3, r3, #1
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d00d      	beq.n	800d0d8 <put_fat+0xa4>
 800d0bc:	697b      	ldr	r3, [r7, #20]
 800d0be:	781b      	ldrb	r3, [r3, #0]
 800d0c0:	b25b      	sxtb	r3, r3
 800d0c2:	f003 030f 	and.w	r3, r3, #15
 800d0c6:	b25a      	sxtb	r2, r3
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	b25b      	sxtb	r3, r3
 800d0cc:	011b      	lsls	r3, r3, #4
 800d0ce:	b25b      	sxtb	r3, r3
 800d0d0:	4313      	orrs	r3, r2
 800d0d2:	b25b      	sxtb	r3, r3
 800d0d4:	b2db      	uxtb	r3, r3
 800d0d6:	e001      	b.n	800d0dc <put_fat+0xa8>
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	b2db      	uxtb	r3, r3
 800d0dc:	697a      	ldr	r2, [r7, #20]
 800d0de:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	2201      	movs	r2, #1
 800d0e4:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	6a1a      	ldr	r2, [r3, #32]
 800d0ea:	69bb      	ldr	r3, [r7, #24]
 800d0ec:	0a5b      	lsrs	r3, r3, #9
 800d0ee:	4413      	add	r3, r2
 800d0f0:	4619      	mov	r1, r3
 800d0f2:	68f8      	ldr	r0, [r7, #12]
 800d0f4:	f7ff fe3c 	bl	800cd70 <move_window>
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d0fc:	7ffb      	ldrb	r3, [r7, #31]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d178      	bne.n	800d1f4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d108:	69bb      	ldr	r3, [r7, #24]
 800d10a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d10e:	4413      	add	r3, r2
 800d110:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d112:	68bb      	ldr	r3, [r7, #8]
 800d114:	f003 0301 	and.w	r3, r3, #1
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d003      	beq.n	800d124 <put_fat+0xf0>
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	091b      	lsrs	r3, r3, #4
 800d120:	b2db      	uxtb	r3, r3
 800d122:	e00e      	b.n	800d142 <put_fat+0x10e>
 800d124:	697b      	ldr	r3, [r7, #20]
 800d126:	781b      	ldrb	r3, [r3, #0]
 800d128:	b25b      	sxtb	r3, r3
 800d12a:	f023 030f 	bic.w	r3, r3, #15
 800d12e:	b25a      	sxtb	r2, r3
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	0a1b      	lsrs	r3, r3, #8
 800d134:	b25b      	sxtb	r3, r3
 800d136:	f003 030f 	and.w	r3, r3, #15
 800d13a:	b25b      	sxtb	r3, r3
 800d13c:	4313      	orrs	r3, r2
 800d13e:	b25b      	sxtb	r3, r3
 800d140:	b2db      	uxtb	r3, r3
 800d142:	697a      	ldr	r2, [r7, #20]
 800d144:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	2201      	movs	r2, #1
 800d14a:	70da      	strb	r2, [r3, #3]
			break;
 800d14c:	e057      	b.n	800d1fe <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	6a1a      	ldr	r2, [r3, #32]
 800d152:	68bb      	ldr	r3, [r7, #8]
 800d154:	0a1b      	lsrs	r3, r3, #8
 800d156:	4413      	add	r3, r2
 800d158:	4619      	mov	r1, r3
 800d15a:	68f8      	ldr	r0, [r7, #12]
 800d15c:	f7ff fe08 	bl	800cd70 <move_window>
 800d160:	4603      	mov	r3, r0
 800d162:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d164:	7ffb      	ldrb	r3, [r7, #31]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d146      	bne.n	800d1f8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d170:	68bb      	ldr	r3, [r7, #8]
 800d172:	005b      	lsls	r3, r3, #1
 800d174:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d178:	4413      	add	r3, r2
 800d17a:	687a      	ldr	r2, [r7, #4]
 800d17c:	b292      	uxth	r2, r2
 800d17e:	4611      	mov	r1, r2
 800d180:	4618      	mov	r0, r3
 800d182:	f7ff fb7f 	bl	800c884 <st_word>
			fs->wflag = 1;
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	2201      	movs	r2, #1
 800d18a:	70da      	strb	r2, [r3, #3]
			break;
 800d18c:	e037      	b.n	800d1fe <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	6a1a      	ldr	r2, [r3, #32]
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	09db      	lsrs	r3, r3, #7
 800d196:	4413      	add	r3, r2
 800d198:	4619      	mov	r1, r3
 800d19a:	68f8      	ldr	r0, [r7, #12]
 800d19c:	f7ff fde8 	bl	800cd70 <move_window>
 800d1a0:	4603      	mov	r3, r0
 800d1a2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d1a4:	7ffb      	ldrb	r3, [r7, #31]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d128      	bne.n	800d1fc <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d1b6:	68bb      	ldr	r3, [r7, #8]
 800d1b8:	009b      	lsls	r3, r3, #2
 800d1ba:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d1be:	4413      	add	r3, r2
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	f7ff fb3c 	bl	800c83e <ld_dword>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800d1cc:	4323      	orrs	r3, r4
 800d1ce:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d1d6:	68bb      	ldr	r3, [r7, #8]
 800d1d8:	009b      	lsls	r3, r3, #2
 800d1da:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d1de:	4413      	add	r3, r2
 800d1e0:	6879      	ldr	r1, [r7, #4]
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	f7ff fb69 	bl	800c8ba <st_dword>
			fs->wflag = 1;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	2201      	movs	r2, #1
 800d1ec:	70da      	strb	r2, [r3, #3]
			break;
 800d1ee:	e006      	b.n	800d1fe <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d1f0:	bf00      	nop
 800d1f2:	e004      	b.n	800d1fe <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d1f4:	bf00      	nop
 800d1f6:	e002      	b.n	800d1fe <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d1f8:	bf00      	nop
 800d1fa:	e000      	b.n	800d1fe <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d1fc:	bf00      	nop
		}
	}
	return res;
 800d1fe:	7ffb      	ldrb	r3, [r7, #31]
}
 800d200:	4618      	mov	r0, r3
 800d202:	3724      	adds	r7, #36	@ 0x24
 800d204:	46bd      	mov	sp, r7
 800d206:	bd90      	pop	{r4, r7, pc}

0800d208 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d208:	b580      	push	{r7, lr}
 800d20a:	b088      	sub	sp, #32
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	60f8      	str	r0, [r7, #12]
 800d210:	60b9      	str	r1, [r7, #8]
 800d212:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d214:	2300      	movs	r3, #0
 800d216:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d21e:	68bb      	ldr	r3, [r7, #8]
 800d220:	2b01      	cmp	r3, #1
 800d222:	d904      	bls.n	800d22e <remove_chain+0x26>
 800d224:	69bb      	ldr	r3, [r7, #24]
 800d226:	695b      	ldr	r3, [r3, #20]
 800d228:	68ba      	ldr	r2, [r7, #8]
 800d22a:	429a      	cmp	r2, r3
 800d22c:	d301      	bcc.n	800d232 <remove_chain+0x2a>
 800d22e:	2302      	movs	r3, #2
 800d230:	e04b      	b.n	800d2ca <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d00c      	beq.n	800d252 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d238:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d23c:	6879      	ldr	r1, [r7, #4]
 800d23e:	69b8      	ldr	r0, [r7, #24]
 800d240:	f7ff fef8 	bl	800d034 <put_fat>
 800d244:	4603      	mov	r3, r0
 800d246:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d248:	7ffb      	ldrb	r3, [r7, #31]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d001      	beq.n	800d252 <remove_chain+0x4a>
 800d24e:	7ffb      	ldrb	r3, [r7, #31]
 800d250:	e03b      	b.n	800d2ca <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d252:	68b9      	ldr	r1, [r7, #8]
 800d254:	68f8      	ldr	r0, [r7, #12]
 800d256:	f7ff fe46 	bl	800cee6 <get_fat>
 800d25a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d031      	beq.n	800d2c6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d262:	697b      	ldr	r3, [r7, #20]
 800d264:	2b01      	cmp	r3, #1
 800d266:	d101      	bne.n	800d26c <remove_chain+0x64>
 800d268:	2302      	movs	r3, #2
 800d26a:	e02e      	b.n	800d2ca <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d26c:	697b      	ldr	r3, [r7, #20]
 800d26e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d272:	d101      	bne.n	800d278 <remove_chain+0x70>
 800d274:	2301      	movs	r3, #1
 800d276:	e028      	b.n	800d2ca <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d278:	2200      	movs	r2, #0
 800d27a:	68b9      	ldr	r1, [r7, #8]
 800d27c:	69b8      	ldr	r0, [r7, #24]
 800d27e:	f7ff fed9 	bl	800d034 <put_fat>
 800d282:	4603      	mov	r3, r0
 800d284:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d286:	7ffb      	ldrb	r3, [r7, #31]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d001      	beq.n	800d290 <remove_chain+0x88>
 800d28c:	7ffb      	ldrb	r3, [r7, #31]
 800d28e:	e01c      	b.n	800d2ca <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d290:	69bb      	ldr	r3, [r7, #24]
 800d292:	691a      	ldr	r2, [r3, #16]
 800d294:	69bb      	ldr	r3, [r7, #24]
 800d296:	695b      	ldr	r3, [r3, #20]
 800d298:	3b02      	subs	r3, #2
 800d29a:	429a      	cmp	r2, r3
 800d29c:	d20b      	bcs.n	800d2b6 <remove_chain+0xae>
			fs->free_clst++;
 800d29e:	69bb      	ldr	r3, [r7, #24]
 800d2a0:	691b      	ldr	r3, [r3, #16]
 800d2a2:	1c5a      	adds	r2, r3, #1
 800d2a4:	69bb      	ldr	r3, [r7, #24]
 800d2a6:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800d2a8:	69bb      	ldr	r3, [r7, #24]
 800d2aa:	791b      	ldrb	r3, [r3, #4]
 800d2ac:	f043 0301 	orr.w	r3, r3, #1
 800d2b0:	b2da      	uxtb	r2, r3
 800d2b2:	69bb      	ldr	r3, [r7, #24]
 800d2b4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d2b6:	697b      	ldr	r3, [r7, #20]
 800d2b8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d2ba:	69bb      	ldr	r3, [r7, #24]
 800d2bc:	695b      	ldr	r3, [r3, #20]
 800d2be:	68ba      	ldr	r2, [r7, #8]
 800d2c0:	429a      	cmp	r2, r3
 800d2c2:	d3c6      	bcc.n	800d252 <remove_chain+0x4a>
 800d2c4:	e000      	b.n	800d2c8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d2c6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d2c8:	2300      	movs	r3, #0
}
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	3720      	adds	r7, #32
 800d2ce:	46bd      	mov	sp, r7
 800d2d0:	bd80      	pop	{r7, pc}

0800d2d2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d2d2:	b580      	push	{r7, lr}
 800d2d4:	b088      	sub	sp, #32
 800d2d6:	af00      	add	r7, sp, #0
 800d2d8:	6078      	str	r0, [r7, #4]
 800d2da:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d10d      	bne.n	800d304 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d2e8:	693b      	ldr	r3, [r7, #16]
 800d2ea:	68db      	ldr	r3, [r3, #12]
 800d2ec:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d2ee:	69bb      	ldr	r3, [r7, #24]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d004      	beq.n	800d2fe <create_chain+0x2c>
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	695b      	ldr	r3, [r3, #20]
 800d2f8:	69ba      	ldr	r2, [r7, #24]
 800d2fa:	429a      	cmp	r2, r3
 800d2fc:	d31b      	bcc.n	800d336 <create_chain+0x64>
 800d2fe:	2301      	movs	r3, #1
 800d300:	61bb      	str	r3, [r7, #24]
 800d302:	e018      	b.n	800d336 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d304:	6839      	ldr	r1, [r7, #0]
 800d306:	6878      	ldr	r0, [r7, #4]
 800d308:	f7ff fded 	bl	800cee6 <get_fat>
 800d30c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	2b01      	cmp	r3, #1
 800d312:	d801      	bhi.n	800d318 <create_chain+0x46>
 800d314:	2301      	movs	r3, #1
 800d316:	e070      	b.n	800d3fa <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d31e:	d101      	bne.n	800d324 <create_chain+0x52>
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	e06a      	b.n	800d3fa <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d324:	693b      	ldr	r3, [r7, #16]
 800d326:	695b      	ldr	r3, [r3, #20]
 800d328:	68fa      	ldr	r2, [r7, #12]
 800d32a:	429a      	cmp	r2, r3
 800d32c:	d201      	bcs.n	800d332 <create_chain+0x60>
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	e063      	b.n	800d3fa <create_chain+0x128>
		scl = clst;
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d336:	69bb      	ldr	r3, [r7, #24]
 800d338:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d33a:	69fb      	ldr	r3, [r7, #28]
 800d33c:	3301      	adds	r3, #1
 800d33e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d340:	693b      	ldr	r3, [r7, #16]
 800d342:	695b      	ldr	r3, [r3, #20]
 800d344:	69fa      	ldr	r2, [r7, #28]
 800d346:	429a      	cmp	r2, r3
 800d348:	d307      	bcc.n	800d35a <create_chain+0x88>
				ncl = 2;
 800d34a:	2302      	movs	r3, #2
 800d34c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d34e:	69fa      	ldr	r2, [r7, #28]
 800d350:	69bb      	ldr	r3, [r7, #24]
 800d352:	429a      	cmp	r2, r3
 800d354:	d901      	bls.n	800d35a <create_chain+0x88>
 800d356:	2300      	movs	r3, #0
 800d358:	e04f      	b.n	800d3fa <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d35a:	69f9      	ldr	r1, [r7, #28]
 800d35c:	6878      	ldr	r0, [r7, #4]
 800d35e:	f7ff fdc2 	bl	800cee6 <get_fat>
 800d362:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d00e      	beq.n	800d388 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	2b01      	cmp	r3, #1
 800d36e:	d003      	beq.n	800d378 <create_chain+0xa6>
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d376:	d101      	bne.n	800d37c <create_chain+0xaa>
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	e03e      	b.n	800d3fa <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d37c:	69fa      	ldr	r2, [r7, #28]
 800d37e:	69bb      	ldr	r3, [r7, #24]
 800d380:	429a      	cmp	r2, r3
 800d382:	d1da      	bne.n	800d33a <create_chain+0x68>
 800d384:	2300      	movs	r3, #0
 800d386:	e038      	b.n	800d3fa <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d388:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d38a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d38e:	69f9      	ldr	r1, [r7, #28]
 800d390:	6938      	ldr	r0, [r7, #16]
 800d392:	f7ff fe4f 	bl	800d034 <put_fat>
 800d396:	4603      	mov	r3, r0
 800d398:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d39a:	7dfb      	ldrb	r3, [r7, #23]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d109      	bne.n	800d3b4 <create_chain+0xe2>
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d006      	beq.n	800d3b4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d3a6:	69fa      	ldr	r2, [r7, #28]
 800d3a8:	6839      	ldr	r1, [r7, #0]
 800d3aa:	6938      	ldr	r0, [r7, #16]
 800d3ac:	f7ff fe42 	bl	800d034 <put_fat>
 800d3b0:	4603      	mov	r3, r0
 800d3b2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d3b4:	7dfb      	ldrb	r3, [r7, #23]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d116      	bne.n	800d3e8 <create_chain+0x116>
		fs->last_clst = ncl;
 800d3ba:	693b      	ldr	r3, [r7, #16]
 800d3bc:	69fa      	ldr	r2, [r7, #28]
 800d3be:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d3c0:	693b      	ldr	r3, [r7, #16]
 800d3c2:	691a      	ldr	r2, [r3, #16]
 800d3c4:	693b      	ldr	r3, [r7, #16]
 800d3c6:	695b      	ldr	r3, [r3, #20]
 800d3c8:	3b02      	subs	r3, #2
 800d3ca:	429a      	cmp	r2, r3
 800d3cc:	d804      	bhi.n	800d3d8 <create_chain+0x106>
 800d3ce:	693b      	ldr	r3, [r7, #16]
 800d3d0:	691b      	ldr	r3, [r3, #16]
 800d3d2:	1e5a      	subs	r2, r3, #1
 800d3d4:	693b      	ldr	r3, [r7, #16]
 800d3d6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800d3d8:	693b      	ldr	r3, [r7, #16]
 800d3da:	791b      	ldrb	r3, [r3, #4]
 800d3dc:	f043 0301 	orr.w	r3, r3, #1
 800d3e0:	b2da      	uxtb	r2, r3
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	711a      	strb	r2, [r3, #4]
 800d3e6:	e007      	b.n	800d3f8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d3e8:	7dfb      	ldrb	r3, [r7, #23]
 800d3ea:	2b01      	cmp	r3, #1
 800d3ec:	d102      	bne.n	800d3f4 <create_chain+0x122>
 800d3ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d3f2:	e000      	b.n	800d3f6 <create_chain+0x124>
 800d3f4:	2301      	movs	r3, #1
 800d3f6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d3f8:	69fb      	ldr	r3, [r7, #28]
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	3720      	adds	r7, #32
 800d3fe:	46bd      	mov	sp, r7
 800d400:	bd80      	pop	{r7, pc}

0800d402 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d402:	b480      	push	{r7}
 800d404:	b087      	sub	sp, #28
 800d406:	af00      	add	r7, sp, #0
 800d408:	6078      	str	r0, [r7, #4]
 800d40a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d416:	3304      	adds	r3, #4
 800d418:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	0a5b      	lsrs	r3, r3, #9
 800d41e:	68fa      	ldr	r2, [r7, #12]
 800d420:	8952      	ldrh	r2, [r2, #10]
 800d422:	fbb3 f3f2 	udiv	r3, r3, r2
 800d426:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d428:	693b      	ldr	r3, [r7, #16]
 800d42a:	1d1a      	adds	r2, r3, #4
 800d42c:	613a      	str	r2, [r7, #16]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d432:	68bb      	ldr	r3, [r7, #8]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d101      	bne.n	800d43c <clmt_clust+0x3a>
 800d438:	2300      	movs	r3, #0
 800d43a:	e010      	b.n	800d45e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d43c:	697a      	ldr	r2, [r7, #20]
 800d43e:	68bb      	ldr	r3, [r7, #8]
 800d440:	429a      	cmp	r2, r3
 800d442:	d307      	bcc.n	800d454 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d444:	697a      	ldr	r2, [r7, #20]
 800d446:	68bb      	ldr	r3, [r7, #8]
 800d448:	1ad3      	subs	r3, r2, r3
 800d44a:	617b      	str	r3, [r7, #20]
 800d44c:	693b      	ldr	r3, [r7, #16]
 800d44e:	3304      	adds	r3, #4
 800d450:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d452:	e7e9      	b.n	800d428 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d454:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d456:	693b      	ldr	r3, [r7, #16]
 800d458:	681a      	ldr	r2, [r3, #0]
 800d45a:	697b      	ldr	r3, [r7, #20]
 800d45c:	4413      	add	r3, r2
}
 800d45e:	4618      	mov	r0, r3
 800d460:	371c      	adds	r7, #28
 800d462:	46bd      	mov	sp, r7
 800d464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d468:	4770      	bx	lr

0800d46a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d46a:	b580      	push	{r7, lr}
 800d46c:	b086      	sub	sp, #24
 800d46e:	af00      	add	r7, sp, #0
 800d470:	6078      	str	r0, [r7, #4]
 800d472:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d480:	d204      	bcs.n	800d48c <dir_sdi+0x22>
 800d482:	683b      	ldr	r3, [r7, #0]
 800d484:	f003 031f 	and.w	r3, r3, #31
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d001      	beq.n	800d490 <dir_sdi+0x26>
		return FR_INT_ERR;
 800d48c:	2302      	movs	r3, #2
 800d48e:	e063      	b.n	800d558 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	683a      	ldr	r2, [r7, #0]
 800d494:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	689b      	ldr	r3, [r3, #8]
 800d49a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d49c:	697b      	ldr	r3, [r7, #20]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d106      	bne.n	800d4b0 <dir_sdi+0x46>
 800d4a2:	693b      	ldr	r3, [r7, #16]
 800d4a4:	781b      	ldrb	r3, [r3, #0]
 800d4a6:	2b02      	cmp	r3, #2
 800d4a8:	d902      	bls.n	800d4b0 <dir_sdi+0x46>
		clst = fs->dirbase;
 800d4aa:	693b      	ldr	r3, [r7, #16]
 800d4ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4ae:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d4b0:	697b      	ldr	r3, [r7, #20]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d10c      	bne.n	800d4d0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	095b      	lsrs	r3, r3, #5
 800d4ba:	693a      	ldr	r2, [r7, #16]
 800d4bc:	8912      	ldrh	r2, [r2, #8]
 800d4be:	4293      	cmp	r3, r2
 800d4c0:	d301      	bcc.n	800d4c6 <dir_sdi+0x5c>
 800d4c2:	2302      	movs	r3, #2
 800d4c4:	e048      	b.n	800d558 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d4c6:	693b      	ldr	r3, [r7, #16]
 800d4c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	61da      	str	r2, [r3, #28]
 800d4ce:	e029      	b.n	800d524 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d4d0:	693b      	ldr	r3, [r7, #16]
 800d4d2:	895b      	ldrh	r3, [r3, #10]
 800d4d4:	025b      	lsls	r3, r3, #9
 800d4d6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d4d8:	e019      	b.n	800d50e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	6979      	ldr	r1, [r7, #20]
 800d4de:	4618      	mov	r0, r3
 800d4e0:	f7ff fd01 	bl	800cee6 <get_fat>
 800d4e4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d4e6:	697b      	ldr	r3, [r7, #20]
 800d4e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d4ec:	d101      	bne.n	800d4f2 <dir_sdi+0x88>
 800d4ee:	2301      	movs	r3, #1
 800d4f0:	e032      	b.n	800d558 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d4f2:	697b      	ldr	r3, [r7, #20]
 800d4f4:	2b01      	cmp	r3, #1
 800d4f6:	d904      	bls.n	800d502 <dir_sdi+0x98>
 800d4f8:	693b      	ldr	r3, [r7, #16]
 800d4fa:	695b      	ldr	r3, [r3, #20]
 800d4fc:	697a      	ldr	r2, [r7, #20]
 800d4fe:	429a      	cmp	r2, r3
 800d500:	d301      	bcc.n	800d506 <dir_sdi+0x9c>
 800d502:	2302      	movs	r3, #2
 800d504:	e028      	b.n	800d558 <dir_sdi+0xee>
			ofs -= csz;
 800d506:	683a      	ldr	r2, [r7, #0]
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	1ad3      	subs	r3, r2, r3
 800d50c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d50e:	683a      	ldr	r2, [r7, #0]
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	429a      	cmp	r2, r3
 800d514:	d2e1      	bcs.n	800d4da <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d516:	6979      	ldr	r1, [r7, #20]
 800d518:	6938      	ldr	r0, [r7, #16]
 800d51a:	f7ff fcc5 	bl	800cea8 <clust2sect>
 800d51e:	4602      	mov	r2, r0
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	697a      	ldr	r2, [r7, #20]
 800d528:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	69db      	ldr	r3, [r3, #28]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d101      	bne.n	800d536 <dir_sdi+0xcc>
 800d532:	2302      	movs	r3, #2
 800d534:	e010      	b.n	800d558 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	69da      	ldr	r2, [r3, #28]
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	0a5b      	lsrs	r3, r3, #9
 800d53e:	441a      	add	r2, r3
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d54a:	683b      	ldr	r3, [r7, #0]
 800d54c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d550:	441a      	add	r2, r3
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d556:	2300      	movs	r3, #0
}
 800d558:	4618      	mov	r0, r3
 800d55a:	3718      	adds	r7, #24
 800d55c:	46bd      	mov	sp, r7
 800d55e:	bd80      	pop	{r7, pc}

0800d560 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b086      	sub	sp, #24
 800d564:	af00      	add	r7, sp, #0
 800d566:	6078      	str	r0, [r7, #4]
 800d568:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	695b      	ldr	r3, [r3, #20]
 800d574:	3320      	adds	r3, #32
 800d576:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	69db      	ldr	r3, [r3, #28]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d003      	beq.n	800d588 <dir_next+0x28>
 800d580:	68bb      	ldr	r3, [r7, #8]
 800d582:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d586:	d301      	bcc.n	800d58c <dir_next+0x2c>
 800d588:	2304      	movs	r3, #4
 800d58a:	e0aa      	b.n	800d6e2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d58c:	68bb      	ldr	r3, [r7, #8]
 800d58e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d592:	2b00      	cmp	r3, #0
 800d594:	f040 8098 	bne.w	800d6c8 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	69db      	ldr	r3, [r3, #28]
 800d59c:	1c5a      	adds	r2, r3, #1
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	699b      	ldr	r3, [r3, #24]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d10b      	bne.n	800d5c2 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d5aa:	68bb      	ldr	r3, [r7, #8]
 800d5ac:	095b      	lsrs	r3, r3, #5
 800d5ae:	68fa      	ldr	r2, [r7, #12]
 800d5b0:	8912      	ldrh	r2, [r2, #8]
 800d5b2:	4293      	cmp	r3, r2
 800d5b4:	f0c0 8088 	bcc.w	800d6c8 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2200      	movs	r2, #0
 800d5bc:	61da      	str	r2, [r3, #28]
 800d5be:	2304      	movs	r3, #4
 800d5c0:	e08f      	b.n	800d6e2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d5c2:	68bb      	ldr	r3, [r7, #8]
 800d5c4:	0a5b      	lsrs	r3, r3, #9
 800d5c6:	68fa      	ldr	r2, [r7, #12]
 800d5c8:	8952      	ldrh	r2, [r2, #10]
 800d5ca:	3a01      	subs	r2, #1
 800d5cc:	4013      	ands	r3, r2
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d17a      	bne.n	800d6c8 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d5d2:	687a      	ldr	r2, [r7, #4]
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	699b      	ldr	r3, [r3, #24]
 800d5d8:	4619      	mov	r1, r3
 800d5da:	4610      	mov	r0, r2
 800d5dc:	f7ff fc83 	bl	800cee6 <get_fat>
 800d5e0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	2b01      	cmp	r3, #1
 800d5e6:	d801      	bhi.n	800d5ec <dir_next+0x8c>
 800d5e8:	2302      	movs	r3, #2
 800d5ea:	e07a      	b.n	800d6e2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d5f2:	d101      	bne.n	800d5f8 <dir_next+0x98>
 800d5f4:	2301      	movs	r3, #1
 800d5f6:	e074      	b.n	800d6e2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	695b      	ldr	r3, [r3, #20]
 800d5fc:	697a      	ldr	r2, [r7, #20]
 800d5fe:	429a      	cmp	r2, r3
 800d600:	d358      	bcc.n	800d6b4 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d104      	bne.n	800d612 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	2200      	movs	r2, #0
 800d60c:	61da      	str	r2, [r3, #28]
 800d60e:	2304      	movs	r3, #4
 800d610:	e067      	b.n	800d6e2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d612:	687a      	ldr	r2, [r7, #4]
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	699b      	ldr	r3, [r3, #24]
 800d618:	4619      	mov	r1, r3
 800d61a:	4610      	mov	r0, r2
 800d61c:	f7ff fe59 	bl	800d2d2 <create_chain>
 800d620:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d101      	bne.n	800d62c <dir_next+0xcc>
 800d628:	2307      	movs	r3, #7
 800d62a:	e05a      	b.n	800d6e2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d62c:	697b      	ldr	r3, [r7, #20]
 800d62e:	2b01      	cmp	r3, #1
 800d630:	d101      	bne.n	800d636 <dir_next+0xd6>
 800d632:	2302      	movs	r3, #2
 800d634:	e055      	b.n	800d6e2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d636:	697b      	ldr	r3, [r7, #20]
 800d638:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d63c:	d101      	bne.n	800d642 <dir_next+0xe2>
 800d63e:	2301      	movs	r3, #1
 800d640:	e04f      	b.n	800d6e2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d642:	68f8      	ldr	r0, [r7, #12]
 800d644:	f7ff fb50 	bl	800cce8 <sync_window>
 800d648:	4603      	mov	r3, r0
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d001      	beq.n	800d652 <dir_next+0xf2>
 800d64e:	2301      	movs	r3, #1
 800d650:	e047      	b.n	800d6e2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	3330      	adds	r3, #48	@ 0x30
 800d656:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d65a:	2100      	movs	r1, #0
 800d65c:	4618      	mov	r0, r3
 800d65e:	f7ff f979 	bl	800c954 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d662:	2300      	movs	r3, #0
 800d664:	613b      	str	r3, [r7, #16]
 800d666:	6979      	ldr	r1, [r7, #20]
 800d668:	68f8      	ldr	r0, [r7, #12]
 800d66a:	f7ff fc1d 	bl	800cea8 <clust2sect>
 800d66e:	4602      	mov	r2, r0
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	62da      	str	r2, [r3, #44]	@ 0x2c
 800d674:	e012      	b.n	800d69c <dir_next+0x13c>
						fs->wflag = 1;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	2201      	movs	r2, #1
 800d67a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d67c:	68f8      	ldr	r0, [r7, #12]
 800d67e:	f7ff fb33 	bl	800cce8 <sync_window>
 800d682:	4603      	mov	r3, r0
 800d684:	2b00      	cmp	r3, #0
 800d686:	d001      	beq.n	800d68c <dir_next+0x12c>
 800d688:	2301      	movs	r3, #1
 800d68a:	e02a      	b.n	800d6e2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d68c:	693b      	ldr	r3, [r7, #16]
 800d68e:	3301      	adds	r3, #1
 800d690:	613b      	str	r3, [r7, #16]
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d696:	1c5a      	adds	r2, r3, #1
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	895b      	ldrh	r3, [r3, #10]
 800d6a0:	461a      	mov	r2, r3
 800d6a2:	693b      	ldr	r3, [r7, #16]
 800d6a4:	4293      	cmp	r3, r2
 800d6a6:	d3e6      	bcc.n	800d676 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6ac:	693b      	ldr	r3, [r7, #16]
 800d6ae:	1ad2      	subs	r2, r2, r3
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	697a      	ldr	r2, [r7, #20]
 800d6b8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d6ba:	6979      	ldr	r1, [r7, #20]
 800d6bc:	68f8      	ldr	r0, [r7, #12]
 800d6be:	f7ff fbf3 	bl	800cea8 <clust2sect>
 800d6c2:	4602      	mov	r2, r0
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	68ba      	ldr	r2, [r7, #8]
 800d6cc:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6da:	441a      	add	r2, r3
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d6e0:	2300      	movs	r3, #0
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3718      	adds	r7, #24
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}

0800d6ea <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d6ea:	b580      	push	{r7, lr}
 800d6ec:	b086      	sub	sp, #24
 800d6ee:	af00      	add	r7, sp, #0
 800d6f0:	6078      	str	r0, [r7, #4]
 800d6f2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d6fa:	2100      	movs	r1, #0
 800d6fc:	6878      	ldr	r0, [r7, #4]
 800d6fe:	f7ff feb4 	bl	800d46a <dir_sdi>
 800d702:	4603      	mov	r3, r0
 800d704:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d706:	7dfb      	ldrb	r3, [r7, #23]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d12b      	bne.n	800d764 <dir_alloc+0x7a>
		n = 0;
 800d70c:	2300      	movs	r3, #0
 800d70e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	69db      	ldr	r3, [r3, #28]
 800d714:	4619      	mov	r1, r3
 800d716:	68f8      	ldr	r0, [r7, #12]
 800d718:	f7ff fb2a 	bl	800cd70 <move_window>
 800d71c:	4603      	mov	r3, r0
 800d71e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d720:	7dfb      	ldrb	r3, [r7, #23]
 800d722:	2b00      	cmp	r3, #0
 800d724:	d11d      	bne.n	800d762 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6a1b      	ldr	r3, [r3, #32]
 800d72a:	781b      	ldrb	r3, [r3, #0]
 800d72c:	2be5      	cmp	r3, #229	@ 0xe5
 800d72e:	d004      	beq.n	800d73a <dir_alloc+0x50>
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	6a1b      	ldr	r3, [r3, #32]
 800d734:	781b      	ldrb	r3, [r3, #0]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d107      	bne.n	800d74a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d73a:	693b      	ldr	r3, [r7, #16]
 800d73c:	3301      	adds	r3, #1
 800d73e:	613b      	str	r3, [r7, #16]
 800d740:	693a      	ldr	r2, [r7, #16]
 800d742:	683b      	ldr	r3, [r7, #0]
 800d744:	429a      	cmp	r2, r3
 800d746:	d102      	bne.n	800d74e <dir_alloc+0x64>
 800d748:	e00c      	b.n	800d764 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d74a:	2300      	movs	r3, #0
 800d74c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d74e:	2101      	movs	r1, #1
 800d750:	6878      	ldr	r0, [r7, #4]
 800d752:	f7ff ff05 	bl	800d560 <dir_next>
 800d756:	4603      	mov	r3, r0
 800d758:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d75a:	7dfb      	ldrb	r3, [r7, #23]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d0d7      	beq.n	800d710 <dir_alloc+0x26>
 800d760:	e000      	b.n	800d764 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d762:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d764:	7dfb      	ldrb	r3, [r7, #23]
 800d766:	2b04      	cmp	r3, #4
 800d768:	d101      	bne.n	800d76e <dir_alloc+0x84>
 800d76a:	2307      	movs	r3, #7
 800d76c:	75fb      	strb	r3, [r7, #23]
	return res;
 800d76e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d770:	4618      	mov	r0, r3
 800d772:	3718      	adds	r7, #24
 800d774:	46bd      	mov	sp, r7
 800d776:	bd80      	pop	{r7, pc}

0800d778 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b084      	sub	sp, #16
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
 800d780:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	331a      	adds	r3, #26
 800d786:	4618      	mov	r0, r3
 800d788:	f7ff f840 	bl	800c80c <ld_word>
 800d78c:	4603      	mov	r3, r0
 800d78e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	781b      	ldrb	r3, [r3, #0]
 800d794:	2b03      	cmp	r3, #3
 800d796:	d109      	bne.n	800d7ac <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	3314      	adds	r3, #20
 800d79c:	4618      	mov	r0, r3
 800d79e:	f7ff f835 	bl	800c80c <ld_word>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	041b      	lsls	r3, r3, #16
 800d7a6:	68fa      	ldr	r2, [r7, #12]
 800d7a8:	4313      	orrs	r3, r2
 800d7aa:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d7ac:	68fb      	ldr	r3, [r7, #12]
}
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	3710      	adds	r7, #16
 800d7b2:	46bd      	mov	sp, r7
 800d7b4:	bd80      	pop	{r7, pc}

0800d7b6 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d7b6:	b580      	push	{r7, lr}
 800d7b8:	b084      	sub	sp, #16
 800d7ba:	af00      	add	r7, sp, #0
 800d7bc:	60f8      	str	r0, [r7, #12]
 800d7be:	60b9      	str	r1, [r7, #8]
 800d7c0:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d7c2:	68bb      	ldr	r3, [r7, #8]
 800d7c4:	331a      	adds	r3, #26
 800d7c6:	687a      	ldr	r2, [r7, #4]
 800d7c8:	b292      	uxth	r2, r2
 800d7ca:	4611      	mov	r1, r2
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	f7ff f859 	bl	800c884 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	781b      	ldrb	r3, [r3, #0]
 800d7d6:	2b03      	cmp	r3, #3
 800d7d8:	d109      	bne.n	800d7ee <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d7da:	68bb      	ldr	r3, [r7, #8]
 800d7dc:	f103 0214 	add.w	r2, r3, #20
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	0c1b      	lsrs	r3, r3, #16
 800d7e4:	b29b      	uxth	r3, r3
 800d7e6:	4619      	mov	r1, r3
 800d7e8:	4610      	mov	r0, r2
 800d7ea:	f7ff f84b 	bl	800c884 <st_word>
	}
}
 800d7ee:	bf00      	nop
 800d7f0:	3710      	adds	r7, #16
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	bd80      	pop	{r7, pc}

0800d7f6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d7f6:	b580      	push	{r7, lr}
 800d7f8:	b086      	sub	sp, #24
 800d7fa:	af00      	add	r7, sp, #0
 800d7fc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d804:	2100      	movs	r1, #0
 800d806:	6878      	ldr	r0, [r7, #4]
 800d808:	f7ff fe2f 	bl	800d46a <dir_sdi>
 800d80c:	4603      	mov	r3, r0
 800d80e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d810:	7dfb      	ldrb	r3, [r7, #23]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d001      	beq.n	800d81a <dir_find+0x24>
 800d816:	7dfb      	ldrb	r3, [r7, #23]
 800d818:	e03e      	b.n	800d898 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	69db      	ldr	r3, [r3, #28]
 800d81e:	4619      	mov	r1, r3
 800d820:	6938      	ldr	r0, [r7, #16]
 800d822:	f7ff faa5 	bl	800cd70 <move_window>
 800d826:	4603      	mov	r3, r0
 800d828:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d82a:	7dfb      	ldrb	r3, [r7, #23]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d12f      	bne.n	800d890 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	6a1b      	ldr	r3, [r3, #32]
 800d834:	781b      	ldrb	r3, [r3, #0]
 800d836:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d838:	7bfb      	ldrb	r3, [r7, #15]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d102      	bne.n	800d844 <dir_find+0x4e>
 800d83e:	2304      	movs	r3, #4
 800d840:	75fb      	strb	r3, [r7, #23]
 800d842:	e028      	b.n	800d896 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	6a1b      	ldr	r3, [r3, #32]
 800d848:	330b      	adds	r3, #11
 800d84a:	781b      	ldrb	r3, [r3, #0]
 800d84c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d850:	b2da      	uxtb	r2, r3
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6a1b      	ldr	r3, [r3, #32]
 800d85a:	330b      	adds	r3, #11
 800d85c:	781b      	ldrb	r3, [r3, #0]
 800d85e:	f003 0308 	and.w	r3, r3, #8
 800d862:	2b00      	cmp	r3, #0
 800d864:	d10a      	bne.n	800d87c <dir_find+0x86>
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	6a18      	ldr	r0, [r3, #32]
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	3324      	adds	r3, #36	@ 0x24
 800d86e:	220b      	movs	r2, #11
 800d870:	4619      	mov	r1, r3
 800d872:	f7ff f88a 	bl	800c98a <mem_cmp>
 800d876:	4603      	mov	r3, r0
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d00b      	beq.n	800d894 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d87c:	2100      	movs	r1, #0
 800d87e:	6878      	ldr	r0, [r7, #4]
 800d880:	f7ff fe6e 	bl	800d560 <dir_next>
 800d884:	4603      	mov	r3, r0
 800d886:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d888:	7dfb      	ldrb	r3, [r7, #23]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d0c5      	beq.n	800d81a <dir_find+0x24>
 800d88e:	e002      	b.n	800d896 <dir_find+0xa0>
		if (res != FR_OK) break;
 800d890:	bf00      	nop
 800d892:	e000      	b.n	800d896 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d894:	bf00      	nop

	return res;
 800d896:	7dfb      	ldrb	r3, [r7, #23]
}
 800d898:	4618      	mov	r0, r3
 800d89a:	3718      	adds	r7, #24
 800d89c:	46bd      	mov	sp, r7
 800d89e:	bd80      	pop	{r7, pc}

0800d8a0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d8a0:	b580      	push	{r7, lr}
 800d8a2:	b084      	sub	sp, #16
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800d8ae:	2101      	movs	r1, #1
 800d8b0:	6878      	ldr	r0, [r7, #4]
 800d8b2:	f7ff ff1a 	bl	800d6ea <dir_alloc>
 800d8b6:	4603      	mov	r3, r0
 800d8b8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d8ba:	7bfb      	ldrb	r3, [r7, #15]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d11c      	bne.n	800d8fa <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	69db      	ldr	r3, [r3, #28]
 800d8c4:	4619      	mov	r1, r3
 800d8c6:	68b8      	ldr	r0, [r7, #8]
 800d8c8:	f7ff fa52 	bl	800cd70 <move_window>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d8d0:	7bfb      	ldrb	r3, [r7, #15]
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d111      	bne.n	800d8fa <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	6a1b      	ldr	r3, [r3, #32]
 800d8da:	2220      	movs	r2, #32
 800d8dc:	2100      	movs	r1, #0
 800d8de:	4618      	mov	r0, r3
 800d8e0:	f7ff f838 	bl	800c954 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	6a18      	ldr	r0, [r3, #32]
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	3324      	adds	r3, #36	@ 0x24
 800d8ec:	220b      	movs	r2, #11
 800d8ee:	4619      	mov	r1, r3
 800d8f0:	f7ff f80f 	bl	800c912 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	2201      	movs	r2, #1
 800d8f8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d8fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	3710      	adds	r7, #16
 800d900:	46bd      	mov	sp, r7
 800d902:	bd80      	pop	{r7, pc}

0800d904 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b088      	sub	sp, #32
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
 800d90c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	60fb      	str	r3, [r7, #12]
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	3324      	adds	r3, #36	@ 0x24
 800d918:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800d91a:	220b      	movs	r2, #11
 800d91c:	2120      	movs	r1, #32
 800d91e:	68b8      	ldr	r0, [r7, #8]
 800d920:	f7ff f818 	bl	800c954 <mem_set>
	si = i = 0; ni = 8;
 800d924:	2300      	movs	r3, #0
 800d926:	613b      	str	r3, [r7, #16]
 800d928:	693b      	ldr	r3, [r7, #16]
 800d92a:	61fb      	str	r3, [r7, #28]
 800d92c:	2308      	movs	r3, #8
 800d92e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800d930:	69fb      	ldr	r3, [r7, #28]
 800d932:	1c5a      	adds	r2, r3, #1
 800d934:	61fa      	str	r2, [r7, #28]
 800d936:	68fa      	ldr	r2, [r7, #12]
 800d938:	4413      	add	r3, r2
 800d93a:	781b      	ldrb	r3, [r3, #0]
 800d93c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d93e:	7efb      	ldrb	r3, [r7, #27]
 800d940:	2b20      	cmp	r3, #32
 800d942:	d94e      	bls.n	800d9e2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800d944:	7efb      	ldrb	r3, [r7, #27]
 800d946:	2b2f      	cmp	r3, #47	@ 0x2f
 800d948:	d006      	beq.n	800d958 <create_name+0x54>
 800d94a:	7efb      	ldrb	r3, [r7, #27]
 800d94c:	2b5c      	cmp	r3, #92	@ 0x5c
 800d94e:	d110      	bne.n	800d972 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d950:	e002      	b.n	800d958 <create_name+0x54>
 800d952:	69fb      	ldr	r3, [r7, #28]
 800d954:	3301      	adds	r3, #1
 800d956:	61fb      	str	r3, [r7, #28]
 800d958:	68fa      	ldr	r2, [r7, #12]
 800d95a:	69fb      	ldr	r3, [r7, #28]
 800d95c:	4413      	add	r3, r2
 800d95e:	781b      	ldrb	r3, [r3, #0]
 800d960:	2b2f      	cmp	r3, #47	@ 0x2f
 800d962:	d0f6      	beq.n	800d952 <create_name+0x4e>
 800d964:	68fa      	ldr	r2, [r7, #12]
 800d966:	69fb      	ldr	r3, [r7, #28]
 800d968:	4413      	add	r3, r2
 800d96a:	781b      	ldrb	r3, [r3, #0]
 800d96c:	2b5c      	cmp	r3, #92	@ 0x5c
 800d96e:	d0f0      	beq.n	800d952 <create_name+0x4e>
			break;
 800d970:	e038      	b.n	800d9e4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800d972:	7efb      	ldrb	r3, [r7, #27]
 800d974:	2b2e      	cmp	r3, #46	@ 0x2e
 800d976:	d003      	beq.n	800d980 <create_name+0x7c>
 800d978:	693a      	ldr	r2, [r7, #16]
 800d97a:	697b      	ldr	r3, [r7, #20]
 800d97c:	429a      	cmp	r2, r3
 800d97e:	d30c      	bcc.n	800d99a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800d980:	697b      	ldr	r3, [r7, #20]
 800d982:	2b0b      	cmp	r3, #11
 800d984:	d002      	beq.n	800d98c <create_name+0x88>
 800d986:	7efb      	ldrb	r3, [r7, #27]
 800d988:	2b2e      	cmp	r3, #46	@ 0x2e
 800d98a:	d001      	beq.n	800d990 <create_name+0x8c>
 800d98c:	2306      	movs	r3, #6
 800d98e:	e044      	b.n	800da1a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800d990:	2308      	movs	r3, #8
 800d992:	613b      	str	r3, [r7, #16]
 800d994:	230b      	movs	r3, #11
 800d996:	617b      	str	r3, [r7, #20]
			continue;
 800d998:	e022      	b.n	800d9e0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800d99a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	da04      	bge.n	800d9ac <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800d9a2:	7efb      	ldrb	r3, [r7, #27]
 800d9a4:	3b80      	subs	r3, #128	@ 0x80
 800d9a6:	4a1f      	ldr	r2, [pc, #124]	@ (800da24 <create_name+0x120>)
 800d9a8:	5cd3      	ldrb	r3, [r2, r3]
 800d9aa:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800d9ac:	7efb      	ldrb	r3, [r7, #27]
 800d9ae:	4619      	mov	r1, r3
 800d9b0:	481d      	ldr	r0, [pc, #116]	@ (800da28 <create_name+0x124>)
 800d9b2:	f7ff f811 	bl	800c9d8 <chk_chr>
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d001      	beq.n	800d9c0 <create_name+0xbc>
 800d9bc:	2306      	movs	r3, #6
 800d9be:	e02c      	b.n	800da1a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d9c0:	7efb      	ldrb	r3, [r7, #27]
 800d9c2:	2b60      	cmp	r3, #96	@ 0x60
 800d9c4:	d905      	bls.n	800d9d2 <create_name+0xce>
 800d9c6:	7efb      	ldrb	r3, [r7, #27]
 800d9c8:	2b7a      	cmp	r3, #122	@ 0x7a
 800d9ca:	d802      	bhi.n	800d9d2 <create_name+0xce>
 800d9cc:	7efb      	ldrb	r3, [r7, #27]
 800d9ce:	3b20      	subs	r3, #32
 800d9d0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d9d2:	693b      	ldr	r3, [r7, #16]
 800d9d4:	1c5a      	adds	r2, r3, #1
 800d9d6:	613a      	str	r2, [r7, #16]
 800d9d8:	68ba      	ldr	r2, [r7, #8]
 800d9da:	4413      	add	r3, r2
 800d9dc:	7efa      	ldrb	r2, [r7, #27]
 800d9de:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d9e0:	e7a6      	b.n	800d930 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d9e2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d9e4:	68fa      	ldr	r2, [r7, #12]
 800d9e6:	69fb      	ldr	r3, [r7, #28]
 800d9e8:	441a      	add	r2, r3
 800d9ea:	683b      	ldr	r3, [r7, #0]
 800d9ec:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d9ee:	693b      	ldr	r3, [r7, #16]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d101      	bne.n	800d9f8 <create_name+0xf4>
 800d9f4:	2306      	movs	r3, #6
 800d9f6:	e010      	b.n	800da1a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d9f8:	68bb      	ldr	r3, [r7, #8]
 800d9fa:	781b      	ldrb	r3, [r3, #0]
 800d9fc:	2be5      	cmp	r3, #229	@ 0xe5
 800d9fe:	d102      	bne.n	800da06 <create_name+0x102>
 800da00:	68bb      	ldr	r3, [r7, #8]
 800da02:	2205      	movs	r2, #5
 800da04:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800da06:	7efb      	ldrb	r3, [r7, #27]
 800da08:	2b20      	cmp	r3, #32
 800da0a:	d801      	bhi.n	800da10 <create_name+0x10c>
 800da0c:	2204      	movs	r2, #4
 800da0e:	e000      	b.n	800da12 <create_name+0x10e>
 800da10:	2200      	movs	r2, #0
 800da12:	68bb      	ldr	r3, [r7, #8]
 800da14:	330b      	adds	r3, #11
 800da16:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800da18:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800da1a:	4618      	mov	r0, r3
 800da1c:	3720      	adds	r7, #32
 800da1e:	46bd      	mov	sp, r7
 800da20:	bd80      	pop	{r7, pc}
 800da22:	bf00      	nop
 800da24:	08017ad4 	.word	0x08017ad4
 800da28:	080100ec 	.word	0x080100ec

0800da2c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b086      	sub	sp, #24
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]
 800da34:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800da3a:	693b      	ldr	r3, [r7, #16]
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800da40:	e002      	b.n	800da48 <follow_path+0x1c>
 800da42:	683b      	ldr	r3, [r7, #0]
 800da44:	3301      	adds	r3, #1
 800da46:	603b      	str	r3, [r7, #0]
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	781b      	ldrb	r3, [r3, #0]
 800da4c:	2b2f      	cmp	r3, #47	@ 0x2f
 800da4e:	d0f8      	beq.n	800da42 <follow_path+0x16>
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	781b      	ldrb	r3, [r3, #0]
 800da54:	2b5c      	cmp	r3, #92	@ 0x5c
 800da56:	d0f4      	beq.n	800da42 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800da58:	693b      	ldr	r3, [r7, #16]
 800da5a:	2200      	movs	r2, #0
 800da5c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800da5e:	683b      	ldr	r3, [r7, #0]
 800da60:	781b      	ldrb	r3, [r3, #0]
 800da62:	2b1f      	cmp	r3, #31
 800da64:	d80a      	bhi.n	800da7c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	2280      	movs	r2, #128	@ 0x80
 800da6a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800da6e:	2100      	movs	r1, #0
 800da70:	6878      	ldr	r0, [r7, #4]
 800da72:	f7ff fcfa 	bl	800d46a <dir_sdi>
 800da76:	4603      	mov	r3, r0
 800da78:	75fb      	strb	r3, [r7, #23]
 800da7a:	e043      	b.n	800db04 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800da7c:	463b      	mov	r3, r7
 800da7e:	4619      	mov	r1, r3
 800da80:	6878      	ldr	r0, [r7, #4]
 800da82:	f7ff ff3f 	bl	800d904 <create_name>
 800da86:	4603      	mov	r3, r0
 800da88:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800da8a:	7dfb      	ldrb	r3, [r7, #23]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d134      	bne.n	800dafa <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800da90:	6878      	ldr	r0, [r7, #4]
 800da92:	f7ff feb0 	bl	800d7f6 <dir_find>
 800da96:	4603      	mov	r3, r0
 800da98:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800daa0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800daa2:	7dfb      	ldrb	r3, [r7, #23]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d00a      	beq.n	800dabe <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800daa8:	7dfb      	ldrb	r3, [r7, #23]
 800daaa:	2b04      	cmp	r3, #4
 800daac:	d127      	bne.n	800dafe <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800daae:	7afb      	ldrb	r3, [r7, #11]
 800dab0:	f003 0304 	and.w	r3, r3, #4
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d122      	bne.n	800dafe <follow_path+0xd2>
 800dab8:	2305      	movs	r3, #5
 800daba:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800dabc:	e01f      	b.n	800dafe <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800dabe:	7afb      	ldrb	r3, [r7, #11]
 800dac0:	f003 0304 	and.w	r3, r3, #4
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d11c      	bne.n	800db02 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800dac8:	693b      	ldr	r3, [r7, #16]
 800daca:	799b      	ldrb	r3, [r3, #6]
 800dacc:	f003 0310 	and.w	r3, r3, #16
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d102      	bne.n	800dada <follow_path+0xae>
				res = FR_NO_PATH; break;
 800dad4:	2305      	movs	r3, #5
 800dad6:	75fb      	strb	r3, [r7, #23]
 800dad8:	e014      	b.n	800db04 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	695b      	ldr	r3, [r3, #20]
 800dae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dae8:	4413      	add	r3, r2
 800daea:	4619      	mov	r1, r3
 800daec:	68f8      	ldr	r0, [r7, #12]
 800daee:	f7ff fe43 	bl	800d778 <ld_clust>
 800daf2:	4602      	mov	r2, r0
 800daf4:	693b      	ldr	r3, [r7, #16]
 800daf6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800daf8:	e7c0      	b.n	800da7c <follow_path+0x50>
			if (res != FR_OK) break;
 800dafa:	bf00      	nop
 800dafc:	e002      	b.n	800db04 <follow_path+0xd8>
				break;
 800dafe:	bf00      	nop
 800db00:	e000      	b.n	800db04 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800db02:	bf00      	nop
			}
		}
	}

	return res;
 800db04:	7dfb      	ldrb	r3, [r7, #23]
}
 800db06:	4618      	mov	r0, r3
 800db08:	3718      	adds	r7, #24
 800db0a:	46bd      	mov	sp, r7
 800db0c:	bd80      	pop	{r7, pc}

0800db0e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800db0e:	b480      	push	{r7}
 800db10:	b087      	sub	sp, #28
 800db12:	af00      	add	r7, sp, #0
 800db14:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800db16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800db1a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d031      	beq.n	800db88 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	617b      	str	r3, [r7, #20]
 800db2a:	e002      	b.n	800db32 <get_ldnumber+0x24>
 800db2c:	697b      	ldr	r3, [r7, #20]
 800db2e:	3301      	adds	r3, #1
 800db30:	617b      	str	r3, [r7, #20]
 800db32:	697b      	ldr	r3, [r7, #20]
 800db34:	781b      	ldrb	r3, [r3, #0]
 800db36:	2b20      	cmp	r3, #32
 800db38:	d903      	bls.n	800db42 <get_ldnumber+0x34>
 800db3a:	697b      	ldr	r3, [r7, #20]
 800db3c:	781b      	ldrb	r3, [r3, #0]
 800db3e:	2b3a      	cmp	r3, #58	@ 0x3a
 800db40:	d1f4      	bne.n	800db2c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800db42:	697b      	ldr	r3, [r7, #20]
 800db44:	781b      	ldrb	r3, [r3, #0]
 800db46:	2b3a      	cmp	r3, #58	@ 0x3a
 800db48:	d11c      	bne.n	800db84 <get_ldnumber+0x76>
			tp = *path;
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	1c5a      	adds	r2, r3, #1
 800db54:	60fa      	str	r2, [r7, #12]
 800db56:	781b      	ldrb	r3, [r3, #0]
 800db58:	3b30      	subs	r3, #48	@ 0x30
 800db5a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800db5c:	68bb      	ldr	r3, [r7, #8]
 800db5e:	2b09      	cmp	r3, #9
 800db60:	d80e      	bhi.n	800db80 <get_ldnumber+0x72>
 800db62:	68fa      	ldr	r2, [r7, #12]
 800db64:	697b      	ldr	r3, [r7, #20]
 800db66:	429a      	cmp	r2, r3
 800db68:	d10a      	bne.n	800db80 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800db6a:	68bb      	ldr	r3, [r7, #8]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d107      	bne.n	800db80 <get_ldnumber+0x72>
					vol = (int)i;
 800db70:	68bb      	ldr	r3, [r7, #8]
 800db72:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800db74:	697b      	ldr	r3, [r7, #20]
 800db76:	3301      	adds	r3, #1
 800db78:	617b      	str	r3, [r7, #20]
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	697a      	ldr	r2, [r7, #20]
 800db7e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	e002      	b.n	800db8a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800db84:	2300      	movs	r3, #0
 800db86:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800db88:	693b      	ldr	r3, [r7, #16]
}
 800db8a:	4618      	mov	r0, r3
 800db8c:	371c      	adds	r7, #28
 800db8e:	46bd      	mov	sp, r7
 800db90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db94:	4770      	bx	lr
	...

0800db98 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	b082      	sub	sp, #8
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
 800dba0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	2200      	movs	r2, #0
 800dba6:	70da      	strb	r2, [r3, #3]
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dbae:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800dbb0:	6839      	ldr	r1, [r7, #0]
 800dbb2:	6878      	ldr	r0, [r7, #4]
 800dbb4:	f7ff f8dc 	bl	800cd70 <move_window>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d001      	beq.n	800dbc2 <check_fs+0x2a>
 800dbbe:	2304      	movs	r3, #4
 800dbc0:	e038      	b.n	800dc34 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	3330      	adds	r3, #48	@ 0x30
 800dbc6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f7fe fe1e 	bl	800c80c <ld_word>
 800dbd0:	4603      	mov	r3, r0
 800dbd2:	461a      	mov	r2, r3
 800dbd4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800dbd8:	429a      	cmp	r2, r3
 800dbda:	d001      	beq.n	800dbe0 <check_fs+0x48>
 800dbdc:	2303      	movs	r3, #3
 800dbde:	e029      	b.n	800dc34 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dbe6:	2be9      	cmp	r3, #233	@ 0xe9
 800dbe8:	d009      	beq.n	800dbfe <check_fs+0x66>
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dbf0:	2beb      	cmp	r3, #235	@ 0xeb
 800dbf2:	d11e      	bne.n	800dc32 <check_fs+0x9a>
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800dbfa:	2b90      	cmp	r3, #144	@ 0x90
 800dbfc:	d119      	bne.n	800dc32 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	3330      	adds	r3, #48	@ 0x30
 800dc02:	3336      	adds	r3, #54	@ 0x36
 800dc04:	4618      	mov	r0, r3
 800dc06:	f7fe fe1a 	bl	800c83e <ld_dword>
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800dc10:	4a0a      	ldr	r2, [pc, #40]	@ (800dc3c <check_fs+0xa4>)
 800dc12:	4293      	cmp	r3, r2
 800dc14:	d101      	bne.n	800dc1a <check_fs+0x82>
 800dc16:	2300      	movs	r3, #0
 800dc18:	e00c      	b.n	800dc34 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	3330      	adds	r3, #48	@ 0x30
 800dc1e:	3352      	adds	r3, #82	@ 0x52
 800dc20:	4618      	mov	r0, r3
 800dc22:	f7fe fe0c 	bl	800c83e <ld_dword>
 800dc26:	4603      	mov	r3, r0
 800dc28:	4a05      	ldr	r2, [pc, #20]	@ (800dc40 <check_fs+0xa8>)
 800dc2a:	4293      	cmp	r3, r2
 800dc2c:	d101      	bne.n	800dc32 <check_fs+0x9a>
 800dc2e:	2300      	movs	r3, #0
 800dc30:	e000      	b.n	800dc34 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800dc32:	2302      	movs	r3, #2
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3708      	adds	r7, #8
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}
 800dc3c:	00544146 	.word	0x00544146
 800dc40:	33544146 	.word	0x33544146

0800dc44 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b096      	sub	sp, #88	@ 0x58
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	60f8      	str	r0, [r7, #12]
 800dc4c:	60b9      	str	r1, [r7, #8]
 800dc4e:	4613      	mov	r3, r2
 800dc50:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800dc52:	68bb      	ldr	r3, [r7, #8]
 800dc54:	2200      	movs	r2, #0
 800dc56:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800dc58:	68f8      	ldr	r0, [r7, #12]
 800dc5a:	f7ff ff58 	bl	800db0e <get_ldnumber>
 800dc5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800dc60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	da01      	bge.n	800dc6a <find_volume+0x26>
 800dc66:	230b      	movs	r3, #11
 800dc68:	e22d      	b.n	800e0c6 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800dc6a:	4aa1      	ldr	r2, [pc, #644]	@ (800def0 <find_volume+0x2ac>)
 800dc6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc72:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800dc74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d101      	bne.n	800dc7e <find_volume+0x3a>
 800dc7a:	230c      	movs	r3, #12
 800dc7c:	e223      	b.n	800e0c6 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dc82:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800dc84:	79fb      	ldrb	r3, [r7, #7]
 800dc86:	f023 0301 	bic.w	r3, r3, #1
 800dc8a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800dc8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc8e:	781b      	ldrb	r3, [r3, #0]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d01a      	beq.n	800dcca <find_volume+0x86>
		stat = disk_status(fs->drv);
 800dc94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc96:	785b      	ldrb	r3, [r3, #1]
 800dc98:	4618      	mov	r0, r3
 800dc9a:	f7fe fd17 	bl	800c6cc <disk_status>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800dca4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dca8:	f003 0301 	and.w	r3, r3, #1
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d10c      	bne.n	800dcca <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800dcb0:	79fb      	ldrb	r3, [r7, #7]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d007      	beq.n	800dcc6 <find_volume+0x82>
 800dcb6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dcba:	f003 0304 	and.w	r3, r3, #4
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d001      	beq.n	800dcc6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800dcc2:	230a      	movs	r3, #10
 800dcc4:	e1ff      	b.n	800e0c6 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	e1fd      	b.n	800e0c6 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800dcca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dccc:	2200      	movs	r2, #0
 800dcce:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800dcd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcd2:	b2da      	uxtb	r2, r3
 800dcd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcd6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800dcd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcda:	785b      	ldrb	r3, [r3, #1]
 800dcdc:	4618      	mov	r0, r3
 800dcde:	f7fe fd0f 	bl	800c700 <disk_initialize>
 800dce2:	4603      	mov	r3, r0
 800dce4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800dce8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dcec:	f003 0301 	and.w	r3, r3, #1
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d001      	beq.n	800dcf8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800dcf4:	2303      	movs	r3, #3
 800dcf6:	e1e6      	b.n	800e0c6 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800dcf8:	79fb      	ldrb	r3, [r7, #7]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d007      	beq.n	800dd0e <find_volume+0xca>
 800dcfe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800dd02:	f003 0304 	and.w	r3, r3, #4
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d001      	beq.n	800dd0e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800dd0a:	230a      	movs	r3, #10
 800dd0c:	e1db      	b.n	800e0c6 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800dd0e:	2300      	movs	r3, #0
 800dd10:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800dd12:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dd14:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dd16:	f7ff ff3f 	bl	800db98 <check_fs>
 800dd1a:	4603      	mov	r3, r0
 800dd1c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800dd20:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dd24:	2b02      	cmp	r3, #2
 800dd26:	d149      	bne.n	800ddbc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800dd28:	2300      	movs	r3, #0
 800dd2a:	643b      	str	r3, [r7, #64]	@ 0x40
 800dd2c:	e01e      	b.n	800dd6c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800dd2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd30:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800dd34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd36:	011b      	lsls	r3, r3, #4
 800dd38:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800dd3c:	4413      	add	r3, r2
 800dd3e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800dd40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd42:	3304      	adds	r3, #4
 800dd44:	781b      	ldrb	r3, [r3, #0]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d006      	beq.n	800dd58 <find_volume+0x114>
 800dd4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd4c:	3308      	adds	r3, #8
 800dd4e:	4618      	mov	r0, r3
 800dd50:	f7fe fd75 	bl	800c83e <ld_dword>
 800dd54:	4602      	mov	r2, r0
 800dd56:	e000      	b.n	800dd5a <find_volume+0x116>
 800dd58:	2200      	movs	r2, #0
 800dd5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd5c:	009b      	lsls	r3, r3, #2
 800dd5e:	3358      	adds	r3, #88	@ 0x58
 800dd60:	443b      	add	r3, r7
 800dd62:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800dd66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd68:	3301      	adds	r3, #1
 800dd6a:	643b      	str	r3, [r7, #64]	@ 0x40
 800dd6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd6e:	2b03      	cmp	r3, #3
 800dd70:	d9dd      	bls.n	800dd2e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800dd72:	2300      	movs	r3, #0
 800dd74:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800dd76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d002      	beq.n	800dd82 <find_volume+0x13e>
 800dd7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd7e:	3b01      	subs	r3, #1
 800dd80:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800dd82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd84:	009b      	lsls	r3, r3, #2
 800dd86:	3358      	adds	r3, #88	@ 0x58
 800dd88:	443b      	add	r3, r7
 800dd8a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800dd8e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800dd90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d005      	beq.n	800dda2 <find_volume+0x15e>
 800dd96:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dd98:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800dd9a:	f7ff fefd 	bl	800db98 <check_fs>
 800dd9e:	4603      	mov	r3, r0
 800dda0:	e000      	b.n	800dda4 <find_volume+0x160>
 800dda2:	2303      	movs	r3, #3
 800dda4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800dda8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ddac:	2b01      	cmp	r3, #1
 800ddae:	d905      	bls.n	800ddbc <find_volume+0x178>
 800ddb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ddb2:	3301      	adds	r3, #1
 800ddb4:	643b      	str	r3, [r7, #64]	@ 0x40
 800ddb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ddb8:	2b03      	cmp	r3, #3
 800ddba:	d9e2      	bls.n	800dd82 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800ddbc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ddc0:	2b04      	cmp	r3, #4
 800ddc2:	d101      	bne.n	800ddc8 <find_volume+0x184>
 800ddc4:	2301      	movs	r3, #1
 800ddc6:	e17e      	b.n	800e0c6 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800ddc8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ddcc:	2b01      	cmp	r3, #1
 800ddce:	d901      	bls.n	800ddd4 <find_volume+0x190>
 800ddd0:	230d      	movs	r3, #13
 800ddd2:	e178      	b.n	800e0c6 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800ddd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddd6:	3330      	adds	r3, #48	@ 0x30
 800ddd8:	330b      	adds	r3, #11
 800ddda:	4618      	mov	r0, r3
 800dddc:	f7fe fd16 	bl	800c80c <ld_word>
 800dde0:	4603      	mov	r3, r0
 800dde2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dde6:	d001      	beq.n	800ddec <find_volume+0x1a8>
 800dde8:	230d      	movs	r3, #13
 800ddea:	e16c      	b.n	800e0c6 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ddec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddee:	3330      	adds	r3, #48	@ 0x30
 800ddf0:	3316      	adds	r3, #22
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f7fe fd0a 	bl	800c80c <ld_word>
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800ddfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d106      	bne.n	800de10 <find_volume+0x1cc>
 800de02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de04:	3330      	adds	r3, #48	@ 0x30
 800de06:	3324      	adds	r3, #36	@ 0x24
 800de08:	4618      	mov	r0, r3
 800de0a:	f7fe fd18 	bl	800c83e <ld_dword>
 800de0e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800de10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de12:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800de14:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800de16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de18:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800de1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de1e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800de20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de22:	789b      	ldrb	r3, [r3, #2]
 800de24:	2b01      	cmp	r3, #1
 800de26:	d005      	beq.n	800de34 <find_volume+0x1f0>
 800de28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de2a:	789b      	ldrb	r3, [r3, #2]
 800de2c:	2b02      	cmp	r3, #2
 800de2e:	d001      	beq.n	800de34 <find_volume+0x1f0>
 800de30:	230d      	movs	r3, #13
 800de32:	e148      	b.n	800e0c6 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800de34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de36:	789b      	ldrb	r3, [r3, #2]
 800de38:	461a      	mov	r2, r3
 800de3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800de3c:	fb02 f303 	mul.w	r3, r2, r3
 800de40:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800de42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800de48:	461a      	mov	r2, r3
 800de4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de4c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800de4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de50:	895b      	ldrh	r3, [r3, #10]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d008      	beq.n	800de68 <find_volume+0x224>
 800de56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de58:	895b      	ldrh	r3, [r3, #10]
 800de5a:	461a      	mov	r2, r3
 800de5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de5e:	895b      	ldrh	r3, [r3, #10]
 800de60:	3b01      	subs	r3, #1
 800de62:	4013      	ands	r3, r2
 800de64:	2b00      	cmp	r3, #0
 800de66:	d001      	beq.n	800de6c <find_volume+0x228>
 800de68:	230d      	movs	r3, #13
 800de6a:	e12c      	b.n	800e0c6 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800de6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de6e:	3330      	adds	r3, #48	@ 0x30
 800de70:	3311      	adds	r3, #17
 800de72:	4618      	mov	r0, r3
 800de74:	f7fe fcca 	bl	800c80c <ld_word>
 800de78:	4603      	mov	r3, r0
 800de7a:	461a      	mov	r2, r3
 800de7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de7e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800de80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de82:	891b      	ldrh	r3, [r3, #8]
 800de84:	f003 030f 	and.w	r3, r3, #15
 800de88:	b29b      	uxth	r3, r3
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d001      	beq.n	800de92 <find_volume+0x24e>
 800de8e:	230d      	movs	r3, #13
 800de90:	e119      	b.n	800e0c6 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800de92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de94:	3330      	adds	r3, #48	@ 0x30
 800de96:	3313      	adds	r3, #19
 800de98:	4618      	mov	r0, r3
 800de9a:	f7fe fcb7 	bl	800c80c <ld_word>
 800de9e:	4603      	mov	r3, r0
 800dea0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800dea2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d106      	bne.n	800deb6 <find_volume+0x272>
 800dea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deaa:	3330      	adds	r3, #48	@ 0x30
 800deac:	3320      	adds	r3, #32
 800deae:	4618      	mov	r0, r3
 800deb0:	f7fe fcc5 	bl	800c83e <ld_dword>
 800deb4:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800deb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deb8:	3330      	adds	r3, #48	@ 0x30
 800deba:	330e      	adds	r3, #14
 800debc:	4618      	mov	r0, r3
 800debe:	f7fe fca5 	bl	800c80c <ld_word>
 800dec2:	4603      	mov	r3, r0
 800dec4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800dec6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d101      	bne.n	800ded0 <find_volume+0x28c>
 800decc:	230d      	movs	r3, #13
 800dece:	e0fa      	b.n	800e0c6 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800ded0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ded2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ded4:	4413      	add	r3, r2
 800ded6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ded8:	8912      	ldrh	r2, [r2, #8]
 800deda:	0912      	lsrs	r2, r2, #4
 800dedc:	b292      	uxth	r2, r2
 800dede:	4413      	add	r3, r2
 800dee0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800dee2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dee6:	429a      	cmp	r2, r3
 800dee8:	d204      	bcs.n	800def4 <find_volume+0x2b0>
 800deea:	230d      	movs	r3, #13
 800deec:	e0eb      	b.n	800e0c6 <find_volume+0x482>
 800deee:	bf00      	nop
 800def0:	20000410 	.word	0x20000410
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800def4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800def6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800def8:	1ad3      	subs	r3, r2, r3
 800defa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800defc:	8952      	ldrh	r2, [r2, #10]
 800defe:	fbb3 f3f2 	udiv	r3, r3, r2
 800df02:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800df04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df06:	2b00      	cmp	r3, #0
 800df08:	d101      	bne.n	800df0e <find_volume+0x2ca>
 800df0a:	230d      	movs	r3, #13
 800df0c:	e0db      	b.n	800e0c6 <find_volume+0x482>
		fmt = FS_FAT32;
 800df0e:	2303      	movs	r3, #3
 800df10:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800df14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df16:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800df1a:	4293      	cmp	r3, r2
 800df1c:	d802      	bhi.n	800df24 <find_volume+0x2e0>
 800df1e:	2302      	movs	r3, #2
 800df20:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800df24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df26:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800df2a:	4293      	cmp	r3, r2
 800df2c:	d802      	bhi.n	800df34 <find_volume+0x2f0>
 800df2e:	2301      	movs	r3, #1
 800df30:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800df34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df36:	1c9a      	adds	r2, r3, #2
 800df38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df3a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800df3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df3e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800df40:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800df42:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800df44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df46:	441a      	add	r2, r3
 800df48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df4a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800df4c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800df4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df50:	441a      	add	r2, r3
 800df52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df54:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800df56:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800df5a:	2b03      	cmp	r3, #3
 800df5c:	d11e      	bne.n	800df9c <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800df5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df60:	3330      	adds	r3, #48	@ 0x30
 800df62:	332a      	adds	r3, #42	@ 0x2a
 800df64:	4618      	mov	r0, r3
 800df66:	f7fe fc51 	bl	800c80c <ld_word>
 800df6a:	4603      	mov	r3, r0
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d001      	beq.n	800df74 <find_volume+0x330>
 800df70:	230d      	movs	r3, #13
 800df72:	e0a8      	b.n	800e0c6 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800df74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df76:	891b      	ldrh	r3, [r3, #8]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d001      	beq.n	800df80 <find_volume+0x33c>
 800df7c:	230d      	movs	r3, #13
 800df7e:	e0a2      	b.n	800e0c6 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800df80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df82:	3330      	adds	r3, #48	@ 0x30
 800df84:	332c      	adds	r3, #44	@ 0x2c
 800df86:	4618      	mov	r0, r3
 800df88:	f7fe fc59 	bl	800c83e <ld_dword>
 800df8c:	4602      	mov	r2, r0
 800df8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df90:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800df92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df94:	695b      	ldr	r3, [r3, #20]
 800df96:	009b      	lsls	r3, r3, #2
 800df98:	647b      	str	r3, [r7, #68]	@ 0x44
 800df9a:	e01f      	b.n	800dfdc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800df9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df9e:	891b      	ldrh	r3, [r3, #8]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d101      	bne.n	800dfa8 <find_volume+0x364>
 800dfa4:	230d      	movs	r3, #13
 800dfa6:	e08e      	b.n	800e0c6 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800dfa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfaa:	6a1a      	ldr	r2, [r3, #32]
 800dfac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfae:	441a      	add	r2, r3
 800dfb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfb2:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800dfb4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dfb8:	2b02      	cmp	r3, #2
 800dfba:	d103      	bne.n	800dfc4 <find_volume+0x380>
 800dfbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfbe:	695b      	ldr	r3, [r3, #20]
 800dfc0:	005b      	lsls	r3, r3, #1
 800dfc2:	e00a      	b.n	800dfda <find_volume+0x396>
 800dfc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfc6:	695a      	ldr	r2, [r3, #20]
 800dfc8:	4613      	mov	r3, r2
 800dfca:	005b      	lsls	r3, r3, #1
 800dfcc:	4413      	add	r3, r2
 800dfce:	085a      	lsrs	r2, r3, #1
 800dfd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfd2:	695b      	ldr	r3, [r3, #20]
 800dfd4:	f003 0301 	and.w	r3, r3, #1
 800dfd8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800dfda:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800dfdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfde:	699a      	ldr	r2, [r3, #24]
 800dfe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dfe2:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800dfe6:	0a5b      	lsrs	r3, r3, #9
 800dfe8:	429a      	cmp	r2, r3
 800dfea:	d201      	bcs.n	800dff0 <find_volume+0x3ac>
 800dfec:	230d      	movs	r3, #13
 800dfee:	e06a      	b.n	800e0c6 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800dff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dff2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dff6:	611a      	str	r2, [r3, #16]
 800dff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dffa:	691a      	ldr	r2, [r3, #16]
 800dffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dffe:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800e000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e002:	2280      	movs	r2, #128	@ 0x80
 800e004:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e006:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e00a:	2b03      	cmp	r3, #3
 800e00c:	d149      	bne.n	800e0a2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e00e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e010:	3330      	adds	r3, #48	@ 0x30
 800e012:	3330      	adds	r3, #48	@ 0x30
 800e014:	4618      	mov	r0, r3
 800e016:	f7fe fbf9 	bl	800c80c <ld_word>
 800e01a:	4603      	mov	r3, r0
 800e01c:	2b01      	cmp	r3, #1
 800e01e:	d140      	bne.n	800e0a2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e020:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e022:	3301      	adds	r3, #1
 800e024:	4619      	mov	r1, r3
 800e026:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e028:	f7fe fea2 	bl	800cd70 <move_window>
 800e02c:	4603      	mov	r3, r0
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d137      	bne.n	800e0a2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800e032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e034:	2200      	movs	r2, #0
 800e036:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e03a:	3330      	adds	r3, #48	@ 0x30
 800e03c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e040:	4618      	mov	r0, r3
 800e042:	f7fe fbe3 	bl	800c80c <ld_word>
 800e046:	4603      	mov	r3, r0
 800e048:	461a      	mov	r2, r3
 800e04a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e04e:	429a      	cmp	r2, r3
 800e050:	d127      	bne.n	800e0a2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e054:	3330      	adds	r3, #48	@ 0x30
 800e056:	4618      	mov	r0, r3
 800e058:	f7fe fbf1 	bl	800c83e <ld_dword>
 800e05c:	4603      	mov	r3, r0
 800e05e:	4a1c      	ldr	r2, [pc, #112]	@ (800e0d0 <find_volume+0x48c>)
 800e060:	4293      	cmp	r3, r2
 800e062:	d11e      	bne.n	800e0a2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e066:	3330      	adds	r3, #48	@ 0x30
 800e068:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e06c:	4618      	mov	r0, r3
 800e06e:	f7fe fbe6 	bl	800c83e <ld_dword>
 800e072:	4603      	mov	r3, r0
 800e074:	4a17      	ldr	r2, [pc, #92]	@ (800e0d4 <find_volume+0x490>)
 800e076:	4293      	cmp	r3, r2
 800e078:	d113      	bne.n	800e0a2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e07a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e07c:	3330      	adds	r3, #48	@ 0x30
 800e07e:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800e082:	4618      	mov	r0, r3
 800e084:	f7fe fbdb 	bl	800c83e <ld_dword>
 800e088:	4602      	mov	r2, r0
 800e08a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e08c:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e08e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e090:	3330      	adds	r3, #48	@ 0x30
 800e092:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e096:	4618      	mov	r0, r3
 800e098:	f7fe fbd1 	bl	800c83e <ld_dword>
 800e09c:	4602      	mov	r2, r0
 800e09e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0a0:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e0a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0a4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800e0a8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e0aa:	4b0b      	ldr	r3, [pc, #44]	@ (800e0d8 <find_volume+0x494>)
 800e0ac:	881b      	ldrh	r3, [r3, #0]
 800e0ae:	3301      	adds	r3, #1
 800e0b0:	b29a      	uxth	r2, r3
 800e0b2:	4b09      	ldr	r3, [pc, #36]	@ (800e0d8 <find_volume+0x494>)
 800e0b4:	801a      	strh	r2, [r3, #0]
 800e0b6:	4b08      	ldr	r3, [pc, #32]	@ (800e0d8 <find_volume+0x494>)
 800e0b8:	881a      	ldrh	r2, [r3, #0]
 800e0ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0bc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e0be:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e0c0:	f7fe fdee 	bl	800cca0 <clear_lock>
#endif
	return FR_OK;
 800e0c4:	2300      	movs	r3, #0
}
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	3758      	adds	r7, #88	@ 0x58
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	bd80      	pop	{r7, pc}
 800e0ce:	bf00      	nop
 800e0d0:	41615252 	.word	0x41615252
 800e0d4:	61417272 	.word	0x61417272
 800e0d8:	20000414 	.word	0x20000414

0800e0dc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b084      	sub	sp, #16
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
 800e0e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e0e6:	2309      	movs	r3, #9
 800e0e8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d01c      	beq.n	800e12a <validate+0x4e>
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d018      	beq.n	800e12a <validate+0x4e>
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	781b      	ldrb	r3, [r3, #0]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d013      	beq.n	800e12a <validate+0x4e>
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	889a      	ldrh	r2, [r3, #4]
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	88db      	ldrh	r3, [r3, #6]
 800e10c:	429a      	cmp	r2, r3
 800e10e:	d10c      	bne.n	800e12a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	785b      	ldrb	r3, [r3, #1]
 800e116:	4618      	mov	r0, r3
 800e118:	f7fe fad8 	bl	800c6cc <disk_status>
 800e11c:	4603      	mov	r3, r0
 800e11e:	f003 0301 	and.w	r3, r3, #1
 800e122:	2b00      	cmp	r3, #0
 800e124:	d101      	bne.n	800e12a <validate+0x4e>
			res = FR_OK;
 800e126:	2300      	movs	r3, #0
 800e128:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e12a:	7bfb      	ldrb	r3, [r7, #15]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d102      	bne.n	800e136 <validate+0x5a>
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	e000      	b.n	800e138 <validate+0x5c>
 800e136:	2300      	movs	r3, #0
 800e138:	683a      	ldr	r2, [r7, #0]
 800e13a:	6013      	str	r3, [r2, #0]
	return res;
 800e13c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e13e:	4618      	mov	r0, r3
 800e140:	3710      	adds	r7, #16
 800e142:	46bd      	mov	sp, r7
 800e144:	bd80      	pop	{r7, pc}
	...

0800e148 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e148:	b580      	push	{r7, lr}
 800e14a:	b088      	sub	sp, #32
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	60f8      	str	r0, [r7, #12]
 800e150:	60b9      	str	r1, [r7, #8]
 800e152:	4613      	mov	r3, r2
 800e154:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e156:	68bb      	ldr	r3, [r7, #8]
 800e158:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e15a:	f107 0310 	add.w	r3, r7, #16
 800e15e:	4618      	mov	r0, r3
 800e160:	f7ff fcd5 	bl	800db0e <get_ldnumber>
 800e164:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e166:	69fb      	ldr	r3, [r7, #28]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	da01      	bge.n	800e170 <f_mount+0x28>
 800e16c:	230b      	movs	r3, #11
 800e16e:	e02b      	b.n	800e1c8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e170:	4a17      	ldr	r2, [pc, #92]	@ (800e1d0 <f_mount+0x88>)
 800e172:	69fb      	ldr	r3, [r7, #28]
 800e174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e178:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e17a:	69bb      	ldr	r3, [r7, #24]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d005      	beq.n	800e18c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e180:	69b8      	ldr	r0, [r7, #24]
 800e182:	f7fe fd8d 	bl	800cca0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e186:	69bb      	ldr	r3, [r7, #24]
 800e188:	2200      	movs	r2, #0
 800e18a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d002      	beq.n	800e198 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	2200      	movs	r2, #0
 800e196:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e198:	68fa      	ldr	r2, [r7, #12]
 800e19a:	490d      	ldr	r1, [pc, #52]	@ (800e1d0 <f_mount+0x88>)
 800e19c:	69fb      	ldr	r3, [r7, #28]
 800e19e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d002      	beq.n	800e1ae <f_mount+0x66>
 800e1a8:	79fb      	ldrb	r3, [r7, #7]
 800e1aa:	2b01      	cmp	r3, #1
 800e1ac:	d001      	beq.n	800e1b2 <f_mount+0x6a>
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	e00a      	b.n	800e1c8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e1b2:	f107 010c 	add.w	r1, r7, #12
 800e1b6:	f107 0308 	add.w	r3, r7, #8
 800e1ba:	2200      	movs	r2, #0
 800e1bc:	4618      	mov	r0, r3
 800e1be:	f7ff fd41 	bl	800dc44 <find_volume>
 800e1c2:	4603      	mov	r3, r0
 800e1c4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e1c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e1c8:	4618      	mov	r0, r3
 800e1ca:	3720      	adds	r7, #32
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	bd80      	pop	{r7, pc}
 800e1d0:	20000410 	.word	0x20000410

0800e1d4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e1d4:	b580      	push	{r7, lr}
 800e1d6:	b098      	sub	sp, #96	@ 0x60
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	60f8      	str	r0, [r7, #12]
 800e1dc:	60b9      	str	r1, [r7, #8]
 800e1de:	4613      	mov	r3, r2
 800e1e0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d101      	bne.n	800e1ec <f_open+0x18>
 800e1e8:	2309      	movs	r3, #9
 800e1ea:	e1a9      	b.n	800e540 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e1ec:	79fb      	ldrb	r3, [r7, #7]
 800e1ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e1f2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e1f4:	79fa      	ldrb	r2, [r7, #7]
 800e1f6:	f107 0110 	add.w	r1, r7, #16
 800e1fa:	f107 0308 	add.w	r3, r7, #8
 800e1fe:	4618      	mov	r0, r3
 800e200:	f7ff fd20 	bl	800dc44 <find_volume>
 800e204:	4603      	mov	r3, r0
 800e206:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800e20a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e20e:	2b00      	cmp	r3, #0
 800e210:	f040 818d 	bne.w	800e52e <f_open+0x35a>
		dj.obj.fs = fs;
 800e214:	693b      	ldr	r3, [r7, #16]
 800e216:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e218:	68ba      	ldr	r2, [r7, #8]
 800e21a:	f107 0314 	add.w	r3, r7, #20
 800e21e:	4611      	mov	r1, r2
 800e220:	4618      	mov	r0, r3
 800e222:	f7ff fc03 	bl	800da2c <follow_path>
 800e226:	4603      	mov	r3, r0
 800e228:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e22c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e230:	2b00      	cmp	r3, #0
 800e232:	d118      	bne.n	800e266 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e234:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e238:	b25b      	sxtb	r3, r3
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	da03      	bge.n	800e246 <f_open+0x72>
				res = FR_INVALID_NAME;
 800e23e:	2306      	movs	r3, #6
 800e240:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e244:	e00f      	b.n	800e266 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e246:	79fb      	ldrb	r3, [r7, #7]
 800e248:	2b01      	cmp	r3, #1
 800e24a:	bf8c      	ite	hi
 800e24c:	2301      	movhi	r3, #1
 800e24e:	2300      	movls	r3, #0
 800e250:	b2db      	uxtb	r3, r3
 800e252:	461a      	mov	r2, r3
 800e254:	f107 0314 	add.w	r3, r7, #20
 800e258:	4611      	mov	r1, r2
 800e25a:	4618      	mov	r0, r3
 800e25c:	f7fe fbd8 	bl	800ca10 <chk_lock>
 800e260:	4603      	mov	r3, r0
 800e262:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e266:	79fb      	ldrb	r3, [r7, #7]
 800e268:	f003 031c 	and.w	r3, r3, #28
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d07f      	beq.n	800e370 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800e270:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e274:	2b00      	cmp	r3, #0
 800e276:	d017      	beq.n	800e2a8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e278:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e27c:	2b04      	cmp	r3, #4
 800e27e:	d10e      	bne.n	800e29e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e280:	f7fe fc22 	bl	800cac8 <enq_lock>
 800e284:	4603      	mov	r3, r0
 800e286:	2b00      	cmp	r3, #0
 800e288:	d006      	beq.n	800e298 <f_open+0xc4>
 800e28a:	f107 0314 	add.w	r3, r7, #20
 800e28e:	4618      	mov	r0, r3
 800e290:	f7ff fb06 	bl	800d8a0 <dir_register>
 800e294:	4603      	mov	r3, r0
 800e296:	e000      	b.n	800e29a <f_open+0xc6>
 800e298:	2312      	movs	r3, #18
 800e29a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e29e:	79fb      	ldrb	r3, [r7, #7]
 800e2a0:	f043 0308 	orr.w	r3, r3, #8
 800e2a4:	71fb      	strb	r3, [r7, #7]
 800e2a6:	e010      	b.n	800e2ca <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e2a8:	7ebb      	ldrb	r3, [r7, #26]
 800e2aa:	f003 0311 	and.w	r3, r3, #17
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d003      	beq.n	800e2ba <f_open+0xe6>
					res = FR_DENIED;
 800e2b2:	2307      	movs	r3, #7
 800e2b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e2b8:	e007      	b.n	800e2ca <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e2ba:	79fb      	ldrb	r3, [r7, #7]
 800e2bc:	f003 0304 	and.w	r3, r3, #4
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d002      	beq.n	800e2ca <f_open+0xf6>
 800e2c4:	2308      	movs	r3, #8
 800e2c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e2ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d168      	bne.n	800e3a4 <f_open+0x1d0>
 800e2d2:	79fb      	ldrb	r3, [r7, #7]
 800e2d4:	f003 0308 	and.w	r3, r3, #8
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d063      	beq.n	800e3a4 <f_open+0x1d0>
				dw = GET_FATTIME();
 800e2dc:	f7fc f9c6 	bl	800a66c <get_fattime>
 800e2e0:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e2e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2e4:	330e      	adds	r3, #14
 800e2e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	f7fe fae6 	bl	800c8ba <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e2ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2f0:	3316      	adds	r3, #22
 800e2f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	f7fe fae0 	bl	800c8ba <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e2fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2fc:	330b      	adds	r3, #11
 800e2fe:	2220      	movs	r2, #32
 800e300:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e302:	693b      	ldr	r3, [r7, #16]
 800e304:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e306:	4611      	mov	r1, r2
 800e308:	4618      	mov	r0, r3
 800e30a:	f7ff fa35 	bl	800d778 <ld_clust>
 800e30e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e310:	693b      	ldr	r3, [r7, #16]
 800e312:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e314:	2200      	movs	r2, #0
 800e316:	4618      	mov	r0, r3
 800e318:	f7ff fa4d 	bl	800d7b6 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e31c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e31e:	331c      	adds	r3, #28
 800e320:	2100      	movs	r1, #0
 800e322:	4618      	mov	r0, r3
 800e324:	f7fe fac9 	bl	800c8ba <st_dword>
					fs->wflag = 1;
 800e328:	693b      	ldr	r3, [r7, #16]
 800e32a:	2201      	movs	r2, #1
 800e32c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e32e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e330:	2b00      	cmp	r3, #0
 800e332:	d037      	beq.n	800e3a4 <f_open+0x1d0>
						dw = fs->winsect;
 800e334:	693b      	ldr	r3, [r7, #16]
 800e336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e338:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800e33a:	f107 0314 	add.w	r3, r7, #20
 800e33e:	2200      	movs	r2, #0
 800e340:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800e342:	4618      	mov	r0, r3
 800e344:	f7fe ff60 	bl	800d208 <remove_chain>
 800e348:	4603      	mov	r3, r0
 800e34a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800e34e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e352:	2b00      	cmp	r3, #0
 800e354:	d126      	bne.n	800e3a4 <f_open+0x1d0>
							res = move_window(fs, dw);
 800e356:	693b      	ldr	r3, [r7, #16]
 800e358:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e35a:	4618      	mov	r0, r3
 800e35c:	f7fe fd08 	bl	800cd70 <move_window>
 800e360:	4603      	mov	r3, r0
 800e362:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e366:	693b      	ldr	r3, [r7, #16]
 800e368:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e36a:	3a01      	subs	r2, #1
 800e36c:	60da      	str	r2, [r3, #12]
 800e36e:	e019      	b.n	800e3a4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e370:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e374:	2b00      	cmp	r3, #0
 800e376:	d115      	bne.n	800e3a4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e378:	7ebb      	ldrb	r3, [r7, #26]
 800e37a:	f003 0310 	and.w	r3, r3, #16
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d003      	beq.n	800e38a <f_open+0x1b6>
					res = FR_NO_FILE;
 800e382:	2304      	movs	r3, #4
 800e384:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e388:	e00c      	b.n	800e3a4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e38a:	79fb      	ldrb	r3, [r7, #7]
 800e38c:	f003 0302 	and.w	r3, r3, #2
 800e390:	2b00      	cmp	r3, #0
 800e392:	d007      	beq.n	800e3a4 <f_open+0x1d0>
 800e394:	7ebb      	ldrb	r3, [r7, #26]
 800e396:	f003 0301 	and.w	r3, r3, #1
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d002      	beq.n	800e3a4 <f_open+0x1d0>
						res = FR_DENIED;
 800e39e:	2307      	movs	r3, #7
 800e3a0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800e3a4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d126      	bne.n	800e3fa <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e3ac:	79fb      	ldrb	r3, [r7, #7]
 800e3ae:	f003 0308 	and.w	r3, r3, #8
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d003      	beq.n	800e3be <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800e3b6:	79fb      	ldrb	r3, [r7, #7]
 800e3b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e3bc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e3be:	693b      	ldr	r3, [r7, #16]
 800e3c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800e3c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e3cc:	79fb      	ldrb	r3, [r7, #7]
 800e3ce:	2b01      	cmp	r3, #1
 800e3d0:	bf8c      	ite	hi
 800e3d2:	2301      	movhi	r3, #1
 800e3d4:	2300      	movls	r3, #0
 800e3d6:	b2db      	uxtb	r3, r3
 800e3d8:	461a      	mov	r2, r3
 800e3da:	f107 0314 	add.w	r3, r7, #20
 800e3de:	4611      	mov	r1, r2
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	f7fe fb93 	bl	800cb0c <inc_lock>
 800e3e6:	4602      	mov	r2, r0
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	691b      	ldr	r3, [r3, #16]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d102      	bne.n	800e3fa <f_open+0x226>
 800e3f4:	2302      	movs	r3, #2
 800e3f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e3fa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	f040 8095 	bne.w	800e52e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e404:	693b      	ldr	r3, [r7, #16]
 800e406:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e408:	4611      	mov	r1, r2
 800e40a:	4618      	mov	r0, r3
 800e40c:	f7ff f9b4 	bl	800d778 <ld_clust>
 800e410:	4602      	mov	r2, r0
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e418:	331c      	adds	r3, #28
 800e41a:	4618      	mov	r0, r3
 800e41c:	f7fe fa0f 	bl	800c83e <ld_dword>
 800e420:	4602      	mov	r2, r0
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	2200      	movs	r2, #0
 800e42a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e42c:	693a      	ldr	r2, [r7, #16]
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e432:	693b      	ldr	r3, [r7, #16]
 800e434:	88da      	ldrh	r2, [r3, #6]
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	79fa      	ldrb	r2, [r7, #7]
 800e43e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	2200      	movs	r2, #0
 800e444:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	2200      	movs	r2, #0
 800e44a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	2200      	movs	r2, #0
 800e450:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	3330      	adds	r3, #48	@ 0x30
 800e456:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e45a:	2100      	movs	r1, #0
 800e45c:	4618      	mov	r0, r3
 800e45e:	f7fe fa79 	bl	800c954 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e462:	79fb      	ldrb	r3, [r7, #7]
 800e464:	f003 0320 	and.w	r3, r3, #32
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d060      	beq.n	800e52e <f_open+0x35a>
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	68db      	ldr	r3, [r3, #12]
 800e470:	2b00      	cmp	r3, #0
 800e472:	d05c      	beq.n	800e52e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	68da      	ldr	r2, [r3, #12]
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e47c:	693b      	ldr	r3, [r7, #16]
 800e47e:	895b      	ldrh	r3, [r3, #10]
 800e480:	025b      	lsls	r3, r3, #9
 800e482:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	689b      	ldr	r3, [r3, #8]
 800e488:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	68db      	ldr	r3, [r3, #12]
 800e48e:	657b      	str	r3, [r7, #84]	@ 0x54
 800e490:	e016      	b.n	800e4c0 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e496:	4618      	mov	r0, r3
 800e498:	f7fe fd25 	bl	800cee6 <get_fat>
 800e49c:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e49e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e4a0:	2b01      	cmp	r3, #1
 800e4a2:	d802      	bhi.n	800e4aa <f_open+0x2d6>
 800e4a4:	2302      	movs	r3, #2
 800e4a6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e4aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e4ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e4b0:	d102      	bne.n	800e4b8 <f_open+0x2e4>
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e4b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e4ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e4bc:	1ad3      	subs	r3, r2, r3
 800e4be:	657b      	str	r3, [r7, #84]	@ 0x54
 800e4c0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d103      	bne.n	800e4d0 <f_open+0x2fc>
 800e4c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e4ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e4cc:	429a      	cmp	r2, r3
 800e4ce:	d8e0      	bhi.n	800e492 <f_open+0x2be>
				}
				fp->clust = clst;
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e4d4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e4d6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d127      	bne.n	800e52e <f_open+0x35a>
 800e4de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d022      	beq.n	800e52e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e4e8:	693b      	ldr	r3, [r7, #16]
 800e4ea:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e4ec:	4618      	mov	r0, r3
 800e4ee:	f7fe fcdb 	bl	800cea8 <clust2sect>
 800e4f2:	6478      	str	r0, [r7, #68]	@ 0x44
 800e4f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d103      	bne.n	800e502 <f_open+0x32e>
						res = FR_INT_ERR;
 800e4fa:	2302      	movs	r3, #2
 800e4fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e500:	e015      	b.n	800e52e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e502:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e504:	0a5a      	lsrs	r2, r3, #9
 800e506:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e508:	441a      	add	r2, r3
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e50e:	693b      	ldr	r3, [r7, #16]
 800e510:	7858      	ldrb	r0, [r3, #1]
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	6a1a      	ldr	r2, [r3, #32]
 800e51c:	2301      	movs	r3, #1
 800e51e:	f7fe f917 	bl	800c750 <disk_read>
 800e522:	4603      	mov	r3, r0
 800e524:	2b00      	cmp	r3, #0
 800e526:	d002      	beq.n	800e52e <f_open+0x35a>
 800e528:	2301      	movs	r3, #1
 800e52a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e52e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e532:	2b00      	cmp	r3, #0
 800e534:	d002      	beq.n	800e53c <f_open+0x368>
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	2200      	movs	r2, #0
 800e53a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e53c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800e540:	4618      	mov	r0, r3
 800e542:	3760      	adds	r7, #96	@ 0x60
 800e544:	46bd      	mov	sp, r7
 800e546:	bd80      	pop	{r7, pc}

0800e548 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e548:	b580      	push	{r7, lr}
 800e54a:	b08e      	sub	sp, #56	@ 0x38
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	60f8      	str	r0, [r7, #12]
 800e550:	60b9      	str	r1, [r7, #8]
 800e552:	607a      	str	r2, [r7, #4]
 800e554:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e556:	68bb      	ldr	r3, [r7, #8]
 800e558:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800e55a:	683b      	ldr	r3, [r7, #0]
 800e55c:	2200      	movs	r2, #0
 800e55e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	f107 0214 	add.w	r2, r7, #20
 800e566:	4611      	mov	r1, r2
 800e568:	4618      	mov	r0, r3
 800e56a:	f7ff fdb7 	bl	800e0dc <validate>
 800e56e:	4603      	mov	r3, r0
 800e570:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e574:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d107      	bne.n	800e58c <f_read+0x44>
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	7d5b      	ldrb	r3, [r3, #21]
 800e580:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e584:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d002      	beq.n	800e592 <f_read+0x4a>
 800e58c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e590:	e115      	b.n	800e7be <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	7d1b      	ldrb	r3, [r3, #20]
 800e596:	f003 0301 	and.w	r3, r3, #1
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d101      	bne.n	800e5a2 <f_read+0x5a>
 800e59e:	2307      	movs	r3, #7
 800e5a0:	e10d      	b.n	800e7be <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	68da      	ldr	r2, [r3, #12]
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	699b      	ldr	r3, [r3, #24]
 800e5aa:	1ad3      	subs	r3, r2, r3
 800e5ac:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800e5ae:	687a      	ldr	r2, [r7, #4]
 800e5b0:	6a3b      	ldr	r3, [r7, #32]
 800e5b2:	429a      	cmp	r2, r3
 800e5b4:	f240 80fe 	bls.w	800e7b4 <f_read+0x26c>
 800e5b8:	6a3b      	ldr	r3, [r7, #32]
 800e5ba:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800e5bc:	e0fa      	b.n	800e7b4 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	699b      	ldr	r3, [r3, #24]
 800e5c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	f040 80c6 	bne.w	800e758 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	699b      	ldr	r3, [r3, #24]
 800e5d0:	0a5b      	lsrs	r3, r3, #9
 800e5d2:	697a      	ldr	r2, [r7, #20]
 800e5d4:	8952      	ldrh	r2, [r2, #10]
 800e5d6:	3a01      	subs	r2, #1
 800e5d8:	4013      	ands	r3, r2
 800e5da:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800e5dc:	69fb      	ldr	r3, [r7, #28]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d12f      	bne.n	800e642 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	699b      	ldr	r3, [r3, #24]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d103      	bne.n	800e5f2 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	689b      	ldr	r3, [r3, #8]
 800e5ee:	633b      	str	r3, [r7, #48]	@ 0x30
 800e5f0:	e013      	b.n	800e61a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d007      	beq.n	800e60a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	699b      	ldr	r3, [r3, #24]
 800e5fe:	4619      	mov	r1, r3
 800e600:	68f8      	ldr	r0, [r7, #12]
 800e602:	f7fe fefe 	bl	800d402 <clmt_clust>
 800e606:	6338      	str	r0, [r7, #48]	@ 0x30
 800e608:	e007      	b.n	800e61a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800e60a:	68fa      	ldr	r2, [r7, #12]
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	69db      	ldr	r3, [r3, #28]
 800e610:	4619      	mov	r1, r3
 800e612:	4610      	mov	r0, r2
 800e614:	f7fe fc67 	bl	800cee6 <get_fat>
 800e618:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e61c:	2b01      	cmp	r3, #1
 800e61e:	d804      	bhi.n	800e62a <f_read+0xe2>
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	2202      	movs	r2, #2
 800e624:	755a      	strb	r2, [r3, #21]
 800e626:	2302      	movs	r3, #2
 800e628:	e0c9      	b.n	800e7be <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e62a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e62c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e630:	d104      	bne.n	800e63c <f_read+0xf4>
 800e632:	68fb      	ldr	r3, [r7, #12]
 800e634:	2201      	movs	r2, #1
 800e636:	755a      	strb	r2, [r3, #21]
 800e638:	2301      	movs	r3, #1
 800e63a:	e0c0      	b.n	800e7be <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e640:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e642:	697a      	ldr	r2, [r7, #20]
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	69db      	ldr	r3, [r3, #28]
 800e648:	4619      	mov	r1, r3
 800e64a:	4610      	mov	r0, r2
 800e64c:	f7fe fc2c 	bl	800cea8 <clust2sect>
 800e650:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e652:	69bb      	ldr	r3, [r7, #24]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d104      	bne.n	800e662 <f_read+0x11a>
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	2202      	movs	r2, #2
 800e65c:	755a      	strb	r2, [r3, #21]
 800e65e:	2302      	movs	r3, #2
 800e660:	e0ad      	b.n	800e7be <f_read+0x276>
			sect += csect;
 800e662:	69ba      	ldr	r2, [r7, #24]
 800e664:	69fb      	ldr	r3, [r7, #28]
 800e666:	4413      	add	r3, r2
 800e668:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	0a5b      	lsrs	r3, r3, #9
 800e66e:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e672:	2b00      	cmp	r3, #0
 800e674:	d039      	beq.n	800e6ea <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e676:	69fa      	ldr	r2, [r7, #28]
 800e678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e67a:	4413      	add	r3, r2
 800e67c:	697a      	ldr	r2, [r7, #20]
 800e67e:	8952      	ldrh	r2, [r2, #10]
 800e680:	4293      	cmp	r3, r2
 800e682:	d905      	bls.n	800e690 <f_read+0x148>
					cc = fs->csize - csect;
 800e684:	697b      	ldr	r3, [r7, #20]
 800e686:	895b      	ldrh	r3, [r3, #10]
 800e688:	461a      	mov	r2, r3
 800e68a:	69fb      	ldr	r3, [r7, #28]
 800e68c:	1ad3      	subs	r3, r2, r3
 800e68e:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e690:	697b      	ldr	r3, [r7, #20]
 800e692:	7858      	ldrb	r0, [r3, #1]
 800e694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e696:	69ba      	ldr	r2, [r7, #24]
 800e698:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e69a:	f7fe f859 	bl	800c750 <disk_read>
 800e69e:	4603      	mov	r3, r0
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d004      	beq.n	800e6ae <f_read+0x166>
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	2201      	movs	r2, #1
 800e6a8:	755a      	strb	r2, [r3, #21]
 800e6aa:	2301      	movs	r3, #1
 800e6ac:	e087      	b.n	800e7be <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	7d1b      	ldrb	r3, [r3, #20]
 800e6b2:	b25b      	sxtb	r3, r3
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	da14      	bge.n	800e6e2 <f_read+0x19a>
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	6a1a      	ldr	r2, [r3, #32]
 800e6bc:	69bb      	ldr	r3, [r7, #24]
 800e6be:	1ad3      	subs	r3, r2, r3
 800e6c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e6c2:	429a      	cmp	r2, r3
 800e6c4:	d90d      	bls.n	800e6e2 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	6a1a      	ldr	r2, [r3, #32]
 800e6ca:	69bb      	ldr	r3, [r7, #24]
 800e6cc:	1ad3      	subs	r3, r2, r3
 800e6ce:	025b      	lsls	r3, r3, #9
 800e6d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e6d2:	18d0      	adds	r0, r2, r3
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	3330      	adds	r3, #48	@ 0x30
 800e6d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e6dc:	4619      	mov	r1, r3
 800e6de:	f7fe f918 	bl	800c912 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e6e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6e4:	025b      	lsls	r3, r3, #9
 800e6e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800e6e8:	e050      	b.n	800e78c <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	6a1b      	ldr	r3, [r3, #32]
 800e6ee:	69ba      	ldr	r2, [r7, #24]
 800e6f0:	429a      	cmp	r2, r3
 800e6f2:	d02e      	beq.n	800e752 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	7d1b      	ldrb	r3, [r3, #20]
 800e6f8:	b25b      	sxtb	r3, r3
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	da18      	bge.n	800e730 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e6fe:	697b      	ldr	r3, [r7, #20]
 800e700:	7858      	ldrb	r0, [r3, #1]
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	6a1a      	ldr	r2, [r3, #32]
 800e70c:	2301      	movs	r3, #1
 800e70e:	f7fe f83f 	bl	800c790 <disk_write>
 800e712:	4603      	mov	r3, r0
 800e714:	2b00      	cmp	r3, #0
 800e716:	d004      	beq.n	800e722 <f_read+0x1da>
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	2201      	movs	r2, #1
 800e71c:	755a      	strb	r2, [r3, #21]
 800e71e:	2301      	movs	r3, #1
 800e720:	e04d      	b.n	800e7be <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	7d1b      	ldrb	r3, [r3, #20]
 800e726:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e72a:	b2da      	uxtb	r2, r3
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e730:	697b      	ldr	r3, [r7, #20]
 800e732:	7858      	ldrb	r0, [r3, #1]
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e73a:	2301      	movs	r3, #1
 800e73c:	69ba      	ldr	r2, [r7, #24]
 800e73e:	f7fe f807 	bl	800c750 <disk_read>
 800e742:	4603      	mov	r3, r0
 800e744:	2b00      	cmp	r3, #0
 800e746:	d004      	beq.n	800e752 <f_read+0x20a>
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	2201      	movs	r2, #1
 800e74c:	755a      	strb	r2, [r3, #21]
 800e74e:	2301      	movs	r3, #1
 800e750:	e035      	b.n	800e7be <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	69ba      	ldr	r2, [r7, #24]
 800e756:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	699b      	ldr	r3, [r3, #24]
 800e75c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e760:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800e764:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e766:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	429a      	cmp	r2, r3
 800e76c:	d901      	bls.n	800e772 <f_read+0x22a>
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	699b      	ldr	r3, [r3, #24]
 800e77c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e780:	4413      	add	r3, r2
 800e782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e784:	4619      	mov	r1, r3
 800e786:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e788:	f7fe f8c3 	bl	800c912 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e78c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e78e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e790:	4413      	add	r3, r2
 800e792:	627b      	str	r3, [r7, #36]	@ 0x24
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	699a      	ldr	r2, [r3, #24]
 800e798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e79a:	441a      	add	r2, r3
 800e79c:	68fb      	ldr	r3, [r7, #12]
 800e79e:	619a      	str	r2, [r3, #24]
 800e7a0:	683b      	ldr	r3, [r7, #0]
 800e7a2:	681a      	ldr	r2, [r3, #0]
 800e7a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7a6:	441a      	add	r2, r3
 800e7a8:	683b      	ldr	r3, [r7, #0]
 800e7aa:	601a      	str	r2, [r3, #0]
 800e7ac:	687a      	ldr	r2, [r7, #4]
 800e7ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7b0:	1ad3      	subs	r3, r2, r3
 800e7b2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	f47f af01 	bne.w	800e5be <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e7bc:	2300      	movs	r3, #0
}
 800e7be:	4618      	mov	r0, r3
 800e7c0:	3738      	adds	r7, #56	@ 0x38
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}

0800e7c6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e7c6:	b580      	push	{r7, lr}
 800e7c8:	b086      	sub	sp, #24
 800e7ca:	af00      	add	r7, sp, #0
 800e7cc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	f107 0208 	add.w	r2, r7, #8
 800e7d4:	4611      	mov	r1, r2
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	f7ff fc80 	bl	800e0dc <validate>
 800e7dc:	4603      	mov	r3, r0
 800e7de:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e7e0:	7dfb      	ldrb	r3, [r7, #23]
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d168      	bne.n	800e8b8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	7d1b      	ldrb	r3, [r3, #20]
 800e7ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d062      	beq.n	800e8b8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	7d1b      	ldrb	r3, [r3, #20]
 800e7f6:	b25b      	sxtb	r3, r3
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	da15      	bge.n	800e828 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e7fc:	68bb      	ldr	r3, [r7, #8]
 800e7fe:	7858      	ldrb	r0, [r3, #1]
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	6a1a      	ldr	r2, [r3, #32]
 800e80a:	2301      	movs	r3, #1
 800e80c:	f7fd ffc0 	bl	800c790 <disk_write>
 800e810:	4603      	mov	r3, r0
 800e812:	2b00      	cmp	r3, #0
 800e814:	d001      	beq.n	800e81a <f_sync+0x54>
 800e816:	2301      	movs	r3, #1
 800e818:	e04f      	b.n	800e8ba <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	7d1b      	ldrb	r3, [r3, #20]
 800e81e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e822:	b2da      	uxtb	r2, r3
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e828:	f7fb ff20 	bl	800a66c <get_fattime>
 800e82c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e82e:	68ba      	ldr	r2, [r7, #8]
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e834:	4619      	mov	r1, r3
 800e836:	4610      	mov	r0, r2
 800e838:	f7fe fa9a 	bl	800cd70 <move_window>
 800e83c:	4603      	mov	r3, r0
 800e83e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e840:	7dfb      	ldrb	r3, [r7, #23]
 800e842:	2b00      	cmp	r3, #0
 800e844:	d138      	bne.n	800e8b8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e84a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	330b      	adds	r3, #11
 800e850:	781a      	ldrb	r2, [r3, #0]
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	330b      	adds	r3, #11
 800e856:	f042 0220 	orr.w	r2, r2, #32
 800e85a:	b2d2      	uxtb	r2, r2
 800e85c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	6818      	ldr	r0, [r3, #0]
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	689b      	ldr	r3, [r3, #8]
 800e866:	461a      	mov	r2, r3
 800e868:	68f9      	ldr	r1, [r7, #12]
 800e86a:	f7fe ffa4 	bl	800d7b6 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	f103 021c 	add.w	r2, r3, #28
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	68db      	ldr	r3, [r3, #12]
 800e878:	4619      	mov	r1, r3
 800e87a:	4610      	mov	r0, r2
 800e87c:	f7fe f81d 	bl	800c8ba <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	3316      	adds	r3, #22
 800e884:	6939      	ldr	r1, [r7, #16]
 800e886:	4618      	mov	r0, r3
 800e888:	f7fe f817 	bl	800c8ba <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	3312      	adds	r3, #18
 800e890:	2100      	movs	r1, #0
 800e892:	4618      	mov	r0, r3
 800e894:	f7fd fff6 	bl	800c884 <st_word>
					fs->wflag = 1;
 800e898:	68bb      	ldr	r3, [r7, #8]
 800e89a:	2201      	movs	r2, #1
 800e89c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e89e:	68bb      	ldr	r3, [r7, #8]
 800e8a0:	4618      	mov	r0, r3
 800e8a2:	f7fe fa93 	bl	800cdcc <sync_fs>
 800e8a6:	4603      	mov	r3, r0
 800e8a8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	7d1b      	ldrb	r3, [r3, #20]
 800e8ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e8b2:	b2da      	uxtb	r2, r3
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e8b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8ba:	4618      	mov	r0, r3
 800e8bc:	3718      	adds	r7, #24
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	bd80      	pop	{r7, pc}

0800e8c2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e8c2:	b580      	push	{r7, lr}
 800e8c4:	b084      	sub	sp, #16
 800e8c6:	af00      	add	r7, sp, #0
 800e8c8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e8ca:	6878      	ldr	r0, [r7, #4]
 800e8cc:	f7ff ff7b 	bl	800e7c6 <f_sync>
 800e8d0:	4603      	mov	r3, r0
 800e8d2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e8d4:	7bfb      	ldrb	r3, [r7, #15]
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d118      	bne.n	800e90c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	f107 0208 	add.w	r2, r7, #8
 800e8e0:	4611      	mov	r1, r2
 800e8e2:	4618      	mov	r0, r3
 800e8e4:	f7ff fbfa 	bl	800e0dc <validate>
 800e8e8:	4603      	mov	r3, r0
 800e8ea:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e8ec:	7bfb      	ldrb	r3, [r7, #15]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d10c      	bne.n	800e90c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	691b      	ldr	r3, [r3, #16]
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	f7fe f996 	bl	800cc28 <dec_lock>
 800e8fc:	4603      	mov	r3, r0
 800e8fe:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e900:	7bfb      	ldrb	r3, [r7, #15]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d102      	bne.n	800e90c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	2200      	movs	r2, #0
 800e90a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e90c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e90e:	4618      	mov	r0, r3
 800e910:	3710      	adds	r7, #16
 800e912:	46bd      	mov	sp, r7
 800e914:	bd80      	pop	{r7, pc}
	...

0800e918 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e918:	b480      	push	{r7}
 800e91a:	b087      	sub	sp, #28
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	60f8      	str	r0, [r7, #12]
 800e920:	60b9      	str	r1, [r7, #8]
 800e922:	4613      	mov	r3, r2
 800e924:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e926:	2301      	movs	r3, #1
 800e928:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e92a:	2300      	movs	r3, #0
 800e92c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e92e:	4b1f      	ldr	r3, [pc, #124]	@ (800e9ac <FATFS_LinkDriverEx+0x94>)
 800e930:	7a5b      	ldrb	r3, [r3, #9]
 800e932:	b2db      	uxtb	r3, r3
 800e934:	2b00      	cmp	r3, #0
 800e936:	d131      	bne.n	800e99c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e938:	4b1c      	ldr	r3, [pc, #112]	@ (800e9ac <FATFS_LinkDriverEx+0x94>)
 800e93a:	7a5b      	ldrb	r3, [r3, #9]
 800e93c:	b2db      	uxtb	r3, r3
 800e93e:	461a      	mov	r2, r3
 800e940:	4b1a      	ldr	r3, [pc, #104]	@ (800e9ac <FATFS_LinkDriverEx+0x94>)
 800e942:	2100      	movs	r1, #0
 800e944:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e946:	4b19      	ldr	r3, [pc, #100]	@ (800e9ac <FATFS_LinkDriverEx+0x94>)
 800e948:	7a5b      	ldrb	r3, [r3, #9]
 800e94a:	b2db      	uxtb	r3, r3
 800e94c:	4a17      	ldr	r2, [pc, #92]	@ (800e9ac <FATFS_LinkDriverEx+0x94>)
 800e94e:	009b      	lsls	r3, r3, #2
 800e950:	4413      	add	r3, r2
 800e952:	68fa      	ldr	r2, [r7, #12]
 800e954:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e956:	4b15      	ldr	r3, [pc, #84]	@ (800e9ac <FATFS_LinkDriverEx+0x94>)
 800e958:	7a5b      	ldrb	r3, [r3, #9]
 800e95a:	b2db      	uxtb	r3, r3
 800e95c:	461a      	mov	r2, r3
 800e95e:	4b13      	ldr	r3, [pc, #76]	@ (800e9ac <FATFS_LinkDriverEx+0x94>)
 800e960:	4413      	add	r3, r2
 800e962:	79fa      	ldrb	r2, [r7, #7]
 800e964:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e966:	4b11      	ldr	r3, [pc, #68]	@ (800e9ac <FATFS_LinkDriverEx+0x94>)
 800e968:	7a5b      	ldrb	r3, [r3, #9]
 800e96a:	b2db      	uxtb	r3, r3
 800e96c:	1c5a      	adds	r2, r3, #1
 800e96e:	b2d1      	uxtb	r1, r2
 800e970:	4a0e      	ldr	r2, [pc, #56]	@ (800e9ac <FATFS_LinkDriverEx+0x94>)
 800e972:	7251      	strb	r1, [r2, #9]
 800e974:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e976:	7dbb      	ldrb	r3, [r7, #22]
 800e978:	3330      	adds	r3, #48	@ 0x30
 800e97a:	b2da      	uxtb	r2, r3
 800e97c:	68bb      	ldr	r3, [r7, #8]
 800e97e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e980:	68bb      	ldr	r3, [r7, #8]
 800e982:	3301      	adds	r3, #1
 800e984:	223a      	movs	r2, #58	@ 0x3a
 800e986:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e988:	68bb      	ldr	r3, [r7, #8]
 800e98a:	3302      	adds	r3, #2
 800e98c:	222f      	movs	r2, #47	@ 0x2f
 800e98e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e990:	68bb      	ldr	r3, [r7, #8]
 800e992:	3303      	adds	r3, #3
 800e994:	2200      	movs	r2, #0
 800e996:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e998:	2300      	movs	r3, #0
 800e99a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e99c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e99e:	4618      	mov	r0, r3
 800e9a0:	371c      	adds	r7, #28
 800e9a2:	46bd      	mov	sp, r7
 800e9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a8:	4770      	bx	lr
 800e9aa:	bf00      	nop
 800e9ac:	20000438 	.word	0x20000438

0800e9b0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e9b0:	b580      	push	{r7, lr}
 800e9b2:	b082      	sub	sp, #8
 800e9b4:	af00      	add	r7, sp, #0
 800e9b6:	6078      	str	r0, [r7, #4]
 800e9b8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e9ba:	2200      	movs	r2, #0
 800e9bc:	6839      	ldr	r1, [r7, #0]
 800e9be:	6878      	ldr	r0, [r7, #4]
 800e9c0:	f7ff ffaa 	bl	800e918 <FATFS_LinkDriverEx>
 800e9c4:	4603      	mov	r3, r0
}
 800e9c6:	4618      	mov	r0, r3
 800e9c8:	3708      	adds	r7, #8
 800e9ca:	46bd      	mov	sp, r7
 800e9cc:	bd80      	pop	{r7, pc}
	...

0800e9d0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e9d4:	2200      	movs	r2, #0
 800e9d6:	4912      	ldr	r1, [pc, #72]	@ (800ea20 <MX_USB_DEVICE_Init+0x50>)
 800e9d8:	4812      	ldr	r0, [pc, #72]	@ (800ea24 <MX_USB_DEVICE_Init+0x54>)
 800e9da:	f7fc fb75 	bl	800b0c8 <USBD_Init>
 800e9de:	4603      	mov	r3, r0
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d001      	beq.n	800e9e8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e9e4:	f7f2 fef8 	bl	80017d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e9e8:	490f      	ldr	r1, [pc, #60]	@ (800ea28 <MX_USB_DEVICE_Init+0x58>)
 800e9ea:	480e      	ldr	r0, [pc, #56]	@ (800ea24 <MX_USB_DEVICE_Init+0x54>)
 800e9ec:	f7fc fb9c 	bl	800b128 <USBD_RegisterClass>
 800e9f0:	4603      	mov	r3, r0
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d001      	beq.n	800e9fa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e9f6:	f7f2 feef 	bl	80017d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e9fa:	490c      	ldr	r1, [pc, #48]	@ (800ea2c <MX_USB_DEVICE_Init+0x5c>)
 800e9fc:	4809      	ldr	r0, [pc, #36]	@ (800ea24 <MX_USB_DEVICE_Init+0x54>)
 800e9fe:	f7fc fa93 	bl	800af28 <USBD_CDC_RegisterInterface>
 800ea02:	4603      	mov	r3, r0
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d001      	beq.n	800ea0c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ea08:	f7f2 fee6 	bl	80017d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ea0c:	4805      	ldr	r0, [pc, #20]	@ (800ea24 <MX_USB_DEVICE_Init+0x54>)
 800ea0e:	f7fc fbc1 	bl	800b194 <USBD_Start>
 800ea12:	4603      	mov	r3, r0
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d001      	beq.n	800ea1c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ea18:	f7f2 fede 	bl	80017d8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ea1c:	bf00      	nop
 800ea1e:	bd80      	pop	{r7, pc}
 800ea20:	200000e4 	.word	0x200000e4
 800ea24:	20000444 	.word	0x20000444
 800ea28:	20000050 	.word	0x20000050
 800ea2c:	200000d0 	.word	0x200000d0

0800ea30 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ea34:	2200      	movs	r2, #0
 800ea36:	4905      	ldr	r1, [pc, #20]	@ (800ea4c <CDC_Init_FS+0x1c>)
 800ea38:	4805      	ldr	r0, [pc, #20]	@ (800ea50 <CDC_Init_FS+0x20>)
 800ea3a:	f7fc fa8f 	bl	800af5c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ea3e:	4905      	ldr	r1, [pc, #20]	@ (800ea54 <CDC_Init_FS+0x24>)
 800ea40:	4803      	ldr	r0, [pc, #12]	@ (800ea50 <CDC_Init_FS+0x20>)
 800ea42:	f7fc faad 	bl	800afa0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ea46:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ea48:	4618      	mov	r0, r3
 800ea4a:	bd80      	pop	{r7, pc}
 800ea4c:	20000b20 	.word	0x20000b20
 800ea50:	20000444 	.word	0x20000444
 800ea54:	20000720 	.word	0x20000720

0800ea58 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ea58:	b480      	push	{r7}
 800ea5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ea5c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ea5e:	4618      	mov	r0, r3
 800ea60:	46bd      	mov	sp, r7
 800ea62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea66:	4770      	bx	lr

0800ea68 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ea68:	b480      	push	{r7}
 800ea6a:	b083      	sub	sp, #12
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	4603      	mov	r3, r0
 800ea70:	6039      	str	r1, [r7, #0]
 800ea72:	71fb      	strb	r3, [r7, #7]
 800ea74:	4613      	mov	r3, r2
 800ea76:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ea78:	79fb      	ldrb	r3, [r7, #7]
 800ea7a:	2b23      	cmp	r3, #35	@ 0x23
 800ea7c:	d84a      	bhi.n	800eb14 <CDC_Control_FS+0xac>
 800ea7e:	a201      	add	r2, pc, #4	@ (adr r2, 800ea84 <CDC_Control_FS+0x1c>)
 800ea80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea84:	0800eb15 	.word	0x0800eb15
 800ea88:	0800eb15 	.word	0x0800eb15
 800ea8c:	0800eb15 	.word	0x0800eb15
 800ea90:	0800eb15 	.word	0x0800eb15
 800ea94:	0800eb15 	.word	0x0800eb15
 800ea98:	0800eb15 	.word	0x0800eb15
 800ea9c:	0800eb15 	.word	0x0800eb15
 800eaa0:	0800eb15 	.word	0x0800eb15
 800eaa4:	0800eb15 	.word	0x0800eb15
 800eaa8:	0800eb15 	.word	0x0800eb15
 800eaac:	0800eb15 	.word	0x0800eb15
 800eab0:	0800eb15 	.word	0x0800eb15
 800eab4:	0800eb15 	.word	0x0800eb15
 800eab8:	0800eb15 	.word	0x0800eb15
 800eabc:	0800eb15 	.word	0x0800eb15
 800eac0:	0800eb15 	.word	0x0800eb15
 800eac4:	0800eb15 	.word	0x0800eb15
 800eac8:	0800eb15 	.word	0x0800eb15
 800eacc:	0800eb15 	.word	0x0800eb15
 800ead0:	0800eb15 	.word	0x0800eb15
 800ead4:	0800eb15 	.word	0x0800eb15
 800ead8:	0800eb15 	.word	0x0800eb15
 800eadc:	0800eb15 	.word	0x0800eb15
 800eae0:	0800eb15 	.word	0x0800eb15
 800eae4:	0800eb15 	.word	0x0800eb15
 800eae8:	0800eb15 	.word	0x0800eb15
 800eaec:	0800eb15 	.word	0x0800eb15
 800eaf0:	0800eb15 	.word	0x0800eb15
 800eaf4:	0800eb15 	.word	0x0800eb15
 800eaf8:	0800eb15 	.word	0x0800eb15
 800eafc:	0800eb15 	.word	0x0800eb15
 800eb00:	0800eb15 	.word	0x0800eb15
 800eb04:	0800eb15 	.word	0x0800eb15
 800eb08:	0800eb15 	.word	0x0800eb15
 800eb0c:	0800eb15 	.word	0x0800eb15
 800eb10:	0800eb15 	.word	0x0800eb15
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800eb14:	bf00      	nop
  }

  return (USBD_OK);
 800eb16:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800eb18:	4618      	mov	r0, r3
 800eb1a:	370c      	adds	r7, #12
 800eb1c:	46bd      	mov	sp, r7
 800eb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb22:	4770      	bx	lr

0800eb24 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b082      	sub	sp, #8
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
 800eb2c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800eb2e:	6879      	ldr	r1, [r7, #4]
 800eb30:	4805      	ldr	r0, [pc, #20]	@ (800eb48 <CDC_Receive_FS+0x24>)
 800eb32:	f7fc fa35 	bl	800afa0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800eb36:	4804      	ldr	r0, [pc, #16]	@ (800eb48 <CDC_Receive_FS+0x24>)
 800eb38:	f7fc fa90 	bl	800b05c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800eb3c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800eb3e:	4618      	mov	r0, r3
 800eb40:	3708      	adds	r7, #8
 800eb42:	46bd      	mov	sp, r7
 800eb44:	bd80      	pop	{r7, pc}
 800eb46:	bf00      	nop
 800eb48:	20000444 	.word	0x20000444

0800eb4c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800eb4c:	b580      	push	{r7, lr}
 800eb4e:	b084      	sub	sp, #16
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	6078      	str	r0, [r7, #4]
 800eb54:	460b      	mov	r3, r1
 800eb56:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800eb58:	2300      	movs	r3, #0
 800eb5a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800eb5c:	4b0d      	ldr	r3, [pc, #52]	@ (800eb94 <CDC_Transmit_FS+0x48>)
 800eb5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800eb62:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800eb64:	68bb      	ldr	r3, [r7, #8]
 800eb66:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d001      	beq.n	800eb72 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800eb6e:	2301      	movs	r3, #1
 800eb70:	e00b      	b.n	800eb8a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800eb72:	887b      	ldrh	r3, [r7, #2]
 800eb74:	461a      	mov	r2, r3
 800eb76:	6879      	ldr	r1, [r7, #4]
 800eb78:	4806      	ldr	r0, [pc, #24]	@ (800eb94 <CDC_Transmit_FS+0x48>)
 800eb7a:	f7fc f9ef 	bl	800af5c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800eb7e:	4805      	ldr	r0, [pc, #20]	@ (800eb94 <CDC_Transmit_FS+0x48>)
 800eb80:	f7fc fa2c 	bl	800afdc <USBD_CDC_TransmitPacket>
 800eb84:	4603      	mov	r3, r0
 800eb86:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800eb88:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	3710      	adds	r7, #16
 800eb8e:	46bd      	mov	sp, r7
 800eb90:	bd80      	pop	{r7, pc}
 800eb92:	bf00      	nop
 800eb94:	20000444 	.word	0x20000444

0800eb98 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800eb98:	b480      	push	{r7}
 800eb9a:	b087      	sub	sp, #28
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	60f8      	str	r0, [r7, #12]
 800eba0:	60b9      	str	r1, [r7, #8]
 800eba2:	4613      	mov	r3, r2
 800eba4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800eba6:	2300      	movs	r3, #0
 800eba8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ebaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ebae:	4618      	mov	r0, r3
 800ebb0:	371c      	adds	r7, #28
 800ebb2:	46bd      	mov	sp, r7
 800ebb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb8:	4770      	bx	lr
	...

0800ebbc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ebbc:	b480      	push	{r7}
 800ebbe:	b083      	sub	sp, #12
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	4603      	mov	r3, r0
 800ebc4:	6039      	str	r1, [r7, #0]
 800ebc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ebc8:	683b      	ldr	r3, [r7, #0]
 800ebca:	2212      	movs	r2, #18
 800ebcc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ebce:	4b03      	ldr	r3, [pc, #12]	@ (800ebdc <USBD_FS_DeviceDescriptor+0x20>)
}
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	370c      	adds	r7, #12
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebda:	4770      	bx	lr
 800ebdc:	20000100 	.word	0x20000100

0800ebe0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ebe0:	b480      	push	{r7}
 800ebe2:	b083      	sub	sp, #12
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	4603      	mov	r3, r0
 800ebe8:	6039      	str	r1, [r7, #0]
 800ebea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ebec:	683b      	ldr	r3, [r7, #0]
 800ebee:	2204      	movs	r2, #4
 800ebf0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ebf2:	4b03      	ldr	r3, [pc, #12]	@ (800ec00 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	370c      	adds	r7, #12
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfe:	4770      	bx	lr
 800ec00:	20000114 	.word	0x20000114

0800ec04 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b082      	sub	sp, #8
 800ec08:	af00      	add	r7, sp, #0
 800ec0a:	4603      	mov	r3, r0
 800ec0c:	6039      	str	r1, [r7, #0]
 800ec0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ec10:	79fb      	ldrb	r3, [r7, #7]
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d105      	bne.n	800ec22 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ec16:	683a      	ldr	r2, [r7, #0]
 800ec18:	4907      	ldr	r1, [pc, #28]	@ (800ec38 <USBD_FS_ProductStrDescriptor+0x34>)
 800ec1a:	4808      	ldr	r0, [pc, #32]	@ (800ec3c <USBD_FS_ProductStrDescriptor+0x38>)
 800ec1c:	f7fd fc6a 	bl	800c4f4 <USBD_GetString>
 800ec20:	e004      	b.n	800ec2c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ec22:	683a      	ldr	r2, [r7, #0]
 800ec24:	4904      	ldr	r1, [pc, #16]	@ (800ec38 <USBD_FS_ProductStrDescriptor+0x34>)
 800ec26:	4805      	ldr	r0, [pc, #20]	@ (800ec3c <USBD_FS_ProductStrDescriptor+0x38>)
 800ec28:	f7fd fc64 	bl	800c4f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ec2c:	4b02      	ldr	r3, [pc, #8]	@ (800ec38 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ec2e:	4618      	mov	r0, r3
 800ec30:	3708      	adds	r7, #8
 800ec32:	46bd      	mov	sp, r7
 800ec34:	bd80      	pop	{r7, pc}
 800ec36:	bf00      	nop
 800ec38:	20000f20 	.word	0x20000f20
 800ec3c:	08010130 	.word	0x08010130

0800ec40 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b082      	sub	sp, #8
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	4603      	mov	r3, r0
 800ec48:	6039      	str	r1, [r7, #0]
 800ec4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ec4c:	683a      	ldr	r2, [r7, #0]
 800ec4e:	4904      	ldr	r1, [pc, #16]	@ (800ec60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ec50:	4804      	ldr	r0, [pc, #16]	@ (800ec64 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ec52:	f7fd fc4f 	bl	800c4f4 <USBD_GetString>
  return USBD_StrDesc;
 800ec56:	4b02      	ldr	r3, [pc, #8]	@ (800ec60 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ec58:	4618      	mov	r0, r3
 800ec5a:	3708      	adds	r7, #8
 800ec5c:	46bd      	mov	sp, r7
 800ec5e:	bd80      	pop	{r7, pc}
 800ec60:	20000f20 	.word	0x20000f20
 800ec64:	08010148 	.word	0x08010148

0800ec68 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec68:	b580      	push	{r7, lr}
 800ec6a:	b082      	sub	sp, #8
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	4603      	mov	r3, r0
 800ec70:	6039      	str	r1, [r7, #0]
 800ec72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	221a      	movs	r2, #26
 800ec78:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ec7a:	f000 f843 	bl	800ed04 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ec7e:	4b02      	ldr	r3, [pc, #8]	@ (800ec88 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ec80:	4618      	mov	r0, r3
 800ec82:	3708      	adds	r7, #8
 800ec84:	46bd      	mov	sp, r7
 800ec86:	bd80      	pop	{r7, pc}
 800ec88:	20000118 	.word	0x20000118

0800ec8c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b082      	sub	sp, #8
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	4603      	mov	r3, r0
 800ec94:	6039      	str	r1, [r7, #0]
 800ec96:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ec98:	79fb      	ldrb	r3, [r7, #7]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d105      	bne.n	800ecaa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ec9e:	683a      	ldr	r2, [r7, #0]
 800eca0:	4907      	ldr	r1, [pc, #28]	@ (800ecc0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800eca2:	4808      	ldr	r0, [pc, #32]	@ (800ecc4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800eca4:	f7fd fc26 	bl	800c4f4 <USBD_GetString>
 800eca8:	e004      	b.n	800ecb4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ecaa:	683a      	ldr	r2, [r7, #0]
 800ecac:	4904      	ldr	r1, [pc, #16]	@ (800ecc0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ecae:	4805      	ldr	r0, [pc, #20]	@ (800ecc4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ecb0:	f7fd fc20 	bl	800c4f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ecb4:	4b02      	ldr	r3, [pc, #8]	@ (800ecc0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ecb6:	4618      	mov	r0, r3
 800ecb8:	3708      	adds	r7, #8
 800ecba:	46bd      	mov	sp, r7
 800ecbc:	bd80      	pop	{r7, pc}
 800ecbe:	bf00      	nop
 800ecc0:	20000f20 	.word	0x20000f20
 800ecc4:	0801015c 	.word	0x0801015c

0800ecc8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b082      	sub	sp, #8
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	4603      	mov	r3, r0
 800ecd0:	6039      	str	r1, [r7, #0]
 800ecd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ecd4:	79fb      	ldrb	r3, [r7, #7]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d105      	bne.n	800ece6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ecda:	683a      	ldr	r2, [r7, #0]
 800ecdc:	4907      	ldr	r1, [pc, #28]	@ (800ecfc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ecde:	4808      	ldr	r0, [pc, #32]	@ (800ed00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ece0:	f7fd fc08 	bl	800c4f4 <USBD_GetString>
 800ece4:	e004      	b.n	800ecf0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ece6:	683a      	ldr	r2, [r7, #0]
 800ece8:	4904      	ldr	r1, [pc, #16]	@ (800ecfc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ecea:	4805      	ldr	r0, [pc, #20]	@ (800ed00 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ecec:	f7fd fc02 	bl	800c4f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ecf0:	4b02      	ldr	r3, [pc, #8]	@ (800ecfc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	3708      	adds	r7, #8
 800ecf6:	46bd      	mov	sp, r7
 800ecf8:	bd80      	pop	{r7, pc}
 800ecfa:	bf00      	nop
 800ecfc:	20000f20 	.word	0x20000f20
 800ed00:	08010168 	.word	0x08010168

0800ed04 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ed04:	b580      	push	{r7, lr}
 800ed06:	b084      	sub	sp, #16
 800ed08:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ed0a:	4b0f      	ldr	r3, [pc, #60]	@ (800ed48 <Get_SerialNum+0x44>)
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ed10:	4b0e      	ldr	r3, [pc, #56]	@ (800ed4c <Get_SerialNum+0x48>)
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ed16:	4b0e      	ldr	r3, [pc, #56]	@ (800ed50 <Get_SerialNum+0x4c>)
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ed1c:	68fa      	ldr	r2, [r7, #12]
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	4413      	add	r3, r2
 800ed22:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d009      	beq.n	800ed3e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ed2a:	2208      	movs	r2, #8
 800ed2c:	4909      	ldr	r1, [pc, #36]	@ (800ed54 <Get_SerialNum+0x50>)
 800ed2e:	68f8      	ldr	r0, [r7, #12]
 800ed30:	f000 f814 	bl	800ed5c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ed34:	2204      	movs	r2, #4
 800ed36:	4908      	ldr	r1, [pc, #32]	@ (800ed58 <Get_SerialNum+0x54>)
 800ed38:	68b8      	ldr	r0, [r7, #8]
 800ed3a:	f000 f80f 	bl	800ed5c <IntToUnicode>
  }
}
 800ed3e:	bf00      	nop
 800ed40:	3710      	adds	r7, #16
 800ed42:	46bd      	mov	sp, r7
 800ed44:	bd80      	pop	{r7, pc}
 800ed46:	bf00      	nop
 800ed48:	1fff7a10 	.word	0x1fff7a10
 800ed4c:	1fff7a14 	.word	0x1fff7a14
 800ed50:	1fff7a18 	.word	0x1fff7a18
 800ed54:	2000011a 	.word	0x2000011a
 800ed58:	2000012a 	.word	0x2000012a

0800ed5c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ed5c:	b480      	push	{r7}
 800ed5e:	b087      	sub	sp, #28
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	60f8      	str	r0, [r7, #12]
 800ed64:	60b9      	str	r1, [r7, #8]
 800ed66:	4613      	mov	r3, r2
 800ed68:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ed6e:	2300      	movs	r3, #0
 800ed70:	75fb      	strb	r3, [r7, #23]
 800ed72:	e027      	b.n	800edc4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	0f1b      	lsrs	r3, r3, #28
 800ed78:	2b09      	cmp	r3, #9
 800ed7a:	d80b      	bhi.n	800ed94 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	0f1b      	lsrs	r3, r3, #28
 800ed80:	b2da      	uxtb	r2, r3
 800ed82:	7dfb      	ldrb	r3, [r7, #23]
 800ed84:	005b      	lsls	r3, r3, #1
 800ed86:	4619      	mov	r1, r3
 800ed88:	68bb      	ldr	r3, [r7, #8]
 800ed8a:	440b      	add	r3, r1
 800ed8c:	3230      	adds	r2, #48	@ 0x30
 800ed8e:	b2d2      	uxtb	r2, r2
 800ed90:	701a      	strb	r2, [r3, #0]
 800ed92:	e00a      	b.n	800edaa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	0f1b      	lsrs	r3, r3, #28
 800ed98:	b2da      	uxtb	r2, r3
 800ed9a:	7dfb      	ldrb	r3, [r7, #23]
 800ed9c:	005b      	lsls	r3, r3, #1
 800ed9e:	4619      	mov	r1, r3
 800eda0:	68bb      	ldr	r3, [r7, #8]
 800eda2:	440b      	add	r3, r1
 800eda4:	3237      	adds	r2, #55	@ 0x37
 800eda6:	b2d2      	uxtb	r2, r2
 800eda8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	011b      	lsls	r3, r3, #4
 800edae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800edb0:	7dfb      	ldrb	r3, [r7, #23]
 800edb2:	005b      	lsls	r3, r3, #1
 800edb4:	3301      	adds	r3, #1
 800edb6:	68ba      	ldr	r2, [r7, #8]
 800edb8:	4413      	add	r3, r2
 800edba:	2200      	movs	r2, #0
 800edbc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800edbe:	7dfb      	ldrb	r3, [r7, #23]
 800edc0:	3301      	adds	r3, #1
 800edc2:	75fb      	strb	r3, [r7, #23]
 800edc4:	7dfa      	ldrb	r2, [r7, #23]
 800edc6:	79fb      	ldrb	r3, [r7, #7]
 800edc8:	429a      	cmp	r2, r3
 800edca:	d3d3      	bcc.n	800ed74 <IntToUnicode+0x18>
  }
}
 800edcc:	bf00      	nop
 800edce:	bf00      	nop
 800edd0:	371c      	adds	r7, #28
 800edd2:	46bd      	mov	sp, r7
 800edd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edd8:	4770      	bx	lr
	...

0800eddc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800eddc:	b580      	push	{r7, lr}
 800edde:	b08a      	sub	sp, #40	@ 0x28
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ede4:	f107 0314 	add.w	r3, r7, #20
 800ede8:	2200      	movs	r2, #0
 800edea:	601a      	str	r2, [r3, #0]
 800edec:	605a      	str	r2, [r3, #4]
 800edee:	609a      	str	r2, [r3, #8]
 800edf0:	60da      	str	r2, [r3, #12]
 800edf2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800edfc:	d13a      	bne.n	800ee74 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800edfe:	2300      	movs	r3, #0
 800ee00:	613b      	str	r3, [r7, #16]
 800ee02:	4b1e      	ldr	r3, [pc, #120]	@ (800ee7c <HAL_PCD_MspInit+0xa0>)
 800ee04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee06:	4a1d      	ldr	r2, [pc, #116]	@ (800ee7c <HAL_PCD_MspInit+0xa0>)
 800ee08:	f043 0301 	orr.w	r3, r3, #1
 800ee0c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ee0e:	4b1b      	ldr	r3, [pc, #108]	@ (800ee7c <HAL_PCD_MspInit+0xa0>)
 800ee10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee12:	f003 0301 	and.w	r3, r3, #1
 800ee16:	613b      	str	r3, [r7, #16]
 800ee18:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ee1a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ee1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ee20:	2302      	movs	r3, #2
 800ee22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee24:	2300      	movs	r3, #0
 800ee26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ee28:	2303      	movs	r3, #3
 800ee2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ee2c:	230a      	movs	r3, #10
 800ee2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee30:	f107 0314 	add.w	r3, r7, #20
 800ee34:	4619      	mov	r1, r3
 800ee36:	4812      	ldr	r0, [pc, #72]	@ (800ee80 <HAL_PCD_MspInit+0xa4>)
 800ee38:	f7f6 f89a 	bl	8004f70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ee3c:	4b0f      	ldr	r3, [pc, #60]	@ (800ee7c <HAL_PCD_MspInit+0xa0>)
 800ee3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ee40:	4a0e      	ldr	r2, [pc, #56]	@ (800ee7c <HAL_PCD_MspInit+0xa0>)
 800ee42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee46:	6353      	str	r3, [r2, #52]	@ 0x34
 800ee48:	2300      	movs	r3, #0
 800ee4a:	60fb      	str	r3, [r7, #12]
 800ee4c:	4b0b      	ldr	r3, [pc, #44]	@ (800ee7c <HAL_PCD_MspInit+0xa0>)
 800ee4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ee50:	4a0a      	ldr	r2, [pc, #40]	@ (800ee7c <HAL_PCD_MspInit+0xa0>)
 800ee52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ee56:	6453      	str	r3, [r2, #68]	@ 0x44
 800ee58:	4b08      	ldr	r3, [pc, #32]	@ (800ee7c <HAL_PCD_MspInit+0xa0>)
 800ee5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ee5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ee60:	60fb      	str	r3, [r7, #12]
 800ee62:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ee64:	2200      	movs	r2, #0
 800ee66:	2100      	movs	r1, #0
 800ee68:	2043      	movs	r0, #67	@ 0x43
 800ee6a:	f7f5 fcb8 	bl	80047de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ee6e:	2043      	movs	r0, #67	@ 0x43
 800ee70:	f7f5 fcd1 	bl	8004816 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ee74:	bf00      	nop
 800ee76:	3728      	adds	r7, #40	@ 0x28
 800ee78:	46bd      	mov	sp, r7
 800ee7a:	bd80      	pop	{r7, pc}
 800ee7c:	40023800 	.word	0x40023800
 800ee80:	40020000 	.word	0x40020000

0800ee84 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee84:	b580      	push	{r7, lr}
 800ee86:	b082      	sub	sp, #8
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ee98:	4619      	mov	r1, r3
 800ee9a:	4610      	mov	r0, r2
 800ee9c:	f7fc f9c7 	bl	800b22e <USBD_LL_SetupStage>
}
 800eea0:	bf00      	nop
 800eea2:	3708      	adds	r7, #8
 800eea4:	46bd      	mov	sp, r7
 800eea6:	bd80      	pop	{r7, pc}

0800eea8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eea8:	b580      	push	{r7, lr}
 800eeaa:	b082      	sub	sp, #8
 800eeac:	af00      	add	r7, sp, #0
 800eeae:	6078      	str	r0, [r7, #4]
 800eeb0:	460b      	mov	r3, r1
 800eeb2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800eeba:	78fa      	ldrb	r2, [r7, #3]
 800eebc:	6879      	ldr	r1, [r7, #4]
 800eebe:	4613      	mov	r3, r2
 800eec0:	00db      	lsls	r3, r3, #3
 800eec2:	4413      	add	r3, r2
 800eec4:	009b      	lsls	r3, r3, #2
 800eec6:	440b      	add	r3, r1
 800eec8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800eecc:	681a      	ldr	r2, [r3, #0]
 800eece:	78fb      	ldrb	r3, [r7, #3]
 800eed0:	4619      	mov	r1, r3
 800eed2:	f7fc fa01 	bl	800b2d8 <USBD_LL_DataOutStage>
}
 800eed6:	bf00      	nop
 800eed8:	3708      	adds	r7, #8
 800eeda:	46bd      	mov	sp, r7
 800eedc:	bd80      	pop	{r7, pc}

0800eede <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eede:	b580      	push	{r7, lr}
 800eee0:	b082      	sub	sp, #8
 800eee2:	af00      	add	r7, sp, #0
 800eee4:	6078      	str	r0, [r7, #4]
 800eee6:	460b      	mov	r3, r1
 800eee8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800eef0:	78fa      	ldrb	r2, [r7, #3]
 800eef2:	6879      	ldr	r1, [r7, #4]
 800eef4:	4613      	mov	r3, r2
 800eef6:	00db      	lsls	r3, r3, #3
 800eef8:	4413      	add	r3, r2
 800eefa:	009b      	lsls	r3, r3, #2
 800eefc:	440b      	add	r3, r1
 800eefe:	3320      	adds	r3, #32
 800ef00:	681a      	ldr	r2, [r3, #0]
 800ef02:	78fb      	ldrb	r3, [r7, #3]
 800ef04:	4619      	mov	r1, r3
 800ef06:	f7fc fa9a 	bl	800b43e <USBD_LL_DataInStage>
}
 800ef0a:	bf00      	nop
 800ef0c:	3708      	adds	r7, #8
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	bd80      	pop	{r7, pc}

0800ef12 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef12:	b580      	push	{r7, lr}
 800ef14:	b082      	sub	sp, #8
 800ef16:	af00      	add	r7, sp, #0
 800ef18:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef20:	4618      	mov	r0, r3
 800ef22:	f7fc fbd4 	bl	800b6ce <USBD_LL_SOF>
}
 800ef26:	bf00      	nop
 800ef28:	3708      	adds	r7, #8
 800ef2a:	46bd      	mov	sp, r7
 800ef2c:	bd80      	pop	{r7, pc}

0800ef2e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef2e:	b580      	push	{r7, lr}
 800ef30:	b084      	sub	sp, #16
 800ef32:	af00      	add	r7, sp, #0
 800ef34:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ef36:	2301      	movs	r3, #1
 800ef38:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	79db      	ldrb	r3, [r3, #7]
 800ef3e:	2b02      	cmp	r3, #2
 800ef40:	d001      	beq.n	800ef46 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ef42:	f7f2 fc49 	bl	80017d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef4c:	7bfa      	ldrb	r2, [r7, #15]
 800ef4e:	4611      	mov	r1, r2
 800ef50:	4618      	mov	r0, r3
 800ef52:	f7fc fb78 	bl	800b646 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	f7fc fb20 	bl	800b5a2 <USBD_LL_Reset>
}
 800ef62:	bf00      	nop
 800ef64:	3710      	adds	r7, #16
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}
	...

0800ef6c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b082      	sub	sp, #8
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef7a:	4618      	mov	r0, r3
 800ef7c:	f7fc fb73 	bl	800b666 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	687a      	ldr	r2, [r7, #4]
 800ef8c:	6812      	ldr	r2, [r2, #0]
 800ef8e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ef92:	f043 0301 	orr.w	r3, r3, #1
 800ef96:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	7adb      	ldrb	r3, [r3, #11]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d005      	beq.n	800efac <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800efa0:	4b04      	ldr	r3, [pc, #16]	@ (800efb4 <HAL_PCD_SuspendCallback+0x48>)
 800efa2:	691b      	ldr	r3, [r3, #16]
 800efa4:	4a03      	ldr	r2, [pc, #12]	@ (800efb4 <HAL_PCD_SuspendCallback+0x48>)
 800efa6:	f043 0306 	orr.w	r3, r3, #6
 800efaa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800efac:	bf00      	nop
 800efae:	3708      	adds	r7, #8
 800efb0:	46bd      	mov	sp, r7
 800efb2:	bd80      	pop	{r7, pc}
 800efb4:	e000ed00 	.word	0xe000ed00

0800efb8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800efb8:	b580      	push	{r7, lr}
 800efba:	b082      	sub	sp, #8
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800efc6:	4618      	mov	r0, r3
 800efc8:	f7fc fb69 	bl	800b69e <USBD_LL_Resume>
}
 800efcc:	bf00      	nop
 800efce:	3708      	adds	r7, #8
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bd80      	pop	{r7, pc}

0800efd4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	b082      	sub	sp, #8
 800efd8:	af00      	add	r7, sp, #0
 800efda:	6078      	str	r0, [r7, #4]
 800efdc:	460b      	mov	r3, r1
 800efde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800efe6:	78fa      	ldrb	r2, [r7, #3]
 800efe8:	4611      	mov	r1, r2
 800efea:	4618      	mov	r0, r3
 800efec:	f7fc fbc1 	bl	800b772 <USBD_LL_IsoOUTIncomplete>
}
 800eff0:	bf00      	nop
 800eff2:	3708      	adds	r7, #8
 800eff4:	46bd      	mov	sp, r7
 800eff6:	bd80      	pop	{r7, pc}

0800eff8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eff8:	b580      	push	{r7, lr}
 800effa:	b082      	sub	sp, #8
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
 800f000:	460b      	mov	r3, r1
 800f002:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f00a:	78fa      	ldrb	r2, [r7, #3]
 800f00c:	4611      	mov	r1, r2
 800f00e:	4618      	mov	r0, r3
 800f010:	f7fc fb7d 	bl	800b70e <USBD_LL_IsoINIncomplete>
}
 800f014:	bf00      	nop
 800f016:	3708      	adds	r7, #8
 800f018:	46bd      	mov	sp, r7
 800f01a:	bd80      	pop	{r7, pc}

0800f01c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b082      	sub	sp, #8
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f02a:	4618      	mov	r0, r3
 800f02c:	f7fc fbd3 	bl	800b7d6 <USBD_LL_DevConnected>
}
 800f030:	bf00      	nop
 800f032:	3708      	adds	r7, #8
 800f034:	46bd      	mov	sp, r7
 800f036:	bd80      	pop	{r7, pc}

0800f038 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b082      	sub	sp, #8
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f046:	4618      	mov	r0, r3
 800f048:	f7fc fbd0 	bl	800b7ec <USBD_LL_DevDisconnected>
}
 800f04c:	bf00      	nop
 800f04e:	3708      	adds	r7, #8
 800f050:	46bd      	mov	sp, r7
 800f052:	bd80      	pop	{r7, pc}

0800f054 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f054:	b580      	push	{r7, lr}
 800f056:	b082      	sub	sp, #8
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	781b      	ldrb	r3, [r3, #0]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d13c      	bne.n	800f0de <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f064:	4a20      	ldr	r2, [pc, #128]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	4a1e      	ldr	r2, [pc, #120]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f070:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f074:	4b1c      	ldr	r3, [pc, #112]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f076:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800f07a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800f07c:	4b1a      	ldr	r3, [pc, #104]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f07e:	2204      	movs	r2, #4
 800f080:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f082:	4b19      	ldr	r3, [pc, #100]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f084:	2202      	movs	r2, #2
 800f086:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f088:	4b17      	ldr	r3, [pc, #92]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f08a:	2200      	movs	r2, #0
 800f08c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f08e:	4b16      	ldr	r3, [pc, #88]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f090:	2202      	movs	r2, #2
 800f092:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f094:	4b14      	ldr	r3, [pc, #80]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f096:	2200      	movs	r2, #0
 800f098:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f09a:	4b13      	ldr	r3, [pc, #76]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f09c:	2200      	movs	r2, #0
 800f09e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f0a0:	4b11      	ldr	r3, [pc, #68]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f0a2:	2200      	movs	r2, #0
 800f0a4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f0a6:	4b10      	ldr	r3, [pc, #64]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f0a8:	2200      	movs	r2, #0
 800f0aa:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f0ac:	4b0e      	ldr	r3, [pc, #56]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f0ae:	2200      	movs	r2, #0
 800f0b0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f0b2:	480d      	ldr	r0, [pc, #52]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f0b4:	f7f6 f912 	bl	80052dc <HAL_PCD_Init>
 800f0b8:	4603      	mov	r3, r0
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d001      	beq.n	800f0c2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800f0be:	f7f2 fb8b 	bl	80017d8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f0c2:	2180      	movs	r1, #128	@ 0x80
 800f0c4:	4808      	ldr	r0, [pc, #32]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f0c6:	f7f7 fb3e 	bl	8006746 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f0ca:	2240      	movs	r2, #64	@ 0x40
 800f0cc:	2100      	movs	r1, #0
 800f0ce:	4806      	ldr	r0, [pc, #24]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f0d0:	f7f7 faf2 	bl	80066b8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f0d4:	2280      	movs	r2, #128	@ 0x80
 800f0d6:	2101      	movs	r1, #1
 800f0d8:	4803      	ldr	r0, [pc, #12]	@ (800f0e8 <USBD_LL_Init+0x94>)
 800f0da:	f7f7 faed 	bl	80066b8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800f0de:	2300      	movs	r3, #0
}
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	3708      	adds	r7, #8
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd80      	pop	{r7, pc}
 800f0e8:	20001120 	.word	0x20001120

0800f0ec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f0ec:	b580      	push	{r7, lr}
 800f0ee:	b084      	sub	sp, #16
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f0f8:	2300      	movs	r3, #0
 800f0fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f102:	4618      	mov	r0, r3
 800f104:	f7f6 f9f9 	bl	80054fa <HAL_PCD_Start>
 800f108:	4603      	mov	r3, r0
 800f10a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f10c:	7bfb      	ldrb	r3, [r7, #15]
 800f10e:	4618      	mov	r0, r3
 800f110:	f000 f942 	bl	800f398 <USBD_Get_USB_Status>
 800f114:	4603      	mov	r3, r0
 800f116:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f118:	7bbb      	ldrb	r3, [r7, #14]
}
 800f11a:	4618      	mov	r0, r3
 800f11c:	3710      	adds	r7, #16
 800f11e:	46bd      	mov	sp, r7
 800f120:	bd80      	pop	{r7, pc}

0800f122 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f122:	b580      	push	{r7, lr}
 800f124:	b084      	sub	sp, #16
 800f126:	af00      	add	r7, sp, #0
 800f128:	6078      	str	r0, [r7, #4]
 800f12a:	4608      	mov	r0, r1
 800f12c:	4611      	mov	r1, r2
 800f12e:	461a      	mov	r2, r3
 800f130:	4603      	mov	r3, r0
 800f132:	70fb      	strb	r3, [r7, #3]
 800f134:	460b      	mov	r3, r1
 800f136:	70bb      	strb	r3, [r7, #2]
 800f138:	4613      	mov	r3, r2
 800f13a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f13c:	2300      	movs	r3, #0
 800f13e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f140:	2300      	movs	r3, #0
 800f142:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f14a:	78bb      	ldrb	r3, [r7, #2]
 800f14c:	883a      	ldrh	r2, [r7, #0]
 800f14e:	78f9      	ldrb	r1, [r7, #3]
 800f150:	f7f6 fecd 	bl	8005eee <HAL_PCD_EP_Open>
 800f154:	4603      	mov	r3, r0
 800f156:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f158:	7bfb      	ldrb	r3, [r7, #15]
 800f15a:	4618      	mov	r0, r3
 800f15c:	f000 f91c 	bl	800f398 <USBD_Get_USB_Status>
 800f160:	4603      	mov	r3, r0
 800f162:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f164:	7bbb      	ldrb	r3, [r7, #14]
}
 800f166:	4618      	mov	r0, r3
 800f168:	3710      	adds	r7, #16
 800f16a:	46bd      	mov	sp, r7
 800f16c:	bd80      	pop	{r7, pc}

0800f16e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f16e:	b580      	push	{r7, lr}
 800f170:	b084      	sub	sp, #16
 800f172:	af00      	add	r7, sp, #0
 800f174:	6078      	str	r0, [r7, #4]
 800f176:	460b      	mov	r3, r1
 800f178:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f17a:	2300      	movs	r3, #0
 800f17c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f17e:	2300      	movs	r3, #0
 800f180:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f188:	78fa      	ldrb	r2, [r7, #3]
 800f18a:	4611      	mov	r1, r2
 800f18c:	4618      	mov	r0, r3
 800f18e:	f7f6 ff18 	bl	8005fc2 <HAL_PCD_EP_Close>
 800f192:	4603      	mov	r3, r0
 800f194:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f196:	7bfb      	ldrb	r3, [r7, #15]
 800f198:	4618      	mov	r0, r3
 800f19a:	f000 f8fd 	bl	800f398 <USBD_Get_USB_Status>
 800f19e:	4603      	mov	r3, r0
 800f1a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f1a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	3710      	adds	r7, #16
 800f1a8:	46bd      	mov	sp, r7
 800f1aa:	bd80      	pop	{r7, pc}

0800f1ac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f1ac:	b580      	push	{r7, lr}
 800f1ae:	b084      	sub	sp, #16
 800f1b0:	af00      	add	r7, sp, #0
 800f1b2:	6078      	str	r0, [r7, #4]
 800f1b4:	460b      	mov	r3, r1
 800f1b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f1b8:	2300      	movs	r3, #0
 800f1ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f1bc:	2300      	movs	r3, #0
 800f1be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f1c6:	78fa      	ldrb	r2, [r7, #3]
 800f1c8:	4611      	mov	r1, r2
 800f1ca:	4618      	mov	r0, r3
 800f1cc:	f7f6 ffd0 	bl	8006170 <HAL_PCD_EP_SetStall>
 800f1d0:	4603      	mov	r3, r0
 800f1d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f1d4:	7bfb      	ldrb	r3, [r7, #15]
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	f000 f8de 	bl	800f398 <USBD_Get_USB_Status>
 800f1dc:	4603      	mov	r3, r0
 800f1de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f1e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f1e2:	4618      	mov	r0, r3
 800f1e4:	3710      	adds	r7, #16
 800f1e6:	46bd      	mov	sp, r7
 800f1e8:	bd80      	pop	{r7, pc}

0800f1ea <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f1ea:	b580      	push	{r7, lr}
 800f1ec:	b084      	sub	sp, #16
 800f1ee:	af00      	add	r7, sp, #0
 800f1f0:	6078      	str	r0, [r7, #4]
 800f1f2:	460b      	mov	r3, r1
 800f1f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f204:	78fa      	ldrb	r2, [r7, #3]
 800f206:	4611      	mov	r1, r2
 800f208:	4618      	mov	r0, r3
 800f20a:	f7f7 f814 	bl	8006236 <HAL_PCD_EP_ClrStall>
 800f20e:	4603      	mov	r3, r0
 800f210:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f212:	7bfb      	ldrb	r3, [r7, #15]
 800f214:	4618      	mov	r0, r3
 800f216:	f000 f8bf 	bl	800f398 <USBD_Get_USB_Status>
 800f21a:	4603      	mov	r3, r0
 800f21c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f21e:	7bbb      	ldrb	r3, [r7, #14]
}
 800f220:	4618      	mov	r0, r3
 800f222:	3710      	adds	r7, #16
 800f224:	46bd      	mov	sp, r7
 800f226:	bd80      	pop	{r7, pc}

0800f228 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f228:	b480      	push	{r7}
 800f22a:	b085      	sub	sp, #20
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
 800f230:	460b      	mov	r3, r1
 800f232:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f23a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f23c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f240:	2b00      	cmp	r3, #0
 800f242:	da0b      	bge.n	800f25c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f244:	78fb      	ldrb	r3, [r7, #3]
 800f246:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f24a:	68f9      	ldr	r1, [r7, #12]
 800f24c:	4613      	mov	r3, r2
 800f24e:	00db      	lsls	r3, r3, #3
 800f250:	4413      	add	r3, r2
 800f252:	009b      	lsls	r3, r3, #2
 800f254:	440b      	add	r3, r1
 800f256:	3316      	adds	r3, #22
 800f258:	781b      	ldrb	r3, [r3, #0]
 800f25a:	e00b      	b.n	800f274 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f25c:	78fb      	ldrb	r3, [r7, #3]
 800f25e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f262:	68f9      	ldr	r1, [r7, #12]
 800f264:	4613      	mov	r3, r2
 800f266:	00db      	lsls	r3, r3, #3
 800f268:	4413      	add	r3, r2
 800f26a:	009b      	lsls	r3, r3, #2
 800f26c:	440b      	add	r3, r1
 800f26e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800f272:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f274:	4618      	mov	r0, r3
 800f276:	3714      	adds	r7, #20
 800f278:	46bd      	mov	sp, r7
 800f27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f27e:	4770      	bx	lr

0800f280 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f280:	b580      	push	{r7, lr}
 800f282:	b084      	sub	sp, #16
 800f284:	af00      	add	r7, sp, #0
 800f286:	6078      	str	r0, [r7, #4]
 800f288:	460b      	mov	r3, r1
 800f28a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f28c:	2300      	movs	r3, #0
 800f28e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f290:	2300      	movs	r3, #0
 800f292:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f29a:	78fa      	ldrb	r2, [r7, #3]
 800f29c:	4611      	mov	r1, r2
 800f29e:	4618      	mov	r0, r3
 800f2a0:	f7f6 fe01 	bl	8005ea6 <HAL_PCD_SetAddress>
 800f2a4:	4603      	mov	r3, r0
 800f2a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f2a8:	7bfb      	ldrb	r3, [r7, #15]
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	f000 f874 	bl	800f398 <USBD_Get_USB_Status>
 800f2b0:	4603      	mov	r3, r0
 800f2b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f2b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800f2b6:	4618      	mov	r0, r3
 800f2b8:	3710      	adds	r7, #16
 800f2ba:	46bd      	mov	sp, r7
 800f2bc:	bd80      	pop	{r7, pc}

0800f2be <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f2be:	b580      	push	{r7, lr}
 800f2c0:	b086      	sub	sp, #24
 800f2c2:	af00      	add	r7, sp, #0
 800f2c4:	60f8      	str	r0, [r7, #12]
 800f2c6:	607a      	str	r2, [r7, #4]
 800f2c8:	603b      	str	r3, [r7, #0]
 800f2ca:	460b      	mov	r3, r1
 800f2cc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f2d2:	2300      	movs	r3, #0
 800f2d4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f2dc:	7af9      	ldrb	r1, [r7, #11]
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	687a      	ldr	r2, [r7, #4]
 800f2e2:	f7f6 ff0b 	bl	80060fc <HAL_PCD_EP_Transmit>
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f2ea:	7dfb      	ldrb	r3, [r7, #23]
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	f000 f853 	bl	800f398 <USBD_Get_USB_Status>
 800f2f2:	4603      	mov	r3, r0
 800f2f4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f2f6:	7dbb      	ldrb	r3, [r7, #22]
}
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	3718      	adds	r7, #24
 800f2fc:	46bd      	mov	sp, r7
 800f2fe:	bd80      	pop	{r7, pc}

0800f300 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f300:	b580      	push	{r7, lr}
 800f302:	b086      	sub	sp, #24
 800f304:	af00      	add	r7, sp, #0
 800f306:	60f8      	str	r0, [r7, #12]
 800f308:	607a      	str	r2, [r7, #4]
 800f30a:	603b      	str	r3, [r7, #0]
 800f30c:	460b      	mov	r3, r1
 800f30e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f310:	2300      	movs	r3, #0
 800f312:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f314:	2300      	movs	r3, #0
 800f316:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f31e:	7af9      	ldrb	r1, [r7, #11]
 800f320:	683b      	ldr	r3, [r7, #0]
 800f322:	687a      	ldr	r2, [r7, #4]
 800f324:	f7f6 fe97 	bl	8006056 <HAL_PCD_EP_Receive>
 800f328:	4603      	mov	r3, r0
 800f32a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f32c:	7dfb      	ldrb	r3, [r7, #23]
 800f32e:	4618      	mov	r0, r3
 800f330:	f000 f832 	bl	800f398 <USBD_Get_USB_Status>
 800f334:	4603      	mov	r3, r0
 800f336:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f338:	7dbb      	ldrb	r3, [r7, #22]
}
 800f33a:	4618      	mov	r0, r3
 800f33c:	3718      	adds	r7, #24
 800f33e:	46bd      	mov	sp, r7
 800f340:	bd80      	pop	{r7, pc}

0800f342 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f342:	b580      	push	{r7, lr}
 800f344:	b082      	sub	sp, #8
 800f346:	af00      	add	r7, sp, #0
 800f348:	6078      	str	r0, [r7, #4]
 800f34a:	460b      	mov	r3, r1
 800f34c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f354:	78fa      	ldrb	r2, [r7, #3]
 800f356:	4611      	mov	r1, r2
 800f358:	4618      	mov	r0, r3
 800f35a:	f7f6 feb7 	bl	80060cc <HAL_PCD_EP_GetRxCount>
 800f35e:	4603      	mov	r3, r0
}
 800f360:	4618      	mov	r0, r3
 800f362:	3708      	adds	r7, #8
 800f364:	46bd      	mov	sp, r7
 800f366:	bd80      	pop	{r7, pc}

0800f368 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f368:	b480      	push	{r7}
 800f36a:	b083      	sub	sp, #12
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f370:	4b03      	ldr	r3, [pc, #12]	@ (800f380 <USBD_static_malloc+0x18>)
}
 800f372:	4618      	mov	r0, r3
 800f374:	370c      	adds	r7, #12
 800f376:	46bd      	mov	sp, r7
 800f378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f37c:	4770      	bx	lr
 800f37e:	bf00      	nop
 800f380:	20001604 	.word	0x20001604

0800f384 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f384:	b480      	push	{r7}
 800f386:	b083      	sub	sp, #12
 800f388:	af00      	add	r7, sp, #0
 800f38a:	6078      	str	r0, [r7, #4]

}
 800f38c:	bf00      	nop
 800f38e:	370c      	adds	r7, #12
 800f390:	46bd      	mov	sp, r7
 800f392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f396:	4770      	bx	lr

0800f398 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f398:	b480      	push	{r7}
 800f39a:	b085      	sub	sp, #20
 800f39c:	af00      	add	r7, sp, #0
 800f39e:	4603      	mov	r3, r0
 800f3a0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f3a6:	79fb      	ldrb	r3, [r7, #7]
 800f3a8:	2b03      	cmp	r3, #3
 800f3aa:	d817      	bhi.n	800f3dc <USBD_Get_USB_Status+0x44>
 800f3ac:	a201      	add	r2, pc, #4	@ (adr r2, 800f3b4 <USBD_Get_USB_Status+0x1c>)
 800f3ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3b2:	bf00      	nop
 800f3b4:	0800f3c5 	.word	0x0800f3c5
 800f3b8:	0800f3cb 	.word	0x0800f3cb
 800f3bc:	0800f3d1 	.word	0x0800f3d1
 800f3c0:	0800f3d7 	.word	0x0800f3d7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f3c4:	2300      	movs	r3, #0
 800f3c6:	73fb      	strb	r3, [r7, #15]
    break;
 800f3c8:	e00b      	b.n	800f3e2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f3ca:	2303      	movs	r3, #3
 800f3cc:	73fb      	strb	r3, [r7, #15]
    break;
 800f3ce:	e008      	b.n	800f3e2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f3d0:	2301      	movs	r3, #1
 800f3d2:	73fb      	strb	r3, [r7, #15]
    break;
 800f3d4:	e005      	b.n	800f3e2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f3d6:	2303      	movs	r3, #3
 800f3d8:	73fb      	strb	r3, [r7, #15]
    break;
 800f3da:	e002      	b.n	800f3e2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f3dc:	2303      	movs	r3, #3
 800f3de:	73fb      	strb	r3, [r7, #15]
    break;
 800f3e0:	bf00      	nop
  }
  return usb_status;
 800f3e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3e4:	4618      	mov	r0, r3
 800f3e6:	3714      	adds	r7, #20
 800f3e8:	46bd      	mov	sp, r7
 800f3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ee:	4770      	bx	lr

0800f3f0 <_ZdlPvj>:
 800f3f0:	f000 b811 	b.w	800f416 <_ZdlPv>

0800f3f4 <_Znwj>:
 800f3f4:	2801      	cmp	r0, #1
 800f3f6:	bf38      	it	cc
 800f3f8:	2001      	movcc	r0, #1
 800f3fa:	b510      	push	{r4, lr}
 800f3fc:	4604      	mov	r4, r0
 800f3fe:	4620      	mov	r0, r4
 800f400:	f000 f836 	bl	800f470 <malloc>
 800f404:	b100      	cbz	r0, 800f408 <_Znwj+0x14>
 800f406:	bd10      	pop	{r4, pc}
 800f408:	f000 f808 	bl	800f41c <_ZSt15get_new_handlerv>
 800f40c:	b908      	cbnz	r0, 800f412 <_Znwj+0x1e>
 800f40e:	f000 f80d 	bl	800f42c <abort>
 800f412:	4780      	blx	r0
 800f414:	e7f3      	b.n	800f3fe <_Znwj+0xa>

0800f416 <_ZdlPv>:
 800f416:	f000 b833 	b.w	800f480 <free>
	...

0800f41c <_ZSt15get_new_handlerv>:
 800f41c:	4b02      	ldr	r3, [pc, #8]	@ (800f428 <_ZSt15get_new_handlerv+0xc>)
 800f41e:	6818      	ldr	r0, [r3, #0]
 800f420:	f3bf 8f5b 	dmb	ish
 800f424:	4770      	bx	lr
 800f426:	bf00      	nop
 800f428:	20001824 	.word	0x20001824

0800f42c <abort>:
 800f42c:	b508      	push	{r3, lr}
 800f42e:	2006      	movs	r0, #6
 800f430:	f000 f9b0 	bl	800f794 <raise>
 800f434:	2001      	movs	r0, #1
 800f436:	f7f2 fe4b 	bl	80020d0 <_exit>

0800f43a <__itoa>:
 800f43a:	1e93      	subs	r3, r2, #2
 800f43c:	2b22      	cmp	r3, #34	@ 0x22
 800f43e:	b510      	push	{r4, lr}
 800f440:	460c      	mov	r4, r1
 800f442:	d904      	bls.n	800f44e <__itoa+0x14>
 800f444:	2300      	movs	r3, #0
 800f446:	700b      	strb	r3, [r1, #0]
 800f448:	461c      	mov	r4, r3
 800f44a:	4620      	mov	r0, r4
 800f44c:	bd10      	pop	{r4, pc}
 800f44e:	2a0a      	cmp	r2, #10
 800f450:	d109      	bne.n	800f466 <__itoa+0x2c>
 800f452:	2800      	cmp	r0, #0
 800f454:	da07      	bge.n	800f466 <__itoa+0x2c>
 800f456:	232d      	movs	r3, #45	@ 0x2d
 800f458:	700b      	strb	r3, [r1, #0]
 800f45a:	4240      	negs	r0, r0
 800f45c:	2101      	movs	r1, #1
 800f45e:	4421      	add	r1, r4
 800f460:	f000 f8c4 	bl	800f5ec <__utoa>
 800f464:	e7f1      	b.n	800f44a <__itoa+0x10>
 800f466:	2100      	movs	r1, #0
 800f468:	e7f9      	b.n	800f45e <__itoa+0x24>

0800f46a <itoa>:
 800f46a:	f7ff bfe6 	b.w	800f43a <__itoa>
	...

0800f470 <malloc>:
 800f470:	4b02      	ldr	r3, [pc, #8]	@ (800f47c <malloc+0xc>)
 800f472:	4601      	mov	r1, r0
 800f474:	6818      	ldr	r0, [r3, #0]
 800f476:	f000 b82d 	b.w	800f4d4 <_malloc_r>
 800f47a:	bf00      	nop
 800f47c:	20000134 	.word	0x20000134

0800f480 <free>:
 800f480:	4b02      	ldr	r3, [pc, #8]	@ (800f48c <free+0xc>)
 800f482:	4601      	mov	r1, r0
 800f484:	6818      	ldr	r0, [r3, #0]
 800f486:	f000 b9eb 	b.w	800f860 <_free_r>
 800f48a:	bf00      	nop
 800f48c:	20000134 	.word	0x20000134

0800f490 <sbrk_aligned>:
 800f490:	b570      	push	{r4, r5, r6, lr}
 800f492:	4e0f      	ldr	r6, [pc, #60]	@ (800f4d0 <sbrk_aligned+0x40>)
 800f494:	460c      	mov	r4, r1
 800f496:	6831      	ldr	r1, [r6, #0]
 800f498:	4605      	mov	r5, r0
 800f49a:	b911      	cbnz	r1, 800f4a2 <sbrk_aligned+0x12>
 800f49c:	f000 f996 	bl	800f7cc <_sbrk_r>
 800f4a0:	6030      	str	r0, [r6, #0]
 800f4a2:	4621      	mov	r1, r4
 800f4a4:	4628      	mov	r0, r5
 800f4a6:	f000 f991 	bl	800f7cc <_sbrk_r>
 800f4aa:	1c43      	adds	r3, r0, #1
 800f4ac:	d103      	bne.n	800f4b6 <sbrk_aligned+0x26>
 800f4ae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800f4b2:	4620      	mov	r0, r4
 800f4b4:	bd70      	pop	{r4, r5, r6, pc}
 800f4b6:	1cc4      	adds	r4, r0, #3
 800f4b8:	f024 0403 	bic.w	r4, r4, #3
 800f4bc:	42a0      	cmp	r0, r4
 800f4be:	d0f8      	beq.n	800f4b2 <sbrk_aligned+0x22>
 800f4c0:	1a21      	subs	r1, r4, r0
 800f4c2:	4628      	mov	r0, r5
 800f4c4:	f000 f982 	bl	800f7cc <_sbrk_r>
 800f4c8:	3001      	adds	r0, #1
 800f4ca:	d1f2      	bne.n	800f4b2 <sbrk_aligned+0x22>
 800f4cc:	e7ef      	b.n	800f4ae <sbrk_aligned+0x1e>
 800f4ce:	bf00      	nop
 800f4d0:	20001828 	.word	0x20001828

0800f4d4 <_malloc_r>:
 800f4d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4d8:	1ccd      	adds	r5, r1, #3
 800f4da:	f025 0503 	bic.w	r5, r5, #3
 800f4de:	3508      	adds	r5, #8
 800f4e0:	2d0c      	cmp	r5, #12
 800f4e2:	bf38      	it	cc
 800f4e4:	250c      	movcc	r5, #12
 800f4e6:	2d00      	cmp	r5, #0
 800f4e8:	4606      	mov	r6, r0
 800f4ea:	db01      	blt.n	800f4f0 <_malloc_r+0x1c>
 800f4ec:	42a9      	cmp	r1, r5
 800f4ee:	d904      	bls.n	800f4fa <_malloc_r+0x26>
 800f4f0:	230c      	movs	r3, #12
 800f4f2:	6033      	str	r3, [r6, #0]
 800f4f4:	2000      	movs	r0, #0
 800f4f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f4fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f5d0 <_malloc_r+0xfc>
 800f4fe:	f000 f869 	bl	800f5d4 <__malloc_lock>
 800f502:	f8d8 3000 	ldr.w	r3, [r8]
 800f506:	461c      	mov	r4, r3
 800f508:	bb44      	cbnz	r4, 800f55c <_malloc_r+0x88>
 800f50a:	4629      	mov	r1, r5
 800f50c:	4630      	mov	r0, r6
 800f50e:	f7ff ffbf 	bl	800f490 <sbrk_aligned>
 800f512:	1c43      	adds	r3, r0, #1
 800f514:	4604      	mov	r4, r0
 800f516:	d158      	bne.n	800f5ca <_malloc_r+0xf6>
 800f518:	f8d8 4000 	ldr.w	r4, [r8]
 800f51c:	4627      	mov	r7, r4
 800f51e:	2f00      	cmp	r7, #0
 800f520:	d143      	bne.n	800f5aa <_malloc_r+0xd6>
 800f522:	2c00      	cmp	r4, #0
 800f524:	d04b      	beq.n	800f5be <_malloc_r+0xea>
 800f526:	6823      	ldr	r3, [r4, #0]
 800f528:	4639      	mov	r1, r7
 800f52a:	4630      	mov	r0, r6
 800f52c:	eb04 0903 	add.w	r9, r4, r3
 800f530:	f000 f94c 	bl	800f7cc <_sbrk_r>
 800f534:	4581      	cmp	r9, r0
 800f536:	d142      	bne.n	800f5be <_malloc_r+0xea>
 800f538:	6821      	ldr	r1, [r4, #0]
 800f53a:	1a6d      	subs	r5, r5, r1
 800f53c:	4629      	mov	r1, r5
 800f53e:	4630      	mov	r0, r6
 800f540:	f7ff ffa6 	bl	800f490 <sbrk_aligned>
 800f544:	3001      	adds	r0, #1
 800f546:	d03a      	beq.n	800f5be <_malloc_r+0xea>
 800f548:	6823      	ldr	r3, [r4, #0]
 800f54a:	442b      	add	r3, r5
 800f54c:	6023      	str	r3, [r4, #0]
 800f54e:	f8d8 3000 	ldr.w	r3, [r8]
 800f552:	685a      	ldr	r2, [r3, #4]
 800f554:	bb62      	cbnz	r2, 800f5b0 <_malloc_r+0xdc>
 800f556:	f8c8 7000 	str.w	r7, [r8]
 800f55a:	e00f      	b.n	800f57c <_malloc_r+0xa8>
 800f55c:	6822      	ldr	r2, [r4, #0]
 800f55e:	1b52      	subs	r2, r2, r5
 800f560:	d420      	bmi.n	800f5a4 <_malloc_r+0xd0>
 800f562:	2a0b      	cmp	r2, #11
 800f564:	d917      	bls.n	800f596 <_malloc_r+0xc2>
 800f566:	1961      	adds	r1, r4, r5
 800f568:	42a3      	cmp	r3, r4
 800f56a:	6025      	str	r5, [r4, #0]
 800f56c:	bf18      	it	ne
 800f56e:	6059      	strne	r1, [r3, #4]
 800f570:	6863      	ldr	r3, [r4, #4]
 800f572:	bf08      	it	eq
 800f574:	f8c8 1000 	streq.w	r1, [r8]
 800f578:	5162      	str	r2, [r4, r5]
 800f57a:	604b      	str	r3, [r1, #4]
 800f57c:	4630      	mov	r0, r6
 800f57e:	f000 f82f 	bl	800f5e0 <__malloc_unlock>
 800f582:	f104 000b 	add.w	r0, r4, #11
 800f586:	1d23      	adds	r3, r4, #4
 800f588:	f020 0007 	bic.w	r0, r0, #7
 800f58c:	1ac2      	subs	r2, r0, r3
 800f58e:	bf1c      	itt	ne
 800f590:	1a1b      	subne	r3, r3, r0
 800f592:	50a3      	strne	r3, [r4, r2]
 800f594:	e7af      	b.n	800f4f6 <_malloc_r+0x22>
 800f596:	6862      	ldr	r2, [r4, #4]
 800f598:	42a3      	cmp	r3, r4
 800f59a:	bf0c      	ite	eq
 800f59c:	f8c8 2000 	streq.w	r2, [r8]
 800f5a0:	605a      	strne	r2, [r3, #4]
 800f5a2:	e7eb      	b.n	800f57c <_malloc_r+0xa8>
 800f5a4:	4623      	mov	r3, r4
 800f5a6:	6864      	ldr	r4, [r4, #4]
 800f5a8:	e7ae      	b.n	800f508 <_malloc_r+0x34>
 800f5aa:	463c      	mov	r4, r7
 800f5ac:	687f      	ldr	r7, [r7, #4]
 800f5ae:	e7b6      	b.n	800f51e <_malloc_r+0x4a>
 800f5b0:	461a      	mov	r2, r3
 800f5b2:	685b      	ldr	r3, [r3, #4]
 800f5b4:	42a3      	cmp	r3, r4
 800f5b6:	d1fb      	bne.n	800f5b0 <_malloc_r+0xdc>
 800f5b8:	2300      	movs	r3, #0
 800f5ba:	6053      	str	r3, [r2, #4]
 800f5bc:	e7de      	b.n	800f57c <_malloc_r+0xa8>
 800f5be:	230c      	movs	r3, #12
 800f5c0:	6033      	str	r3, [r6, #0]
 800f5c2:	4630      	mov	r0, r6
 800f5c4:	f000 f80c 	bl	800f5e0 <__malloc_unlock>
 800f5c8:	e794      	b.n	800f4f4 <_malloc_r+0x20>
 800f5ca:	6005      	str	r5, [r0, #0]
 800f5cc:	e7d6      	b.n	800f57c <_malloc_r+0xa8>
 800f5ce:	bf00      	nop
 800f5d0:	2000182c 	.word	0x2000182c

0800f5d4 <__malloc_lock>:
 800f5d4:	4801      	ldr	r0, [pc, #4]	@ (800f5dc <__malloc_lock+0x8>)
 800f5d6:	f000 b933 	b.w	800f840 <__retarget_lock_acquire_recursive>
 800f5da:	bf00      	nop
 800f5dc:	2000196c 	.word	0x2000196c

0800f5e0 <__malloc_unlock>:
 800f5e0:	4801      	ldr	r0, [pc, #4]	@ (800f5e8 <__malloc_unlock+0x8>)
 800f5e2:	f000 b92e 	b.w	800f842 <__retarget_lock_release_recursive>
 800f5e6:	bf00      	nop
 800f5e8:	2000196c 	.word	0x2000196c

0800f5ec <__utoa>:
 800f5ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f5ee:	4c1f      	ldr	r4, [pc, #124]	@ (800f66c <__utoa+0x80>)
 800f5f0:	b08b      	sub	sp, #44	@ 0x2c
 800f5f2:	4605      	mov	r5, r0
 800f5f4:	460b      	mov	r3, r1
 800f5f6:	466e      	mov	r6, sp
 800f5f8:	f104 0c20 	add.w	ip, r4, #32
 800f5fc:	6820      	ldr	r0, [r4, #0]
 800f5fe:	6861      	ldr	r1, [r4, #4]
 800f600:	4637      	mov	r7, r6
 800f602:	c703      	stmia	r7!, {r0, r1}
 800f604:	3408      	adds	r4, #8
 800f606:	4564      	cmp	r4, ip
 800f608:	463e      	mov	r6, r7
 800f60a:	d1f7      	bne.n	800f5fc <__utoa+0x10>
 800f60c:	7921      	ldrb	r1, [r4, #4]
 800f60e:	7139      	strb	r1, [r7, #4]
 800f610:	1e91      	subs	r1, r2, #2
 800f612:	6820      	ldr	r0, [r4, #0]
 800f614:	6038      	str	r0, [r7, #0]
 800f616:	2922      	cmp	r1, #34	@ 0x22
 800f618:	f04f 0100 	mov.w	r1, #0
 800f61c:	d904      	bls.n	800f628 <__utoa+0x3c>
 800f61e:	7019      	strb	r1, [r3, #0]
 800f620:	460b      	mov	r3, r1
 800f622:	4618      	mov	r0, r3
 800f624:	b00b      	add	sp, #44	@ 0x2c
 800f626:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f628:	1e58      	subs	r0, r3, #1
 800f62a:	4684      	mov	ip, r0
 800f62c:	fbb5 f7f2 	udiv	r7, r5, r2
 800f630:	fb02 5617 	mls	r6, r2, r7, r5
 800f634:	3628      	adds	r6, #40	@ 0x28
 800f636:	446e      	add	r6, sp
 800f638:	460c      	mov	r4, r1
 800f63a:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800f63e:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800f642:	462e      	mov	r6, r5
 800f644:	42b2      	cmp	r2, r6
 800f646:	f101 0101 	add.w	r1, r1, #1
 800f64a:	463d      	mov	r5, r7
 800f64c:	d9ee      	bls.n	800f62c <__utoa+0x40>
 800f64e:	2200      	movs	r2, #0
 800f650:	545a      	strb	r2, [r3, r1]
 800f652:	1919      	adds	r1, r3, r4
 800f654:	1aa5      	subs	r5, r4, r2
 800f656:	42aa      	cmp	r2, r5
 800f658:	dae3      	bge.n	800f622 <__utoa+0x36>
 800f65a:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800f65e:	780e      	ldrb	r6, [r1, #0]
 800f660:	7006      	strb	r6, [r0, #0]
 800f662:	3201      	adds	r2, #1
 800f664:	f801 5901 	strb.w	r5, [r1], #-1
 800f668:	e7f4      	b.n	800f654 <__utoa+0x68>
 800f66a:	bf00      	nop
 800f66c:	08017b54 	.word	0x08017b54

0800f670 <_vsniprintf_r>:
 800f670:	b530      	push	{r4, r5, lr}
 800f672:	4614      	mov	r4, r2
 800f674:	2c00      	cmp	r4, #0
 800f676:	b09b      	sub	sp, #108	@ 0x6c
 800f678:	4605      	mov	r5, r0
 800f67a:	461a      	mov	r2, r3
 800f67c:	da05      	bge.n	800f68a <_vsniprintf_r+0x1a>
 800f67e:	238b      	movs	r3, #139	@ 0x8b
 800f680:	6003      	str	r3, [r0, #0]
 800f682:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f686:	b01b      	add	sp, #108	@ 0x6c
 800f688:	bd30      	pop	{r4, r5, pc}
 800f68a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f68e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800f692:	f04f 0300 	mov.w	r3, #0
 800f696:	9319      	str	r3, [sp, #100]	@ 0x64
 800f698:	bf14      	ite	ne
 800f69a:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800f69e:	4623      	moveq	r3, r4
 800f6a0:	9302      	str	r3, [sp, #8]
 800f6a2:	9305      	str	r3, [sp, #20]
 800f6a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f6a8:	9100      	str	r1, [sp, #0]
 800f6aa:	9104      	str	r1, [sp, #16]
 800f6ac:	f8ad 300e 	strh.w	r3, [sp, #14]
 800f6b0:	4669      	mov	r1, sp
 800f6b2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800f6b4:	f000 f97a 	bl	800f9ac <_svfiprintf_r>
 800f6b8:	1c43      	adds	r3, r0, #1
 800f6ba:	bfbc      	itt	lt
 800f6bc:	238b      	movlt	r3, #139	@ 0x8b
 800f6be:	602b      	strlt	r3, [r5, #0]
 800f6c0:	2c00      	cmp	r4, #0
 800f6c2:	d0e0      	beq.n	800f686 <_vsniprintf_r+0x16>
 800f6c4:	9b00      	ldr	r3, [sp, #0]
 800f6c6:	2200      	movs	r2, #0
 800f6c8:	701a      	strb	r2, [r3, #0]
 800f6ca:	e7dc      	b.n	800f686 <_vsniprintf_r+0x16>

0800f6cc <vsniprintf>:
 800f6cc:	b507      	push	{r0, r1, r2, lr}
 800f6ce:	9300      	str	r3, [sp, #0]
 800f6d0:	4613      	mov	r3, r2
 800f6d2:	460a      	mov	r2, r1
 800f6d4:	4601      	mov	r1, r0
 800f6d6:	4803      	ldr	r0, [pc, #12]	@ (800f6e4 <vsniprintf+0x18>)
 800f6d8:	6800      	ldr	r0, [r0, #0]
 800f6da:	f7ff ffc9 	bl	800f670 <_vsniprintf_r>
 800f6de:	b003      	add	sp, #12
 800f6e0:	f85d fb04 	ldr.w	pc, [sp], #4
 800f6e4:	20000134 	.word	0x20000134

0800f6e8 <memset>:
 800f6e8:	4402      	add	r2, r0
 800f6ea:	4603      	mov	r3, r0
 800f6ec:	4293      	cmp	r3, r2
 800f6ee:	d100      	bne.n	800f6f2 <memset+0xa>
 800f6f0:	4770      	bx	lr
 800f6f2:	f803 1b01 	strb.w	r1, [r3], #1
 800f6f6:	e7f9      	b.n	800f6ec <memset+0x4>

0800f6f8 <strncat>:
 800f6f8:	b530      	push	{r4, r5, lr}
 800f6fa:	4604      	mov	r4, r0
 800f6fc:	7825      	ldrb	r5, [r4, #0]
 800f6fe:	4623      	mov	r3, r4
 800f700:	3401      	adds	r4, #1
 800f702:	2d00      	cmp	r5, #0
 800f704:	d1fa      	bne.n	800f6fc <strncat+0x4>
 800f706:	3a01      	subs	r2, #1
 800f708:	d304      	bcc.n	800f714 <strncat+0x1c>
 800f70a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f70e:	f803 4b01 	strb.w	r4, [r3], #1
 800f712:	b904      	cbnz	r4, 800f716 <strncat+0x1e>
 800f714:	bd30      	pop	{r4, r5, pc}
 800f716:	2a00      	cmp	r2, #0
 800f718:	d1f5      	bne.n	800f706 <strncat+0xe>
 800f71a:	701a      	strb	r2, [r3, #0]
 800f71c:	e7f3      	b.n	800f706 <strncat+0xe>

0800f71e <strncpy>:
 800f71e:	b510      	push	{r4, lr}
 800f720:	3901      	subs	r1, #1
 800f722:	4603      	mov	r3, r0
 800f724:	b132      	cbz	r2, 800f734 <strncpy+0x16>
 800f726:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f72a:	f803 4b01 	strb.w	r4, [r3], #1
 800f72e:	3a01      	subs	r2, #1
 800f730:	2c00      	cmp	r4, #0
 800f732:	d1f7      	bne.n	800f724 <strncpy+0x6>
 800f734:	441a      	add	r2, r3
 800f736:	2100      	movs	r1, #0
 800f738:	4293      	cmp	r3, r2
 800f73a:	d100      	bne.n	800f73e <strncpy+0x20>
 800f73c:	bd10      	pop	{r4, pc}
 800f73e:	f803 1b01 	strb.w	r1, [r3], #1
 800f742:	e7f9      	b.n	800f738 <strncpy+0x1a>

0800f744 <_raise_r>:
 800f744:	291f      	cmp	r1, #31
 800f746:	b538      	push	{r3, r4, r5, lr}
 800f748:	4605      	mov	r5, r0
 800f74a:	460c      	mov	r4, r1
 800f74c:	d904      	bls.n	800f758 <_raise_r+0x14>
 800f74e:	2316      	movs	r3, #22
 800f750:	6003      	str	r3, [r0, #0]
 800f752:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f756:	bd38      	pop	{r3, r4, r5, pc}
 800f758:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f75a:	b112      	cbz	r2, 800f762 <_raise_r+0x1e>
 800f75c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f760:	b94b      	cbnz	r3, 800f776 <_raise_r+0x32>
 800f762:	4628      	mov	r0, r5
 800f764:	f000 f830 	bl	800f7c8 <_getpid_r>
 800f768:	4622      	mov	r2, r4
 800f76a:	4601      	mov	r1, r0
 800f76c:	4628      	mov	r0, r5
 800f76e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f772:	f000 b817 	b.w	800f7a4 <_kill_r>
 800f776:	2b01      	cmp	r3, #1
 800f778:	d00a      	beq.n	800f790 <_raise_r+0x4c>
 800f77a:	1c59      	adds	r1, r3, #1
 800f77c:	d103      	bne.n	800f786 <_raise_r+0x42>
 800f77e:	2316      	movs	r3, #22
 800f780:	6003      	str	r3, [r0, #0]
 800f782:	2001      	movs	r0, #1
 800f784:	e7e7      	b.n	800f756 <_raise_r+0x12>
 800f786:	2100      	movs	r1, #0
 800f788:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f78c:	4620      	mov	r0, r4
 800f78e:	4798      	blx	r3
 800f790:	2000      	movs	r0, #0
 800f792:	e7e0      	b.n	800f756 <_raise_r+0x12>

0800f794 <raise>:
 800f794:	4b02      	ldr	r3, [pc, #8]	@ (800f7a0 <raise+0xc>)
 800f796:	4601      	mov	r1, r0
 800f798:	6818      	ldr	r0, [r3, #0]
 800f79a:	f7ff bfd3 	b.w	800f744 <_raise_r>
 800f79e:	bf00      	nop
 800f7a0:	20000134 	.word	0x20000134

0800f7a4 <_kill_r>:
 800f7a4:	b538      	push	{r3, r4, r5, lr}
 800f7a6:	4d07      	ldr	r5, [pc, #28]	@ (800f7c4 <_kill_r+0x20>)
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	4604      	mov	r4, r0
 800f7ac:	4608      	mov	r0, r1
 800f7ae:	4611      	mov	r1, r2
 800f7b0:	602b      	str	r3, [r5, #0]
 800f7b2:	f7f2 fc7d 	bl	80020b0 <_kill>
 800f7b6:	1c43      	adds	r3, r0, #1
 800f7b8:	d102      	bne.n	800f7c0 <_kill_r+0x1c>
 800f7ba:	682b      	ldr	r3, [r5, #0]
 800f7bc:	b103      	cbz	r3, 800f7c0 <_kill_r+0x1c>
 800f7be:	6023      	str	r3, [r4, #0]
 800f7c0:	bd38      	pop	{r3, r4, r5, pc}
 800f7c2:	bf00      	nop
 800f7c4:	20001968 	.word	0x20001968

0800f7c8 <_getpid_r>:
 800f7c8:	f7f2 bc6a 	b.w	80020a0 <_getpid>

0800f7cc <_sbrk_r>:
 800f7cc:	b538      	push	{r3, r4, r5, lr}
 800f7ce:	4d06      	ldr	r5, [pc, #24]	@ (800f7e8 <_sbrk_r+0x1c>)
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	4604      	mov	r4, r0
 800f7d4:	4608      	mov	r0, r1
 800f7d6:	602b      	str	r3, [r5, #0]
 800f7d8:	f7f2 fc86 	bl	80020e8 <_sbrk>
 800f7dc:	1c43      	adds	r3, r0, #1
 800f7de:	d102      	bne.n	800f7e6 <_sbrk_r+0x1a>
 800f7e0:	682b      	ldr	r3, [r5, #0]
 800f7e2:	b103      	cbz	r3, 800f7e6 <_sbrk_r+0x1a>
 800f7e4:	6023      	str	r3, [r4, #0]
 800f7e6:	bd38      	pop	{r3, r4, r5, pc}
 800f7e8:	20001968 	.word	0x20001968

0800f7ec <__errno>:
 800f7ec:	4b01      	ldr	r3, [pc, #4]	@ (800f7f4 <__errno+0x8>)
 800f7ee:	6818      	ldr	r0, [r3, #0]
 800f7f0:	4770      	bx	lr
 800f7f2:	bf00      	nop
 800f7f4:	20000134 	.word	0x20000134

0800f7f8 <__libc_init_array>:
 800f7f8:	b570      	push	{r4, r5, r6, lr}
 800f7fa:	4d0d      	ldr	r5, [pc, #52]	@ (800f830 <__libc_init_array+0x38>)
 800f7fc:	4c0d      	ldr	r4, [pc, #52]	@ (800f834 <__libc_init_array+0x3c>)
 800f7fe:	1b64      	subs	r4, r4, r5
 800f800:	10a4      	asrs	r4, r4, #2
 800f802:	2600      	movs	r6, #0
 800f804:	42a6      	cmp	r6, r4
 800f806:	d109      	bne.n	800f81c <__libc_init_array+0x24>
 800f808:	4d0b      	ldr	r5, [pc, #44]	@ (800f838 <__libc_init_array+0x40>)
 800f80a:	4c0c      	ldr	r4, [pc, #48]	@ (800f83c <__libc_init_array+0x44>)
 800f80c:	f000 fba6 	bl	800ff5c <_init>
 800f810:	1b64      	subs	r4, r4, r5
 800f812:	10a4      	asrs	r4, r4, #2
 800f814:	2600      	movs	r6, #0
 800f816:	42a6      	cmp	r6, r4
 800f818:	d105      	bne.n	800f826 <__libc_init_array+0x2e>
 800f81a:	bd70      	pop	{r4, r5, r6, pc}
 800f81c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f820:	4798      	blx	r3
 800f822:	3601      	adds	r6, #1
 800f824:	e7ee      	b.n	800f804 <__libc_init_array+0xc>
 800f826:	f855 3b04 	ldr.w	r3, [r5], #4
 800f82a:	4798      	blx	r3
 800f82c:	3601      	adds	r6, #1
 800f82e:	e7f2      	b.n	800f816 <__libc_init_array+0x1e>
 800f830:	08017bb4 	.word	0x08017bb4
 800f834:	08017bb4 	.word	0x08017bb4
 800f838:	08017bb4 	.word	0x08017bb4
 800f83c:	08017bc0 	.word	0x08017bc0

0800f840 <__retarget_lock_acquire_recursive>:
 800f840:	4770      	bx	lr

0800f842 <__retarget_lock_release_recursive>:
 800f842:	4770      	bx	lr

0800f844 <memcpy>:
 800f844:	440a      	add	r2, r1
 800f846:	4291      	cmp	r1, r2
 800f848:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800f84c:	d100      	bne.n	800f850 <memcpy+0xc>
 800f84e:	4770      	bx	lr
 800f850:	b510      	push	{r4, lr}
 800f852:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f856:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f85a:	4291      	cmp	r1, r2
 800f85c:	d1f9      	bne.n	800f852 <memcpy+0xe>
 800f85e:	bd10      	pop	{r4, pc}

0800f860 <_free_r>:
 800f860:	b538      	push	{r3, r4, r5, lr}
 800f862:	4605      	mov	r5, r0
 800f864:	2900      	cmp	r1, #0
 800f866:	d041      	beq.n	800f8ec <_free_r+0x8c>
 800f868:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f86c:	1f0c      	subs	r4, r1, #4
 800f86e:	2b00      	cmp	r3, #0
 800f870:	bfb8      	it	lt
 800f872:	18e4      	addlt	r4, r4, r3
 800f874:	f7ff feae 	bl	800f5d4 <__malloc_lock>
 800f878:	4a1d      	ldr	r2, [pc, #116]	@ (800f8f0 <_free_r+0x90>)
 800f87a:	6813      	ldr	r3, [r2, #0]
 800f87c:	b933      	cbnz	r3, 800f88c <_free_r+0x2c>
 800f87e:	6063      	str	r3, [r4, #4]
 800f880:	6014      	str	r4, [r2, #0]
 800f882:	4628      	mov	r0, r5
 800f884:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f888:	f7ff beaa 	b.w	800f5e0 <__malloc_unlock>
 800f88c:	42a3      	cmp	r3, r4
 800f88e:	d908      	bls.n	800f8a2 <_free_r+0x42>
 800f890:	6820      	ldr	r0, [r4, #0]
 800f892:	1821      	adds	r1, r4, r0
 800f894:	428b      	cmp	r3, r1
 800f896:	bf01      	itttt	eq
 800f898:	6819      	ldreq	r1, [r3, #0]
 800f89a:	685b      	ldreq	r3, [r3, #4]
 800f89c:	1809      	addeq	r1, r1, r0
 800f89e:	6021      	streq	r1, [r4, #0]
 800f8a0:	e7ed      	b.n	800f87e <_free_r+0x1e>
 800f8a2:	461a      	mov	r2, r3
 800f8a4:	685b      	ldr	r3, [r3, #4]
 800f8a6:	b10b      	cbz	r3, 800f8ac <_free_r+0x4c>
 800f8a8:	42a3      	cmp	r3, r4
 800f8aa:	d9fa      	bls.n	800f8a2 <_free_r+0x42>
 800f8ac:	6811      	ldr	r1, [r2, #0]
 800f8ae:	1850      	adds	r0, r2, r1
 800f8b0:	42a0      	cmp	r0, r4
 800f8b2:	d10b      	bne.n	800f8cc <_free_r+0x6c>
 800f8b4:	6820      	ldr	r0, [r4, #0]
 800f8b6:	4401      	add	r1, r0
 800f8b8:	1850      	adds	r0, r2, r1
 800f8ba:	4283      	cmp	r3, r0
 800f8bc:	6011      	str	r1, [r2, #0]
 800f8be:	d1e0      	bne.n	800f882 <_free_r+0x22>
 800f8c0:	6818      	ldr	r0, [r3, #0]
 800f8c2:	685b      	ldr	r3, [r3, #4]
 800f8c4:	6053      	str	r3, [r2, #4]
 800f8c6:	4408      	add	r0, r1
 800f8c8:	6010      	str	r0, [r2, #0]
 800f8ca:	e7da      	b.n	800f882 <_free_r+0x22>
 800f8cc:	d902      	bls.n	800f8d4 <_free_r+0x74>
 800f8ce:	230c      	movs	r3, #12
 800f8d0:	602b      	str	r3, [r5, #0]
 800f8d2:	e7d6      	b.n	800f882 <_free_r+0x22>
 800f8d4:	6820      	ldr	r0, [r4, #0]
 800f8d6:	1821      	adds	r1, r4, r0
 800f8d8:	428b      	cmp	r3, r1
 800f8da:	bf04      	itt	eq
 800f8dc:	6819      	ldreq	r1, [r3, #0]
 800f8de:	685b      	ldreq	r3, [r3, #4]
 800f8e0:	6063      	str	r3, [r4, #4]
 800f8e2:	bf04      	itt	eq
 800f8e4:	1809      	addeq	r1, r1, r0
 800f8e6:	6021      	streq	r1, [r4, #0]
 800f8e8:	6054      	str	r4, [r2, #4]
 800f8ea:	e7ca      	b.n	800f882 <_free_r+0x22>
 800f8ec:	bd38      	pop	{r3, r4, r5, pc}
 800f8ee:	bf00      	nop
 800f8f0:	2000182c 	.word	0x2000182c

0800f8f4 <__ssputs_r>:
 800f8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8f8:	688e      	ldr	r6, [r1, #8]
 800f8fa:	461f      	mov	r7, r3
 800f8fc:	42be      	cmp	r6, r7
 800f8fe:	680b      	ldr	r3, [r1, #0]
 800f900:	4682      	mov	sl, r0
 800f902:	460c      	mov	r4, r1
 800f904:	4690      	mov	r8, r2
 800f906:	d82d      	bhi.n	800f964 <__ssputs_r+0x70>
 800f908:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f90c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f910:	d026      	beq.n	800f960 <__ssputs_r+0x6c>
 800f912:	6965      	ldr	r5, [r4, #20]
 800f914:	6909      	ldr	r1, [r1, #16]
 800f916:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f91a:	eba3 0901 	sub.w	r9, r3, r1
 800f91e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f922:	1c7b      	adds	r3, r7, #1
 800f924:	444b      	add	r3, r9
 800f926:	106d      	asrs	r5, r5, #1
 800f928:	429d      	cmp	r5, r3
 800f92a:	bf38      	it	cc
 800f92c:	461d      	movcc	r5, r3
 800f92e:	0553      	lsls	r3, r2, #21
 800f930:	d527      	bpl.n	800f982 <__ssputs_r+0x8e>
 800f932:	4629      	mov	r1, r5
 800f934:	f7ff fdce 	bl	800f4d4 <_malloc_r>
 800f938:	4606      	mov	r6, r0
 800f93a:	b360      	cbz	r0, 800f996 <__ssputs_r+0xa2>
 800f93c:	6921      	ldr	r1, [r4, #16]
 800f93e:	464a      	mov	r2, r9
 800f940:	f7ff ff80 	bl	800f844 <memcpy>
 800f944:	89a3      	ldrh	r3, [r4, #12]
 800f946:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f94a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f94e:	81a3      	strh	r3, [r4, #12]
 800f950:	6126      	str	r6, [r4, #16]
 800f952:	6165      	str	r5, [r4, #20]
 800f954:	444e      	add	r6, r9
 800f956:	eba5 0509 	sub.w	r5, r5, r9
 800f95a:	6026      	str	r6, [r4, #0]
 800f95c:	60a5      	str	r5, [r4, #8]
 800f95e:	463e      	mov	r6, r7
 800f960:	42be      	cmp	r6, r7
 800f962:	d900      	bls.n	800f966 <__ssputs_r+0x72>
 800f964:	463e      	mov	r6, r7
 800f966:	6820      	ldr	r0, [r4, #0]
 800f968:	4632      	mov	r2, r6
 800f96a:	4641      	mov	r1, r8
 800f96c:	f000 faa6 	bl	800febc <memmove>
 800f970:	68a3      	ldr	r3, [r4, #8]
 800f972:	1b9b      	subs	r3, r3, r6
 800f974:	60a3      	str	r3, [r4, #8]
 800f976:	6823      	ldr	r3, [r4, #0]
 800f978:	4433      	add	r3, r6
 800f97a:	6023      	str	r3, [r4, #0]
 800f97c:	2000      	movs	r0, #0
 800f97e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f982:	462a      	mov	r2, r5
 800f984:	f000 fab4 	bl	800fef0 <_realloc_r>
 800f988:	4606      	mov	r6, r0
 800f98a:	2800      	cmp	r0, #0
 800f98c:	d1e0      	bne.n	800f950 <__ssputs_r+0x5c>
 800f98e:	6921      	ldr	r1, [r4, #16]
 800f990:	4650      	mov	r0, sl
 800f992:	f7ff ff65 	bl	800f860 <_free_r>
 800f996:	230c      	movs	r3, #12
 800f998:	f8ca 3000 	str.w	r3, [sl]
 800f99c:	89a3      	ldrh	r3, [r4, #12]
 800f99e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f9a2:	81a3      	strh	r3, [r4, #12]
 800f9a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f9a8:	e7e9      	b.n	800f97e <__ssputs_r+0x8a>
	...

0800f9ac <_svfiprintf_r>:
 800f9ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9b0:	4698      	mov	r8, r3
 800f9b2:	898b      	ldrh	r3, [r1, #12]
 800f9b4:	061b      	lsls	r3, r3, #24
 800f9b6:	b09d      	sub	sp, #116	@ 0x74
 800f9b8:	4607      	mov	r7, r0
 800f9ba:	460d      	mov	r5, r1
 800f9bc:	4614      	mov	r4, r2
 800f9be:	d510      	bpl.n	800f9e2 <_svfiprintf_r+0x36>
 800f9c0:	690b      	ldr	r3, [r1, #16]
 800f9c2:	b973      	cbnz	r3, 800f9e2 <_svfiprintf_r+0x36>
 800f9c4:	2140      	movs	r1, #64	@ 0x40
 800f9c6:	f7ff fd85 	bl	800f4d4 <_malloc_r>
 800f9ca:	6028      	str	r0, [r5, #0]
 800f9cc:	6128      	str	r0, [r5, #16]
 800f9ce:	b930      	cbnz	r0, 800f9de <_svfiprintf_r+0x32>
 800f9d0:	230c      	movs	r3, #12
 800f9d2:	603b      	str	r3, [r7, #0]
 800f9d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f9d8:	b01d      	add	sp, #116	@ 0x74
 800f9da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9de:	2340      	movs	r3, #64	@ 0x40
 800f9e0:	616b      	str	r3, [r5, #20]
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f9e6:	2320      	movs	r3, #32
 800f9e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f9ec:	f8cd 800c 	str.w	r8, [sp, #12]
 800f9f0:	2330      	movs	r3, #48	@ 0x30
 800f9f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fb90 <_svfiprintf_r+0x1e4>
 800f9f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f9fa:	f04f 0901 	mov.w	r9, #1
 800f9fe:	4623      	mov	r3, r4
 800fa00:	469a      	mov	sl, r3
 800fa02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa06:	b10a      	cbz	r2, 800fa0c <_svfiprintf_r+0x60>
 800fa08:	2a25      	cmp	r2, #37	@ 0x25
 800fa0a:	d1f9      	bne.n	800fa00 <_svfiprintf_r+0x54>
 800fa0c:	ebba 0b04 	subs.w	fp, sl, r4
 800fa10:	d00b      	beq.n	800fa2a <_svfiprintf_r+0x7e>
 800fa12:	465b      	mov	r3, fp
 800fa14:	4622      	mov	r2, r4
 800fa16:	4629      	mov	r1, r5
 800fa18:	4638      	mov	r0, r7
 800fa1a:	f7ff ff6b 	bl	800f8f4 <__ssputs_r>
 800fa1e:	3001      	adds	r0, #1
 800fa20:	f000 80a7 	beq.w	800fb72 <_svfiprintf_r+0x1c6>
 800fa24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fa26:	445a      	add	r2, fp
 800fa28:	9209      	str	r2, [sp, #36]	@ 0x24
 800fa2a:	f89a 3000 	ldrb.w	r3, [sl]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	f000 809f 	beq.w	800fb72 <_svfiprintf_r+0x1c6>
 800fa34:	2300      	movs	r3, #0
 800fa36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fa3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa3e:	f10a 0a01 	add.w	sl, sl, #1
 800fa42:	9304      	str	r3, [sp, #16]
 800fa44:	9307      	str	r3, [sp, #28]
 800fa46:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fa4a:	931a      	str	r3, [sp, #104]	@ 0x68
 800fa4c:	4654      	mov	r4, sl
 800fa4e:	2205      	movs	r2, #5
 800fa50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa54:	484e      	ldr	r0, [pc, #312]	@ (800fb90 <_svfiprintf_r+0x1e4>)
 800fa56:	f7f0 fbcb 	bl	80001f0 <memchr>
 800fa5a:	9a04      	ldr	r2, [sp, #16]
 800fa5c:	b9d8      	cbnz	r0, 800fa96 <_svfiprintf_r+0xea>
 800fa5e:	06d0      	lsls	r0, r2, #27
 800fa60:	bf44      	itt	mi
 800fa62:	2320      	movmi	r3, #32
 800fa64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa68:	0711      	lsls	r1, r2, #28
 800fa6a:	bf44      	itt	mi
 800fa6c:	232b      	movmi	r3, #43	@ 0x2b
 800fa6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa72:	f89a 3000 	ldrb.w	r3, [sl]
 800fa76:	2b2a      	cmp	r3, #42	@ 0x2a
 800fa78:	d015      	beq.n	800faa6 <_svfiprintf_r+0xfa>
 800fa7a:	9a07      	ldr	r2, [sp, #28]
 800fa7c:	4654      	mov	r4, sl
 800fa7e:	2000      	movs	r0, #0
 800fa80:	f04f 0c0a 	mov.w	ip, #10
 800fa84:	4621      	mov	r1, r4
 800fa86:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa8a:	3b30      	subs	r3, #48	@ 0x30
 800fa8c:	2b09      	cmp	r3, #9
 800fa8e:	d94b      	bls.n	800fb28 <_svfiprintf_r+0x17c>
 800fa90:	b1b0      	cbz	r0, 800fac0 <_svfiprintf_r+0x114>
 800fa92:	9207      	str	r2, [sp, #28]
 800fa94:	e014      	b.n	800fac0 <_svfiprintf_r+0x114>
 800fa96:	eba0 0308 	sub.w	r3, r0, r8
 800fa9a:	fa09 f303 	lsl.w	r3, r9, r3
 800fa9e:	4313      	orrs	r3, r2
 800faa0:	9304      	str	r3, [sp, #16]
 800faa2:	46a2      	mov	sl, r4
 800faa4:	e7d2      	b.n	800fa4c <_svfiprintf_r+0xa0>
 800faa6:	9b03      	ldr	r3, [sp, #12]
 800faa8:	1d19      	adds	r1, r3, #4
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	9103      	str	r1, [sp, #12]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	bfbb      	ittet	lt
 800fab2:	425b      	neglt	r3, r3
 800fab4:	f042 0202 	orrlt.w	r2, r2, #2
 800fab8:	9307      	strge	r3, [sp, #28]
 800faba:	9307      	strlt	r3, [sp, #28]
 800fabc:	bfb8      	it	lt
 800fabe:	9204      	strlt	r2, [sp, #16]
 800fac0:	7823      	ldrb	r3, [r4, #0]
 800fac2:	2b2e      	cmp	r3, #46	@ 0x2e
 800fac4:	d10a      	bne.n	800fadc <_svfiprintf_r+0x130>
 800fac6:	7863      	ldrb	r3, [r4, #1]
 800fac8:	2b2a      	cmp	r3, #42	@ 0x2a
 800faca:	d132      	bne.n	800fb32 <_svfiprintf_r+0x186>
 800facc:	9b03      	ldr	r3, [sp, #12]
 800face:	1d1a      	adds	r2, r3, #4
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	9203      	str	r2, [sp, #12]
 800fad4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fad8:	3402      	adds	r4, #2
 800fada:	9305      	str	r3, [sp, #20]
 800fadc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fba0 <_svfiprintf_r+0x1f4>
 800fae0:	7821      	ldrb	r1, [r4, #0]
 800fae2:	2203      	movs	r2, #3
 800fae4:	4650      	mov	r0, sl
 800fae6:	f7f0 fb83 	bl	80001f0 <memchr>
 800faea:	b138      	cbz	r0, 800fafc <_svfiprintf_r+0x150>
 800faec:	9b04      	ldr	r3, [sp, #16]
 800faee:	eba0 000a 	sub.w	r0, r0, sl
 800faf2:	2240      	movs	r2, #64	@ 0x40
 800faf4:	4082      	lsls	r2, r0
 800faf6:	4313      	orrs	r3, r2
 800faf8:	3401      	adds	r4, #1
 800fafa:	9304      	str	r3, [sp, #16]
 800fafc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb00:	4824      	ldr	r0, [pc, #144]	@ (800fb94 <_svfiprintf_r+0x1e8>)
 800fb02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fb06:	2206      	movs	r2, #6
 800fb08:	f7f0 fb72 	bl	80001f0 <memchr>
 800fb0c:	2800      	cmp	r0, #0
 800fb0e:	d036      	beq.n	800fb7e <_svfiprintf_r+0x1d2>
 800fb10:	4b21      	ldr	r3, [pc, #132]	@ (800fb98 <_svfiprintf_r+0x1ec>)
 800fb12:	bb1b      	cbnz	r3, 800fb5c <_svfiprintf_r+0x1b0>
 800fb14:	9b03      	ldr	r3, [sp, #12]
 800fb16:	3307      	adds	r3, #7
 800fb18:	f023 0307 	bic.w	r3, r3, #7
 800fb1c:	3308      	adds	r3, #8
 800fb1e:	9303      	str	r3, [sp, #12]
 800fb20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fb22:	4433      	add	r3, r6
 800fb24:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb26:	e76a      	b.n	800f9fe <_svfiprintf_r+0x52>
 800fb28:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb2c:	460c      	mov	r4, r1
 800fb2e:	2001      	movs	r0, #1
 800fb30:	e7a8      	b.n	800fa84 <_svfiprintf_r+0xd8>
 800fb32:	2300      	movs	r3, #0
 800fb34:	3401      	adds	r4, #1
 800fb36:	9305      	str	r3, [sp, #20]
 800fb38:	4619      	mov	r1, r3
 800fb3a:	f04f 0c0a 	mov.w	ip, #10
 800fb3e:	4620      	mov	r0, r4
 800fb40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb44:	3a30      	subs	r2, #48	@ 0x30
 800fb46:	2a09      	cmp	r2, #9
 800fb48:	d903      	bls.n	800fb52 <_svfiprintf_r+0x1a6>
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d0c6      	beq.n	800fadc <_svfiprintf_r+0x130>
 800fb4e:	9105      	str	r1, [sp, #20]
 800fb50:	e7c4      	b.n	800fadc <_svfiprintf_r+0x130>
 800fb52:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb56:	4604      	mov	r4, r0
 800fb58:	2301      	movs	r3, #1
 800fb5a:	e7f0      	b.n	800fb3e <_svfiprintf_r+0x192>
 800fb5c:	ab03      	add	r3, sp, #12
 800fb5e:	9300      	str	r3, [sp, #0]
 800fb60:	462a      	mov	r2, r5
 800fb62:	4b0e      	ldr	r3, [pc, #56]	@ (800fb9c <_svfiprintf_r+0x1f0>)
 800fb64:	a904      	add	r1, sp, #16
 800fb66:	4638      	mov	r0, r7
 800fb68:	f3af 8000 	nop.w
 800fb6c:	1c42      	adds	r2, r0, #1
 800fb6e:	4606      	mov	r6, r0
 800fb70:	d1d6      	bne.n	800fb20 <_svfiprintf_r+0x174>
 800fb72:	89ab      	ldrh	r3, [r5, #12]
 800fb74:	065b      	lsls	r3, r3, #25
 800fb76:	f53f af2d 	bmi.w	800f9d4 <_svfiprintf_r+0x28>
 800fb7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fb7c:	e72c      	b.n	800f9d8 <_svfiprintf_r+0x2c>
 800fb7e:	ab03      	add	r3, sp, #12
 800fb80:	9300      	str	r3, [sp, #0]
 800fb82:	462a      	mov	r2, r5
 800fb84:	4b05      	ldr	r3, [pc, #20]	@ (800fb9c <_svfiprintf_r+0x1f0>)
 800fb86:	a904      	add	r1, sp, #16
 800fb88:	4638      	mov	r0, r7
 800fb8a:	f000 f879 	bl	800fc80 <_printf_i>
 800fb8e:	e7ed      	b.n	800fb6c <_svfiprintf_r+0x1c0>
 800fb90:	08017b79 	.word	0x08017b79
 800fb94:	08017b83 	.word	0x08017b83
 800fb98:	00000000 	.word	0x00000000
 800fb9c:	0800f8f5 	.word	0x0800f8f5
 800fba0:	08017b7f 	.word	0x08017b7f

0800fba4 <_printf_common>:
 800fba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fba8:	4616      	mov	r6, r2
 800fbaa:	4698      	mov	r8, r3
 800fbac:	688a      	ldr	r2, [r1, #8]
 800fbae:	690b      	ldr	r3, [r1, #16]
 800fbb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fbb4:	4293      	cmp	r3, r2
 800fbb6:	bfb8      	it	lt
 800fbb8:	4613      	movlt	r3, r2
 800fbba:	6033      	str	r3, [r6, #0]
 800fbbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fbc0:	4607      	mov	r7, r0
 800fbc2:	460c      	mov	r4, r1
 800fbc4:	b10a      	cbz	r2, 800fbca <_printf_common+0x26>
 800fbc6:	3301      	adds	r3, #1
 800fbc8:	6033      	str	r3, [r6, #0]
 800fbca:	6823      	ldr	r3, [r4, #0]
 800fbcc:	0699      	lsls	r1, r3, #26
 800fbce:	bf42      	ittt	mi
 800fbd0:	6833      	ldrmi	r3, [r6, #0]
 800fbd2:	3302      	addmi	r3, #2
 800fbd4:	6033      	strmi	r3, [r6, #0]
 800fbd6:	6825      	ldr	r5, [r4, #0]
 800fbd8:	f015 0506 	ands.w	r5, r5, #6
 800fbdc:	d106      	bne.n	800fbec <_printf_common+0x48>
 800fbde:	f104 0a19 	add.w	sl, r4, #25
 800fbe2:	68e3      	ldr	r3, [r4, #12]
 800fbe4:	6832      	ldr	r2, [r6, #0]
 800fbe6:	1a9b      	subs	r3, r3, r2
 800fbe8:	42ab      	cmp	r3, r5
 800fbea:	dc26      	bgt.n	800fc3a <_printf_common+0x96>
 800fbec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fbf0:	6822      	ldr	r2, [r4, #0]
 800fbf2:	3b00      	subs	r3, #0
 800fbf4:	bf18      	it	ne
 800fbf6:	2301      	movne	r3, #1
 800fbf8:	0692      	lsls	r2, r2, #26
 800fbfa:	d42b      	bmi.n	800fc54 <_printf_common+0xb0>
 800fbfc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fc00:	4641      	mov	r1, r8
 800fc02:	4638      	mov	r0, r7
 800fc04:	47c8      	blx	r9
 800fc06:	3001      	adds	r0, #1
 800fc08:	d01e      	beq.n	800fc48 <_printf_common+0xa4>
 800fc0a:	6823      	ldr	r3, [r4, #0]
 800fc0c:	6922      	ldr	r2, [r4, #16]
 800fc0e:	f003 0306 	and.w	r3, r3, #6
 800fc12:	2b04      	cmp	r3, #4
 800fc14:	bf02      	ittt	eq
 800fc16:	68e5      	ldreq	r5, [r4, #12]
 800fc18:	6833      	ldreq	r3, [r6, #0]
 800fc1a:	1aed      	subeq	r5, r5, r3
 800fc1c:	68a3      	ldr	r3, [r4, #8]
 800fc1e:	bf0c      	ite	eq
 800fc20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fc24:	2500      	movne	r5, #0
 800fc26:	4293      	cmp	r3, r2
 800fc28:	bfc4      	itt	gt
 800fc2a:	1a9b      	subgt	r3, r3, r2
 800fc2c:	18ed      	addgt	r5, r5, r3
 800fc2e:	2600      	movs	r6, #0
 800fc30:	341a      	adds	r4, #26
 800fc32:	42b5      	cmp	r5, r6
 800fc34:	d11a      	bne.n	800fc6c <_printf_common+0xc8>
 800fc36:	2000      	movs	r0, #0
 800fc38:	e008      	b.n	800fc4c <_printf_common+0xa8>
 800fc3a:	2301      	movs	r3, #1
 800fc3c:	4652      	mov	r2, sl
 800fc3e:	4641      	mov	r1, r8
 800fc40:	4638      	mov	r0, r7
 800fc42:	47c8      	blx	r9
 800fc44:	3001      	adds	r0, #1
 800fc46:	d103      	bne.n	800fc50 <_printf_common+0xac>
 800fc48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fc4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc50:	3501      	adds	r5, #1
 800fc52:	e7c6      	b.n	800fbe2 <_printf_common+0x3e>
 800fc54:	18e1      	adds	r1, r4, r3
 800fc56:	1c5a      	adds	r2, r3, #1
 800fc58:	2030      	movs	r0, #48	@ 0x30
 800fc5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fc5e:	4422      	add	r2, r4
 800fc60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fc64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fc68:	3302      	adds	r3, #2
 800fc6a:	e7c7      	b.n	800fbfc <_printf_common+0x58>
 800fc6c:	2301      	movs	r3, #1
 800fc6e:	4622      	mov	r2, r4
 800fc70:	4641      	mov	r1, r8
 800fc72:	4638      	mov	r0, r7
 800fc74:	47c8      	blx	r9
 800fc76:	3001      	adds	r0, #1
 800fc78:	d0e6      	beq.n	800fc48 <_printf_common+0xa4>
 800fc7a:	3601      	adds	r6, #1
 800fc7c:	e7d9      	b.n	800fc32 <_printf_common+0x8e>
	...

0800fc80 <_printf_i>:
 800fc80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fc84:	7e0f      	ldrb	r7, [r1, #24]
 800fc86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fc88:	2f78      	cmp	r7, #120	@ 0x78
 800fc8a:	4691      	mov	r9, r2
 800fc8c:	4680      	mov	r8, r0
 800fc8e:	460c      	mov	r4, r1
 800fc90:	469a      	mov	sl, r3
 800fc92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fc96:	d807      	bhi.n	800fca8 <_printf_i+0x28>
 800fc98:	2f62      	cmp	r7, #98	@ 0x62
 800fc9a:	d80a      	bhi.n	800fcb2 <_printf_i+0x32>
 800fc9c:	2f00      	cmp	r7, #0
 800fc9e:	f000 80d1 	beq.w	800fe44 <_printf_i+0x1c4>
 800fca2:	2f58      	cmp	r7, #88	@ 0x58
 800fca4:	f000 80b8 	beq.w	800fe18 <_printf_i+0x198>
 800fca8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fcac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fcb0:	e03a      	b.n	800fd28 <_printf_i+0xa8>
 800fcb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fcb6:	2b15      	cmp	r3, #21
 800fcb8:	d8f6      	bhi.n	800fca8 <_printf_i+0x28>
 800fcba:	a101      	add	r1, pc, #4	@ (adr r1, 800fcc0 <_printf_i+0x40>)
 800fcbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fcc0:	0800fd19 	.word	0x0800fd19
 800fcc4:	0800fd2d 	.word	0x0800fd2d
 800fcc8:	0800fca9 	.word	0x0800fca9
 800fccc:	0800fca9 	.word	0x0800fca9
 800fcd0:	0800fca9 	.word	0x0800fca9
 800fcd4:	0800fca9 	.word	0x0800fca9
 800fcd8:	0800fd2d 	.word	0x0800fd2d
 800fcdc:	0800fca9 	.word	0x0800fca9
 800fce0:	0800fca9 	.word	0x0800fca9
 800fce4:	0800fca9 	.word	0x0800fca9
 800fce8:	0800fca9 	.word	0x0800fca9
 800fcec:	0800fe2b 	.word	0x0800fe2b
 800fcf0:	0800fd57 	.word	0x0800fd57
 800fcf4:	0800fde5 	.word	0x0800fde5
 800fcf8:	0800fca9 	.word	0x0800fca9
 800fcfc:	0800fca9 	.word	0x0800fca9
 800fd00:	0800fe4d 	.word	0x0800fe4d
 800fd04:	0800fca9 	.word	0x0800fca9
 800fd08:	0800fd57 	.word	0x0800fd57
 800fd0c:	0800fca9 	.word	0x0800fca9
 800fd10:	0800fca9 	.word	0x0800fca9
 800fd14:	0800fded 	.word	0x0800fded
 800fd18:	6833      	ldr	r3, [r6, #0]
 800fd1a:	1d1a      	adds	r2, r3, #4
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	6032      	str	r2, [r6, #0]
 800fd20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fd24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fd28:	2301      	movs	r3, #1
 800fd2a:	e09c      	b.n	800fe66 <_printf_i+0x1e6>
 800fd2c:	6833      	ldr	r3, [r6, #0]
 800fd2e:	6820      	ldr	r0, [r4, #0]
 800fd30:	1d19      	adds	r1, r3, #4
 800fd32:	6031      	str	r1, [r6, #0]
 800fd34:	0606      	lsls	r6, r0, #24
 800fd36:	d501      	bpl.n	800fd3c <_printf_i+0xbc>
 800fd38:	681d      	ldr	r5, [r3, #0]
 800fd3a:	e003      	b.n	800fd44 <_printf_i+0xc4>
 800fd3c:	0645      	lsls	r5, r0, #25
 800fd3e:	d5fb      	bpl.n	800fd38 <_printf_i+0xb8>
 800fd40:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fd44:	2d00      	cmp	r5, #0
 800fd46:	da03      	bge.n	800fd50 <_printf_i+0xd0>
 800fd48:	232d      	movs	r3, #45	@ 0x2d
 800fd4a:	426d      	negs	r5, r5
 800fd4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fd50:	4858      	ldr	r0, [pc, #352]	@ (800feb4 <_printf_i+0x234>)
 800fd52:	230a      	movs	r3, #10
 800fd54:	e011      	b.n	800fd7a <_printf_i+0xfa>
 800fd56:	6821      	ldr	r1, [r4, #0]
 800fd58:	6833      	ldr	r3, [r6, #0]
 800fd5a:	0608      	lsls	r0, r1, #24
 800fd5c:	f853 5b04 	ldr.w	r5, [r3], #4
 800fd60:	d402      	bmi.n	800fd68 <_printf_i+0xe8>
 800fd62:	0649      	lsls	r1, r1, #25
 800fd64:	bf48      	it	mi
 800fd66:	b2ad      	uxthmi	r5, r5
 800fd68:	2f6f      	cmp	r7, #111	@ 0x6f
 800fd6a:	4852      	ldr	r0, [pc, #328]	@ (800feb4 <_printf_i+0x234>)
 800fd6c:	6033      	str	r3, [r6, #0]
 800fd6e:	bf14      	ite	ne
 800fd70:	230a      	movne	r3, #10
 800fd72:	2308      	moveq	r3, #8
 800fd74:	2100      	movs	r1, #0
 800fd76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fd7a:	6866      	ldr	r6, [r4, #4]
 800fd7c:	60a6      	str	r6, [r4, #8]
 800fd7e:	2e00      	cmp	r6, #0
 800fd80:	db05      	blt.n	800fd8e <_printf_i+0x10e>
 800fd82:	6821      	ldr	r1, [r4, #0]
 800fd84:	432e      	orrs	r6, r5
 800fd86:	f021 0104 	bic.w	r1, r1, #4
 800fd8a:	6021      	str	r1, [r4, #0]
 800fd8c:	d04b      	beq.n	800fe26 <_printf_i+0x1a6>
 800fd8e:	4616      	mov	r6, r2
 800fd90:	fbb5 f1f3 	udiv	r1, r5, r3
 800fd94:	fb03 5711 	mls	r7, r3, r1, r5
 800fd98:	5dc7      	ldrb	r7, [r0, r7]
 800fd9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fd9e:	462f      	mov	r7, r5
 800fda0:	42bb      	cmp	r3, r7
 800fda2:	460d      	mov	r5, r1
 800fda4:	d9f4      	bls.n	800fd90 <_printf_i+0x110>
 800fda6:	2b08      	cmp	r3, #8
 800fda8:	d10b      	bne.n	800fdc2 <_printf_i+0x142>
 800fdaa:	6823      	ldr	r3, [r4, #0]
 800fdac:	07df      	lsls	r7, r3, #31
 800fdae:	d508      	bpl.n	800fdc2 <_printf_i+0x142>
 800fdb0:	6923      	ldr	r3, [r4, #16]
 800fdb2:	6861      	ldr	r1, [r4, #4]
 800fdb4:	4299      	cmp	r1, r3
 800fdb6:	bfde      	ittt	le
 800fdb8:	2330      	movle	r3, #48	@ 0x30
 800fdba:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fdbe:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800fdc2:	1b92      	subs	r2, r2, r6
 800fdc4:	6122      	str	r2, [r4, #16]
 800fdc6:	f8cd a000 	str.w	sl, [sp]
 800fdca:	464b      	mov	r3, r9
 800fdcc:	aa03      	add	r2, sp, #12
 800fdce:	4621      	mov	r1, r4
 800fdd0:	4640      	mov	r0, r8
 800fdd2:	f7ff fee7 	bl	800fba4 <_printf_common>
 800fdd6:	3001      	adds	r0, #1
 800fdd8:	d14a      	bne.n	800fe70 <_printf_i+0x1f0>
 800fdda:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fdde:	b004      	add	sp, #16
 800fde0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fde4:	6823      	ldr	r3, [r4, #0]
 800fde6:	f043 0320 	orr.w	r3, r3, #32
 800fdea:	6023      	str	r3, [r4, #0]
 800fdec:	4832      	ldr	r0, [pc, #200]	@ (800feb8 <_printf_i+0x238>)
 800fdee:	2778      	movs	r7, #120	@ 0x78
 800fdf0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fdf4:	6823      	ldr	r3, [r4, #0]
 800fdf6:	6831      	ldr	r1, [r6, #0]
 800fdf8:	061f      	lsls	r7, r3, #24
 800fdfa:	f851 5b04 	ldr.w	r5, [r1], #4
 800fdfe:	d402      	bmi.n	800fe06 <_printf_i+0x186>
 800fe00:	065f      	lsls	r7, r3, #25
 800fe02:	bf48      	it	mi
 800fe04:	b2ad      	uxthmi	r5, r5
 800fe06:	6031      	str	r1, [r6, #0]
 800fe08:	07d9      	lsls	r1, r3, #31
 800fe0a:	bf44      	itt	mi
 800fe0c:	f043 0320 	orrmi.w	r3, r3, #32
 800fe10:	6023      	strmi	r3, [r4, #0]
 800fe12:	b11d      	cbz	r5, 800fe1c <_printf_i+0x19c>
 800fe14:	2310      	movs	r3, #16
 800fe16:	e7ad      	b.n	800fd74 <_printf_i+0xf4>
 800fe18:	4826      	ldr	r0, [pc, #152]	@ (800feb4 <_printf_i+0x234>)
 800fe1a:	e7e9      	b.n	800fdf0 <_printf_i+0x170>
 800fe1c:	6823      	ldr	r3, [r4, #0]
 800fe1e:	f023 0320 	bic.w	r3, r3, #32
 800fe22:	6023      	str	r3, [r4, #0]
 800fe24:	e7f6      	b.n	800fe14 <_printf_i+0x194>
 800fe26:	4616      	mov	r6, r2
 800fe28:	e7bd      	b.n	800fda6 <_printf_i+0x126>
 800fe2a:	6833      	ldr	r3, [r6, #0]
 800fe2c:	6825      	ldr	r5, [r4, #0]
 800fe2e:	6961      	ldr	r1, [r4, #20]
 800fe30:	1d18      	adds	r0, r3, #4
 800fe32:	6030      	str	r0, [r6, #0]
 800fe34:	062e      	lsls	r6, r5, #24
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	d501      	bpl.n	800fe3e <_printf_i+0x1be>
 800fe3a:	6019      	str	r1, [r3, #0]
 800fe3c:	e002      	b.n	800fe44 <_printf_i+0x1c4>
 800fe3e:	0668      	lsls	r0, r5, #25
 800fe40:	d5fb      	bpl.n	800fe3a <_printf_i+0x1ba>
 800fe42:	8019      	strh	r1, [r3, #0]
 800fe44:	2300      	movs	r3, #0
 800fe46:	6123      	str	r3, [r4, #16]
 800fe48:	4616      	mov	r6, r2
 800fe4a:	e7bc      	b.n	800fdc6 <_printf_i+0x146>
 800fe4c:	6833      	ldr	r3, [r6, #0]
 800fe4e:	1d1a      	adds	r2, r3, #4
 800fe50:	6032      	str	r2, [r6, #0]
 800fe52:	681e      	ldr	r6, [r3, #0]
 800fe54:	6862      	ldr	r2, [r4, #4]
 800fe56:	2100      	movs	r1, #0
 800fe58:	4630      	mov	r0, r6
 800fe5a:	f7f0 f9c9 	bl	80001f0 <memchr>
 800fe5e:	b108      	cbz	r0, 800fe64 <_printf_i+0x1e4>
 800fe60:	1b80      	subs	r0, r0, r6
 800fe62:	6060      	str	r0, [r4, #4]
 800fe64:	6863      	ldr	r3, [r4, #4]
 800fe66:	6123      	str	r3, [r4, #16]
 800fe68:	2300      	movs	r3, #0
 800fe6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fe6e:	e7aa      	b.n	800fdc6 <_printf_i+0x146>
 800fe70:	6923      	ldr	r3, [r4, #16]
 800fe72:	4632      	mov	r2, r6
 800fe74:	4649      	mov	r1, r9
 800fe76:	4640      	mov	r0, r8
 800fe78:	47d0      	blx	sl
 800fe7a:	3001      	adds	r0, #1
 800fe7c:	d0ad      	beq.n	800fdda <_printf_i+0x15a>
 800fe7e:	6823      	ldr	r3, [r4, #0]
 800fe80:	079b      	lsls	r3, r3, #30
 800fe82:	d413      	bmi.n	800feac <_printf_i+0x22c>
 800fe84:	68e0      	ldr	r0, [r4, #12]
 800fe86:	9b03      	ldr	r3, [sp, #12]
 800fe88:	4298      	cmp	r0, r3
 800fe8a:	bfb8      	it	lt
 800fe8c:	4618      	movlt	r0, r3
 800fe8e:	e7a6      	b.n	800fdde <_printf_i+0x15e>
 800fe90:	2301      	movs	r3, #1
 800fe92:	4632      	mov	r2, r6
 800fe94:	4649      	mov	r1, r9
 800fe96:	4640      	mov	r0, r8
 800fe98:	47d0      	blx	sl
 800fe9a:	3001      	adds	r0, #1
 800fe9c:	d09d      	beq.n	800fdda <_printf_i+0x15a>
 800fe9e:	3501      	adds	r5, #1
 800fea0:	68e3      	ldr	r3, [r4, #12]
 800fea2:	9903      	ldr	r1, [sp, #12]
 800fea4:	1a5b      	subs	r3, r3, r1
 800fea6:	42ab      	cmp	r3, r5
 800fea8:	dcf2      	bgt.n	800fe90 <_printf_i+0x210>
 800feaa:	e7eb      	b.n	800fe84 <_printf_i+0x204>
 800feac:	2500      	movs	r5, #0
 800feae:	f104 0619 	add.w	r6, r4, #25
 800feb2:	e7f5      	b.n	800fea0 <_printf_i+0x220>
 800feb4:	08017b8a 	.word	0x08017b8a
 800feb8:	08017b9b 	.word	0x08017b9b

0800febc <memmove>:
 800febc:	4288      	cmp	r0, r1
 800febe:	b510      	push	{r4, lr}
 800fec0:	eb01 0402 	add.w	r4, r1, r2
 800fec4:	d902      	bls.n	800fecc <memmove+0x10>
 800fec6:	4284      	cmp	r4, r0
 800fec8:	4623      	mov	r3, r4
 800feca:	d807      	bhi.n	800fedc <memmove+0x20>
 800fecc:	1e43      	subs	r3, r0, #1
 800fece:	42a1      	cmp	r1, r4
 800fed0:	d008      	beq.n	800fee4 <memmove+0x28>
 800fed2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fed6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800feda:	e7f8      	b.n	800fece <memmove+0x12>
 800fedc:	4402      	add	r2, r0
 800fede:	4601      	mov	r1, r0
 800fee0:	428a      	cmp	r2, r1
 800fee2:	d100      	bne.n	800fee6 <memmove+0x2a>
 800fee4:	bd10      	pop	{r4, pc}
 800fee6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800feea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800feee:	e7f7      	b.n	800fee0 <memmove+0x24>

0800fef0 <_realloc_r>:
 800fef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fef4:	4607      	mov	r7, r0
 800fef6:	4614      	mov	r4, r2
 800fef8:	460d      	mov	r5, r1
 800fefa:	b921      	cbnz	r1, 800ff06 <_realloc_r+0x16>
 800fefc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ff00:	4611      	mov	r1, r2
 800ff02:	f7ff bae7 	b.w	800f4d4 <_malloc_r>
 800ff06:	b92a      	cbnz	r2, 800ff14 <_realloc_r+0x24>
 800ff08:	f7ff fcaa 	bl	800f860 <_free_r>
 800ff0c:	4625      	mov	r5, r4
 800ff0e:	4628      	mov	r0, r5
 800ff10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff14:	f000 f81a 	bl	800ff4c <_malloc_usable_size_r>
 800ff18:	4284      	cmp	r4, r0
 800ff1a:	4606      	mov	r6, r0
 800ff1c:	d802      	bhi.n	800ff24 <_realloc_r+0x34>
 800ff1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ff22:	d8f4      	bhi.n	800ff0e <_realloc_r+0x1e>
 800ff24:	4621      	mov	r1, r4
 800ff26:	4638      	mov	r0, r7
 800ff28:	f7ff fad4 	bl	800f4d4 <_malloc_r>
 800ff2c:	4680      	mov	r8, r0
 800ff2e:	b908      	cbnz	r0, 800ff34 <_realloc_r+0x44>
 800ff30:	4645      	mov	r5, r8
 800ff32:	e7ec      	b.n	800ff0e <_realloc_r+0x1e>
 800ff34:	42b4      	cmp	r4, r6
 800ff36:	4622      	mov	r2, r4
 800ff38:	4629      	mov	r1, r5
 800ff3a:	bf28      	it	cs
 800ff3c:	4632      	movcs	r2, r6
 800ff3e:	f7ff fc81 	bl	800f844 <memcpy>
 800ff42:	4629      	mov	r1, r5
 800ff44:	4638      	mov	r0, r7
 800ff46:	f7ff fc8b 	bl	800f860 <_free_r>
 800ff4a:	e7f1      	b.n	800ff30 <_realloc_r+0x40>

0800ff4c <_malloc_usable_size_r>:
 800ff4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff50:	1f18      	subs	r0, r3, #4
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	bfbc      	itt	lt
 800ff56:	580b      	ldrlt	r3, [r1, r0]
 800ff58:	18c0      	addlt	r0, r0, r3
 800ff5a:	4770      	bx	lr

0800ff5c <_init>:
 800ff5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff5e:	bf00      	nop
 800ff60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff62:	bc08      	pop	{r3}
 800ff64:	469e      	mov	lr, r3
 800ff66:	4770      	bx	lr

0800ff68 <_fini>:
 800ff68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff6a:	bf00      	nop
 800ff6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff6e:	bc08      	pop	{r3}
 800ff70:	469e      	mov	lr, r3
 800ff72:	4770      	bx	lr
