# Single-Cycle-CPU-Implementation
Design a CPU integrated with memory management, including cache, to accommodate both instruction and data memory, tailored to support a custom Instruction Set Architecture. The design is primarily implemented using Verilog HDL.
