TimeQuest Timing Analyzer report for QAM_Project
Thu May 05 19:34:06 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Summary
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 37. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Fast 1200mV 0C Model Metastability Summary
 42. Multicorner Timing Analysis Summary
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; QAM_Project                                        ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX150DF31C7                                    ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; qam_top.sdc   ; OK     ; Thu May 05 19:34:03 2016 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 92.11 MHz ; 92.11 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; CLOCK_50 ; 8.047 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.321 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 9.701 ; 0.000                          ;
+----------+-------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.047  ; Signal_Generator:SIG_GEN|q[0]        ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.265      ; 2.256      ;
; 8.317  ; Signal_Generator:SIG_GEN|i[2]        ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.264      ; 1.985      ;
; 8.587  ; Signal_Generator:SIG_GEN|i[0]        ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.264      ; 1.715      ;
; 8.826  ; Signal_Generator:SIG_GEN|signal[17]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.265      ; 1.477      ;
; 8.834  ; Signal_Generator:SIG_GEN|signal[15]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.265      ; 1.469      ;
; 8.842  ; Signal_Generator:SIG_GEN|signal[8]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.265      ; 1.461      ;
; 8.870  ; Signal_Generator:SIG_GEN|signal[16]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.265      ; 1.433      ;
; 8.888  ; Signal_Generator:SIG_GEN|signal[18]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.270      ; 1.420      ;
; 8.895  ; Signal_Generator:SIG_GEN|signal[7]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.265      ; 1.408      ;
; 8.903  ; Signal_Generator:SIG_GEN|signal[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.270      ; 1.405      ;
; 8.905  ; Signal_Generator:SIG_GEN|signal[10]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.265      ; 1.398      ;
; 8.914  ; Signal_Generator:SIG_GEN|signal[0]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.270      ; 1.394      ;
; 8.932  ; Signal_Generator:SIG_GEN|signal[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.270      ; 1.376      ;
; 8.933  ; Signal_Generator:SIG_GEN|signal[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.265      ; 1.370      ;
; 9.143  ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.765     ;
; 9.183  ; Signal_Generator:SIG_GEN|signal[13]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.269      ; 1.124      ;
; 9.194  ; Signal_Generator:SIG_GEN|signal[14]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.269      ; 1.113      ;
; 9.202  ; Signal_Generator:SIG_GEN|signal[5]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.270      ; 1.106      ;
; 9.218  ; Signal_Generator:SIG_GEN|signal[4]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.270      ; 1.090      ;
; 9.228  ; Signal_Generator:SIG_GEN|signal[12]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.269      ; 1.079      ;
; 9.231  ; Signal_Generator:SIG_GEN|signal[3]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.270      ; 1.077      ;
; 9.247  ; Signal_Generator:SIG_GEN|signal[11]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.269      ; 1.060      ;
; 9.248  ; Signal_Generator:SIG_GEN|signal[6]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.270      ; 1.060      ;
; 9.275  ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.633     ;
; 9.294  ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.614     ;
; 9.298  ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.610     ;
; 9.313  ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.595     ;
; 9.315  ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.593     ;
; 9.325  ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.583     ;
; 9.339  ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.569     ;
; 9.366  ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.542     ;
; 9.406  ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.502     ;
; 9.407  ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.501     ;
; 9.426  ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.482     ;
; 9.430  ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.478     ;
; 9.445  ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.463     ;
; 9.447  ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.461     ;
; 9.449  ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.459     ;
; 9.457  ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.451     ;
; 9.466  ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.442     ;
; 9.471  ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.437     ;
; 9.498  ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.410     ;
; 9.538  ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.370     ;
; 9.539  ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.369     ;
; 9.551  ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 10.325     ;
; 9.557  ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.351     ;
; 9.558  ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.350     ;
; 9.562  ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.346     ;
; 9.577  ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.331     ;
; 9.579  ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.329     ;
; 9.581  ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.327     ;
; 9.589  ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.319     ;
; 9.598  ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.310     ;
; 9.603  ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.305     ;
; 9.630  ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.278     ;
; 9.670  ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.238     ;
; 9.671  ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.237     ;
; 9.683  ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 10.193     ;
; 9.689  ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.219     ;
; 9.690  ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.218     ;
; 9.694  ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.214     ;
; 9.702  ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 10.174     ;
; 9.706  ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.202     ;
; 9.711  ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.197     ;
; 9.713  ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.195     ;
; 9.721  ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.187     ;
; 9.730  ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.178     ;
; 9.735  ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.173     ;
; 9.783  ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.125     ;
; 9.802  ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.106     ;
; 9.803  ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.105     ;
; 9.811  ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.097     ;
; 9.815  ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 10.061     ;
; 9.821  ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.087     ;
; 9.822  ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.086     ;
; 9.826  ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.082     ;
; 9.834  ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 10.042     ;
; 9.836  ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.072     ;
; 9.838  ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.070     ;
; 9.843  ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.065     ;
; 9.845  ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.063     ;
; 9.857  ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.051     ;
; 9.862  ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.046     ;
; 9.892  ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.016     ;
; 9.906  ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 10.002     ;
; 9.934  ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.974      ;
; 9.943  ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.965      ;
; 9.947  ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 9.929      ;
; 9.951  ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.957      ;
; 9.953  ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.955      ;
; 9.958  ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.950      ;
; 9.962  ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.946      ;
; 9.966  ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 9.910      ;
; 9.969  ; Signal_Generator:SIG_GEN|cosaddr[7]  ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 9.938      ;
; 9.970  ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.938      ;
; 9.975  ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.933      ;
; 9.977  ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.931      ;
; 9.989  ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.919      ;
; 9.994  ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.914      ;
; 10.004 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 9.904      ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                       ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.321 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.009      ;
; 0.323 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.049      ;
; 0.329 ; OScilloscope:osc_instance|index[0]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 1.014      ;
; 0.331 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.057      ;
; 0.341 ; OScilloscope:osc_instance|index[8]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.029      ;
; 0.343 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.031      ;
; 0.350 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.038      ;
; 0.350 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 1.037      ;
; 0.351 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.076      ;
; 0.353 ; OScilloscope:osc_instance|index[10]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.041      ;
; 0.362 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.088      ;
; 0.367 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.092      ;
; 0.368 ; OScilloscope:osc_instance|index[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.056      ;
; 0.374 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.100      ;
; 0.378 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 1.065      ;
; 0.390 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.116      ;
; 0.395 ; OScilloscope:osc_instance|index[0]   ; OScilloscope:osc_instance|index[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.397 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|sineaddr[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.674      ;
; 0.404 ; OScilloscope:osc_instance|index[3]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.092      ;
; 0.427 ; Signal_Generator:SIG_GEN|bit_ctl[31] ; Signal_Generator:SIG_GEN|bit_ctl[31]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.704      ;
; 0.447 ; Signal_Generator:SIG_GEN|cosaddr[7]  ; Signal_Generator:SIG_GEN|cosaddr[7]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.724      ;
; 0.455 ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|sineaddr[7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.731      ;
; 0.614 ; OScilloscope:osc_instance|index[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.340      ;
; 0.619 ; OScilloscope:osc_instance|index[4]   ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.344      ;
; 0.623 ; OScilloscope:osc_instance|index[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.349      ;
; 0.625 ; OScilloscope:osc_instance|index[3]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.351      ;
; 0.627 ; Signal_Generator:SIG_GEN|timing[1]   ; Signal_Generator:SIG_GEN|timing[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.904      ;
; 0.627 ; Signal_Generator:SIG_GEN|timing[3]   ; Signal_Generator:SIG_GEN|timing[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.904      ;
; 0.628 ; Signal_Generator:SIG_GEN|timing[5]   ; Signal_Generator:SIG_GEN|timing[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; Signal_Generator:SIG_GEN|timing[7]   ; Signal_Generator:SIG_GEN|timing[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.905      ;
; 0.628 ; OScilloscope:osc_instance|index[7]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.316      ;
; 0.629 ; OScilloscope:osc_instance|index[5]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.355      ;
; 0.630 ; Signal_Generator:SIG_GEN|timing[2]   ; Signal_Generator:SIG_GEN|timing[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.907      ;
; 0.630 ; Signal_Generator:SIG_GEN|timing[6]   ; Signal_Generator:SIG_GEN|timing[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.907      ;
; 0.631 ; Signal_Generator:SIG_GEN|timing[4]   ; Signal_Generator:SIG_GEN|timing[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.908      ;
; 0.632 ; OScilloscope:osc_instance|index[8]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.320      ;
; 0.635 ; Signal_Generator:SIG_GEN|bit_ctl[5]  ; Signal_Generator:SIG_GEN|bit_ctl[5]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.912      ;
; 0.637 ; Signal_Generator:SIG_GEN|bit_ctl[4]  ; Signal_Generator:SIG_GEN|bit_ctl[4]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.914      ;
; 0.637 ; Signal_Generator:SIG_GEN|bit_ctl[25] ; Signal_Generator:SIG_GEN|bit_ctl[25]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.914      ;
; 0.637 ; OScilloscope:osc_instance|index[3]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.325      ;
; 0.638 ; OScilloscope:osc_instance|index[5]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.364      ;
; 0.639 ; Signal_Generator:SIG_GEN|bit_ctl[26] ; Signal_Generator:SIG_GEN|bit_ctl[26]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.916      ;
; 0.640 ; Signal_Generator:SIG_GEN|bit_ctl[6]  ; Signal_Generator:SIG_GEN|bit_ctl[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.917      ;
; 0.640 ; Signal_Generator:SIG_GEN|bit_ctl[24] ; Signal_Generator:SIG_GEN|bit_ctl[24]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.917      ;
; 0.643 ; OScilloscope:osc_instance|index[8]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.369      ;
; 0.644 ; OScilloscope:osc_instance|index[3]   ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.370      ;
; 0.645 ; OScilloscope:osc_instance|index[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 1.332      ;
; 0.646 ; OScilloscope:osc_instance|index[3]   ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.503      ; 1.371      ;
; 0.646 ; OScilloscope:osc_instance|index[3]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 1.333      ;
; 0.647 ; OScilloscope:osc_instance|index[10]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.373      ;
; 0.648 ; Signal_Generator:SIG_GEN|bit_ctl[3]  ; Signal_Generator:SIG_GEN|bit_ctl[3]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.925      ;
; 0.648 ; Signal_Generator:SIG_GEN|bit_ctl[17] ; Signal_Generator:SIG_GEN|bit_ctl[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.925      ;
; 0.648 ; Signal_Generator:SIG_GEN|timing[15]  ; Signal_Generator:SIG_GEN|timing[15]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.925      ;
; 0.649 ; Signal_Generator:SIG_GEN|bit_ctl[11] ; Signal_Generator:SIG_GEN|bit_ctl[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.926      ;
; 0.649 ; Signal_Generator:SIG_GEN|bit_ctl[13] ; Signal_Generator:SIG_GEN|bit_ctl[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.926      ;
; 0.649 ; Signal_Generator:SIG_GEN|bit_ctl[15] ; Signal_Generator:SIG_GEN|bit_ctl[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.926      ;
; 0.649 ; Signal_Generator:SIG_GEN|bit_ctl[19] ; Signal_Generator:SIG_GEN|bit_ctl[19]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.926      ;
; 0.649 ; Signal_Generator:SIG_GEN|timing[11]  ; Signal_Generator:SIG_GEN|timing[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.926      ;
; 0.649 ; Signal_Generator:SIG_GEN|timing[13]  ; Signal_Generator:SIG_GEN|timing[13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.926      ;
; 0.649 ; Signal_Generator:SIG_GEN|timing[17]  ; Signal_Generator:SIG_GEN|timing[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.926      ;
; 0.650 ; Signal_Generator:SIG_GEN|bit_ctl[7]  ; Signal_Generator:SIG_GEN|bit_ctl[7]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; Signal_Generator:SIG_GEN|bit_ctl[9]  ; Signal_Generator:SIG_GEN|bit_ctl[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; Signal_Generator:SIG_GEN|bit_ctl[21] ; Signal_Generator:SIG_GEN|bit_ctl[21]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; Signal_Generator:SIG_GEN|bit_ctl[29] ; Signal_Generator:SIG_GEN|bit_ctl[29]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; Signal_Generator:SIG_GEN|timing[9]   ; Signal_Generator:SIG_GEN|timing[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; Signal_Generator:SIG_GEN|timing[19]  ; Signal_Generator:SIG_GEN|timing[19]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; Signal_Generator:SIG_GEN|timing[21]  ; Signal_Generator:SIG_GEN|timing[21]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.650 ; Signal_Generator:SIG_GEN|timing[29]  ; Signal_Generator:SIG_GEN|timing[29]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.927      ;
; 0.651 ; Signal_Generator:SIG_GEN|bit_ctl[14] ; Signal_Generator:SIG_GEN|bit_ctl[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; Signal_Generator:SIG_GEN|bit_ctl[16] ; Signal_Generator:SIG_GEN|bit_ctl[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; Signal_Generator:SIG_GEN|bit_ctl[23] ; Signal_Generator:SIG_GEN|bit_ctl[23]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; Signal_Generator:SIG_GEN|bit_ctl[27] ; Signal_Generator:SIG_GEN|bit_ctl[27]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; Signal_Generator:SIG_GEN|timing[16]  ; Signal_Generator:SIG_GEN|timing[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; Signal_Generator:SIG_GEN|timing[23]  ; Signal_Generator:SIG_GEN|timing[23]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; Signal_Generator:SIG_GEN|timing[25]  ; Signal_Generator:SIG_GEN|timing[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.928      ;
; 0.651 ; Signal_Generator:SIG_GEN|timing[27]  ; Signal_Generator:SIG_GEN|timing[27]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.928      ;
; 0.652 ; Signal_Generator:SIG_GEN|bit_ctl[12] ; Signal_Generator:SIG_GEN|bit_ctl[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; Signal_Generator:SIG_GEN|bit_ctl[18] ; Signal_Generator:SIG_GEN|bit_ctl[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; Signal_Generator:SIG_GEN|bit_ctl[20] ; Signal_Generator:SIG_GEN|bit_ctl[20]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; Signal_Generator:SIG_GEN|bit_ctl[22] ; Signal_Generator:SIG_GEN|bit_ctl[22]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; Signal_Generator:SIG_GEN|bit_ctl[30] ; Signal_Generator:SIG_GEN|bit_ctl[30]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; Signal_Generator:SIG_GEN|timing[31]  ; Signal_Generator:SIG_GEN|timing[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; Signal_Generator:SIG_GEN|timing[12]  ; Signal_Generator:SIG_GEN|timing[12]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; Signal_Generator:SIG_GEN|timing[0]   ; Signal_Generator:SIG_GEN|timing[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; Signal_Generator:SIG_GEN|timing[10]  ; Signal_Generator:SIG_GEN|timing[10]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; Signal_Generator:SIG_GEN|timing[14]  ; Signal_Generator:SIG_GEN|timing[14]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; Signal_Generator:SIG_GEN|timing[18]  ; Signal_Generator:SIG_GEN|timing[18]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; Signal_Generator:SIG_GEN|timing[22]  ; Signal_Generator:SIG_GEN|timing[22]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.929      ;
; 0.652 ; OScilloscope:osc_instance|index[16]  ; OScilloscope:osc_instance|index[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.925      ;
; 0.653 ; Signal_Generator:SIG_GEN|bit_ctl[8]  ; Signal_Generator:SIG_GEN|bit_ctl[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; Signal_Generator:SIG_GEN|bit_ctl[10] ; Signal_Generator:SIG_GEN|bit_ctl[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; Signal_Generator:SIG_GEN|bit_ctl[28] ; Signal_Generator:SIG_GEN|bit_ctl[28]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; Signal_Generator:SIG_GEN|timing[8]   ; Signal_Generator:SIG_GEN|timing[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; Signal_Generator:SIG_GEN|timing[20]  ; Signal_Generator:SIG_GEN|timing[20]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; Signal_Generator:SIG_GEN|timing[28]  ; Signal_Generator:SIG_GEN|timing[28]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; Signal_Generator:SIG_GEN|timing[30]  ; Signal_Generator:SIG_GEN|timing[30]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.930      ;
; 0.653 ; OScilloscope:osc_instance|index[10]  ; OScilloscope:osc_instance|index[10]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.926      ;
; 0.653 ; OScilloscope:osc_instance|index[4]   ; OScilloscope:osc_instance|index[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.926      ;
; 0.653 ; OScilloscope:osc_instance|index[12]  ; OScilloscope:osc_instance|index[12]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.926      ;
; 0.653 ; OScilloscope:osc_instance|index[14]  ; OScilloscope:osc_instance|index[14]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.926      ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; OScilloscope:osc_instance|vga_clk_reg                                                                                   ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|cosaddr[6]                                                                                     ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|i[0]                                                                                           ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|i[2]                                                                                           ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|q[0]                                                                                           ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[10]                                                                                     ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[11]                                                                                     ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[12]                                                                                     ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[13]                                                                                     ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[14]                                                                                     ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[15]                                                                                     ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[16]                                                                                     ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[17]                                                                                     ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[18]                                                                                     ;
; 9.734 ; 9.954        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[9]                                                                                      ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|cosaddr[7]                                                                                     ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[0]                                                                                      ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[1]                                                                                      ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[2]                                                                                      ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[3]                                                                                      ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[4]                                                                                      ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[5]                                                                                      ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[6]                                                                                      ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[7]                                                                                      ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[8]                                                                                      ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[0]                                                                                    ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[1]                                                                                    ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[2]                                                                                    ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[3]                                                                                    ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[4]                                                                                    ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[5]                                                                                    ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[6]                                                                                    ;
; 9.735 ; 9.955        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[7]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[10]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[11]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[12]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[13]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[14]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[15]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[16]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[17]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[18]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[19]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[20]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[21]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[22]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[23]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[24]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[25]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[26]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[27]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[28]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[29]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[2]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[30]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[31]                                                                                    ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[3]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[4]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[5]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[6]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[7]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[8]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[9]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[0]                                                                                      ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[10]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[11]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[12]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[13]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[14]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[15]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[16]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[17]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[18]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[19]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[1]                                                                                      ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[20]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[21]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[22]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[23]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[24]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[25]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[26]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[27]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[28]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[29]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[2]                                                                                      ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[30]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[31]                                                                                     ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[3]                                                                                      ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[4]                                                                                      ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[5]                                                                                      ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[6]                                                                                      ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[7]                                                                                      ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[8]                                                                                      ;
; 9.736 ; 9.956        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[9]                                                                                      ;
; 9.757 ; 9.992        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.757 ; 9.992        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.757 ; 9.992        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.757 ; 9.992        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 9.757 ; 9.992        ; 0.235          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; VGA_CLK   ; CLOCK_50   ; 10.038 ; 10.040 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_CLK   ; CLOCK_50   ; 9.693 ; 9.697 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 101.11 MHz ; 101.11 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 8.212 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.315 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.728 ; 0.000                         ;
+----------+-------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                       ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.212  ; Signal_Generator:SIG_GEN|q[0]        ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.237      ; 2.055      ;
; 8.423  ; Signal_Generator:SIG_GEN|i[2]        ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.236      ; 1.843      ;
; 8.688  ; Signal_Generator:SIG_GEN|i[0]        ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.236      ; 1.578      ;
; 8.917  ; Signal_Generator:SIG_GEN|signal[17]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.237      ; 1.350      ;
; 8.928  ; Signal_Generator:SIG_GEN|signal[15]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.237      ; 1.339      ;
; 8.940  ; Signal_Generator:SIG_GEN|signal[8]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.236      ; 1.326      ;
; 8.957  ; Signal_Generator:SIG_GEN|signal[16]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.237      ; 1.310      ;
; 8.969  ; Signal_Generator:SIG_GEN|signal[18]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.239      ; 1.300      ;
; 8.979  ; Signal_Generator:SIG_GEN|signal[7]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.236      ; 1.287      ;
; 8.981  ; Signal_Generator:SIG_GEN|signal[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.238      ; 1.287      ;
; 8.990  ; Signal_Generator:SIG_GEN|signal[10]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.237      ; 1.277      ;
; 9.000  ; Signal_Generator:SIG_GEN|signal[0]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.238      ; 1.268      ;
; 9.008  ; Signal_Generator:SIG_GEN|signal[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.238      ; 1.260      ;
; 9.017  ; Signal_Generator:SIG_GEN|signal[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.237      ; 1.250      ;
; 9.245  ; Signal_Generator:SIG_GEN|signal[13]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.238      ; 1.023      ;
; 9.255  ; Signal_Generator:SIG_GEN|signal[14]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.238      ; 1.013      ;
; 9.259  ; Signal_Generator:SIG_GEN|signal[5]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.238      ; 1.009      ;
; 9.277  ; Signal_Generator:SIG_GEN|signal[4]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.238      ; 0.991      ;
; 9.285  ; Signal_Generator:SIG_GEN|signal[12]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.238      ; 0.983      ;
; 9.288  ; Signal_Generator:SIG_GEN|signal[3]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.238      ; 0.980      ;
; 9.302  ; Signal_Generator:SIG_GEN|signal[11]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.238      ; 0.966      ;
; 9.303  ; Signal_Generator:SIG_GEN|signal[6]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.238      ; 0.965      ;
; 10.110 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.807      ;
; 10.217 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.700      ;
; 10.226 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.691      ;
; 10.235 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.682      ;
; 10.249 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.668      ;
; 10.255 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.662      ;
; 10.319 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.598      ;
; 10.333 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.584      ;
; 10.333 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.584      ;
; 10.342 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.575      ;
; 10.351 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.566      ;
; 10.365 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.552      ;
; 10.371 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.546      ;
; 10.380 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.537      ;
; 10.385 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.532      ;
; 10.393 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.524      ;
; 10.394 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.523      ;
; 10.435 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.482      ;
; 10.448 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 9.439      ;
; 10.449 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.468      ;
; 10.449 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.468      ;
; 10.458 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.459      ;
; 10.467 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.450      ;
; 10.478 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.439      ;
; 10.481 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.436      ;
; 10.487 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.430      ;
; 10.496 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.421      ;
; 10.501 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.416      ;
; 10.509 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.408      ;
; 10.510 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.407      ;
; 10.551 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.366      ;
; 10.564 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 9.323      ;
; 10.565 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.352      ;
; 10.565 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.352      ;
; 10.574 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.343      ;
; 10.583 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.334      ;
; 10.591 ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 9.327      ;
; 10.593 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 9.294      ;
; 10.594 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.323      ;
; 10.597 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.320      ;
; 10.603 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.314      ;
; 10.612 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.305      ;
; 10.617 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.300      ;
; 10.625 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.292      ;
; 10.626 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.291      ;
; 10.667 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.250      ;
; 10.680 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 9.207      ;
; 10.681 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.236      ;
; 10.681 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.236      ;
; 10.691 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 9.227      ;
; 10.693 ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 9.225      ;
; 10.699 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.218      ;
; 10.700 ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.217      ;
; 10.707 ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 9.211      ;
; 10.709 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 9.178      ;
; 10.710 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.207      ;
; 10.713 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.204      ;
; 10.719 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.198      ;
; 10.728 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.189      ;
; 10.733 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.184      ;
; 10.742 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.175      ;
; 10.783 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.134      ;
; 10.796 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 9.091      ;
; 10.797 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.120      ;
; 10.798 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 9.120      ;
; 10.809 ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 9.109      ;
; 10.811 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.106      ;
; 10.816 ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.101      ;
; 10.816 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 9.102      ;
; 10.823 ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 9.095      ;
; 10.825 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 9.062      ;
; 10.826 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.091      ;
; 10.830 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 9.088      ;
; 10.834 ; Signal_Generator:SIG_GEN|cosaddr[7]  ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 9.082      ;
; 10.844 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.073      ;
; 10.845 ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.072      ;
; 10.858 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.059      ;
; 10.882 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 9.035      ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.315 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 0.939      ;
; 0.316 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 0.975      ;
; 0.327 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 0.986      ;
; 0.329 ; OScilloscope:osc_instance|index[0]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.420      ; 0.950      ;
; 0.332 ; OScilloscope:osc_instance|index[8]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 0.956      ;
; 0.334 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 0.958      ;
; 0.342 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.000      ;
; 0.343 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 0.967      ;
; 0.343 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 0.966      ;
; 0.345 ; OScilloscope:osc_instance|index[10]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 0.969      ;
; 0.347 ; OScilloscope:osc_instance|index[0]   ; OScilloscope:osc_instance|index[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.597      ;
; 0.354 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|sineaddr[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.608      ;
; 0.357 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.016      ;
; 0.358 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.016      ;
; 0.362 ; OScilloscope:osc_instance|index[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 0.986      ;
; 0.365 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.023      ;
; 0.370 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 0.993      ;
; 0.381 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.039      ;
; 0.384 ; Signal_Generator:SIG_GEN|bit_ctl[31] ; Signal_Generator:SIG_GEN|bit_ctl[31]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.637      ;
; 0.396 ; OScilloscope:osc_instance|index[3]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 1.020      ;
; 0.403 ; Signal_Generator:SIG_GEN|cosaddr[7]  ; Signal_Generator:SIG_GEN|cosaddr[7]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.656      ;
; 0.410 ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|sineaddr[7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.663      ;
; 0.572 ; Signal_Generator:SIG_GEN|timing[3]   ; Signal_Generator:SIG_GEN|timing[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.825      ;
; 0.573 ; Signal_Generator:SIG_GEN|timing[5]   ; Signal_Generator:SIG_GEN|timing[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.826      ;
; 0.574 ; Signal_Generator:SIG_GEN|timing[1]   ; Signal_Generator:SIG_GEN|timing[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; Signal_Generator:SIG_GEN|timing[6]   ; Signal_Generator:SIG_GEN|timing[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.827      ;
; 0.576 ; Signal_Generator:SIG_GEN|timing[7]   ; Signal_Generator:SIG_GEN|timing[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.829      ;
; 0.577 ; Signal_Generator:SIG_GEN|timing[2]   ; Signal_Generator:SIG_GEN|timing[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; Signal_Generator:SIG_GEN|timing[4]   ; Signal_Generator:SIG_GEN|timing[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.830      ;
; 0.580 ; Signal_Generator:SIG_GEN|bit_ctl[4]  ; Signal_Generator:SIG_GEN|bit_ctl[4]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.833      ;
; 0.583 ; Signal_Generator:SIG_GEN|bit_ctl[5]  ; Signal_Generator:SIG_GEN|bit_ctl[5]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.836      ;
; 0.583 ; Signal_Generator:SIG_GEN|bit_ctl[6]  ; Signal_Generator:SIG_GEN|bit_ctl[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.836      ;
; 0.584 ; Signal_Generator:SIG_GEN|bit_ctl[25] ; Signal_Generator:SIG_GEN|bit_ctl[25]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.837      ;
; 0.585 ; Signal_Generator:SIG_GEN|bit_ctl[26] ; Signal_Generator:SIG_GEN|bit_ctl[26]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.838      ;
; 0.586 ; Signal_Generator:SIG_GEN|bit_ctl[24] ; Signal_Generator:SIG_GEN|bit_ctl[24]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.839      ;
; 0.587 ; OScilloscope:osc_instance|index[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.246      ;
; 0.589 ; OScilloscope:osc_instance|index[4]   ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.247      ;
; 0.591 ; Signal_Generator:SIG_GEN|timing[15]  ; Signal_Generator:SIG_GEN|timing[15]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.844      ;
; 0.592 ; Signal_Generator:SIG_GEN|timing[13]  ; Signal_Generator:SIG_GEN|timing[13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.845      ;
; 0.593 ; Signal_Generator:SIG_GEN|bit_ctl[7]  ; Signal_Generator:SIG_GEN|bit_ctl[7]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; Signal_Generator:SIG_GEN|bit_ctl[14] ; Signal_Generator:SIG_GEN|bit_ctl[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; Signal_Generator:SIG_GEN|bit_ctl[16] ; Signal_Generator:SIG_GEN|bit_ctl[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; Signal_Generator:SIG_GEN|timing[11]  ; Signal_Generator:SIG_GEN|timing[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; Signal_Generator:SIG_GEN|timing[19]  ; Signal_Generator:SIG_GEN|timing[19]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; Signal_Generator:SIG_GEN|timing[21]  ; Signal_Generator:SIG_GEN|timing[21]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; Signal_Generator:SIG_GEN|timing[29]  ; Signal_Generator:SIG_GEN|timing[29]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.846      ;
; 0.594 ; Signal_Generator:SIG_GEN|bit_ctl[12] ; Signal_Generator:SIG_GEN|bit_ctl[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; Signal_Generator:SIG_GEN|bit_ctl[3]  ; Signal_Generator:SIG_GEN|bit_ctl[3]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; Signal_Generator:SIG_GEN|bit_ctl[15] ; Signal_Generator:SIG_GEN|bit_ctl[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; Signal_Generator:SIG_GEN|bit_ctl[17] ; Signal_Generator:SIG_GEN|bit_ctl[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; Signal_Generator:SIG_GEN|bit_ctl[20] ; Signal_Generator:SIG_GEN|bit_ctl[20]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; Signal_Generator:SIG_GEN|bit_ctl[22] ; Signal_Generator:SIG_GEN|bit_ctl[22]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; Signal_Generator:SIG_GEN|bit_ctl[23] ; Signal_Generator:SIG_GEN|bit_ctl[23]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; Signal_Generator:SIG_GEN|bit_ctl[30] ; Signal_Generator:SIG_GEN|bit_ctl[30]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; Signal_Generator:SIG_GEN|timing[31]  ; Signal_Generator:SIG_GEN|timing[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; Signal_Generator:SIG_GEN|timing[17]  ; Signal_Generator:SIG_GEN|timing[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; Signal_Generator:SIG_GEN|timing[22]  ; Signal_Generator:SIG_GEN|timing[22]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; Signal_Generator:SIG_GEN|timing[27]  ; Signal_Generator:SIG_GEN|timing[27]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.847      ;
; 0.595 ; Signal_Generator:SIG_GEN|bit_ctl[9]  ; Signal_Generator:SIG_GEN|bit_ctl[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; Signal_Generator:SIG_GEN|bit_ctl[11] ; Signal_Generator:SIG_GEN|bit_ctl[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; Signal_Generator:SIG_GEN|bit_ctl[13] ; Signal_Generator:SIG_GEN|bit_ctl[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; Signal_Generator:SIG_GEN|bit_ctl[19] ; Signal_Generator:SIG_GEN|bit_ctl[19]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; Signal_Generator:SIG_GEN|bit_ctl[28] ; Signal_Generator:SIG_GEN|bit_ctl[28]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; Signal_Generator:SIG_GEN|timing[9]   ; Signal_Generator:SIG_GEN|timing[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.848      ;
; 0.595 ; OScilloscope:osc_instance|index[3]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 1.254      ;
; 0.595 ; OScilloscope:osc_instance|index[15]  ; OScilloscope:osc_instance|index[15]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.845      ;
; 0.596 ; Signal_Generator:SIG_GEN|bit_ctl[18] ; Signal_Generator:SIG_GEN|bit_ctl[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; Signal_Generator:SIG_GEN|bit_ctl[21] ; Signal_Generator:SIG_GEN|bit_ctl[21]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; Signal_Generator:SIG_GEN|bit_ctl[27] ; Signal_Generator:SIG_GEN|bit_ctl[27]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; Signal_Generator:SIG_GEN|bit_ctl[29] ; Signal_Generator:SIG_GEN|bit_ctl[29]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; Signal_Generator:SIG_GEN|timing[14]  ; Signal_Generator:SIG_GEN|timing[14]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; Signal_Generator:SIG_GEN|timing[16]  ; Signal_Generator:SIG_GEN|timing[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; Signal_Generator:SIG_GEN|timing[23]  ; Signal_Generator:SIG_GEN|timing[23]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; Signal_Generator:SIG_GEN|timing[25]  ; Signal_Generator:SIG_GEN|timing[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.849      ;
; 0.596 ; OScilloscope:osc_instance|index[5]   ; OScilloscope:osc_instance|index[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.846      ;
; 0.596 ; OScilloscope:osc_instance|index[6]   ; OScilloscope:osc_instance|index[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.846      ;
; 0.596 ; OScilloscope:osc_instance|index[13]  ; OScilloscope:osc_instance|index[13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.846      ;
; 0.596 ; OScilloscope:osc_instance|index[22]  ; OScilloscope:osc_instance|index[22]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.846      ;
; 0.597 ; Signal_Generator:SIG_GEN|bit_ctl[8]  ; Signal_Generator:SIG_GEN|bit_ctl[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; Signal_Generator:SIG_GEN|bit_ctl[10] ; Signal_Generator:SIG_GEN|bit_ctl[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; Signal_Generator:SIG_GEN|timing[12]  ; Signal_Generator:SIG_GEN|timing[12]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; Signal_Generator:SIG_GEN|timing[0]   ; Signal_Generator:SIG_GEN|timing[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; Signal_Generator:SIG_GEN|timing[8]   ; Signal_Generator:SIG_GEN|timing[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; Signal_Generator:SIG_GEN|timing[10]  ; Signal_Generator:SIG_GEN|timing[10]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; Signal_Generator:SIG_GEN|timing[20]  ; Signal_Generator:SIG_GEN|timing[20]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; Signal_Generator:SIG_GEN|timing[18]  ; Signal_Generator:SIG_GEN|timing[18]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; Signal_Generator:SIG_GEN|timing[30]  ; Signal_Generator:SIG_GEN|timing[30]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.850      ;
; 0.597 ; OScilloscope:osc_instance|index[11]  ; OScilloscope:osc_instance|index[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.847      ;
; 0.597 ; OScilloscope:osc_instance|index[14]  ; OScilloscope:osc_instance|index[14]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.847      ;
; 0.597 ; OScilloscope:osc_instance|index[16]  ; OScilloscope:osc_instance|index[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.847      ;
; 0.597 ; OScilloscope:osc_instance|index[19]  ; OScilloscope:osc_instance|index[19]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.847      ;
; 0.597 ; OScilloscope:osc_instance|index[21]  ; OScilloscope:osc_instance|index[21]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.847      ;
; 0.597 ; OScilloscope:osc_instance|index[29]  ; OScilloscope:osc_instance|index[29]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.847      ;
; 0.598 ; Signal_Generator:SIG_GEN|timing[24]  ; Signal_Generator:SIG_GEN|timing[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.851      ;
; 0.598 ; Signal_Generator:SIG_GEN|timing[26]  ; Signal_Generator:SIG_GEN|timing[26]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.851      ;
; 0.598 ; Signal_Generator:SIG_GEN|timing[28]  ; Signal_Generator:SIG_GEN|timing[28]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.851      ;
; 0.598 ; OScilloscope:osc_instance|index[10]  ; OScilloscope:osc_instance|index[10]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.848      ;
; 0.598 ; OScilloscope:osc_instance|index[4]   ; OScilloscope:osc_instance|index[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.848      ;
; 0.598 ; OScilloscope:osc_instance|index[8]   ; OScilloscope:osc_instance|index[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.848      ;
; 0.598 ; OScilloscope:osc_instance|index[12]  ; OScilloscope:osc_instance|index[12]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.848      ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[10]                                                                                    ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[11]                                                                                    ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[12]                                                                                    ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[13]                                                                                    ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[14]                                                                                    ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[15]                                                                                    ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[16]                                                                                    ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[2]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[3]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[4]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[5]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[6]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[7]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[8]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[9]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[0]                                                                                      ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[10]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[11]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[12]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[13]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[14]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[15]                                                                                     ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[1]                                                                                      ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[2]                                                                                      ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[3]                                                                                      ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[4]                                                                                      ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[5]                                                                                      ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[6]                                                                                      ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[7]                                                                                      ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[8]                                                                                      ;
; 9.728 ; 9.946        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[9]                                                                                      ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[17]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[18]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[19]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[20]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[21]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[22]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[23]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[24]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[25]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[26]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[27]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[28]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[29]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[30]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[31]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|cosaddr[7]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[0]                                                                                      ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[1]                                                                                      ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[2]                                                                                      ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[3]                                                                                      ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[4]                                                                                      ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[5]                                                                                      ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[6]                                                                                      ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[7]                                                                                      ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[8]                                                                                      ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[0]                                                                                    ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[16]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[17]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[18]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[19]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[20]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[21]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[22]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[23]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[24]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[25]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[26]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[27]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[28]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[29]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[30]                                                                                     ;
; 9.729 ; 9.947        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[31]                                                                                     ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|cosaddr[6]                                                                                     ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|i[0]                                                                                           ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|i[2]                                                                                           ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|q[0]                                                                                           ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[10]                                                                                     ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[11]                                                                                     ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[12]                                                                                     ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[13]                                                                                     ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[14]                                                                                     ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[15]                                                                                     ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[16]                                                                                     ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[17]                                                                                     ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[18]                                                                                     ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[9]                                                                                      ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[1]                                                                                    ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[2]                                                                                    ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[3]                                                                                    ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[4]                                                                                    ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[5]                                                                                    ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[6]                                                                                    ;
; 9.730 ; 9.948        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[7]                                                                                    ;
; 9.760 ; 9.993        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.760 ; 9.993        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.761 ; 9.994        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.761 ; 9.994        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.761 ; 9.994        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.761 ; 9.994        ; 0.233          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_CLK   ; CLOCK_50   ; 9.036 ; 9.102 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_CLK   ; CLOCK_50   ; 8.717 ; 8.781 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 9.315 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.133 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 9.430 ; 0.000                         ;
+----------+-------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                       ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.315  ; Signal_Generator:SIG_GEN|q[0]        ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.475      ; 1.169      ;
; 9.402  ; Signal_Generator:SIG_GEN|i[2]        ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.475      ; 1.082      ;
; 9.548  ; Signal_Generator:SIG_GEN|i[0]        ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_datain_reg0       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.475      ; 0.936      ;
; 9.692  ; Signal_Generator:SIG_GEN|signal[17]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.476      ; 0.793      ;
; 9.698  ; Signal_Generator:SIG_GEN|signal[15]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.476      ; 0.787      ;
; 9.702  ; Signal_Generator:SIG_GEN|signal[8]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.475      ; 0.782      ;
; 9.715  ; Signal_Generator:SIG_GEN|signal[16]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.476      ; 0.770      ;
; 9.725  ; Signal_Generator:SIG_GEN|signal[18]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.473      ; 0.757      ;
; 9.731  ; Signal_Generator:SIG_GEN|signal[7]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.475      ; 0.753      ;
; 9.737  ; Signal_Generator:SIG_GEN|signal[10]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.476      ; 0.748      ;
; 9.738  ; Signal_Generator:SIG_GEN|signal[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.472      ; 0.743      ;
; 9.741  ; Signal_Generator:SIG_GEN|signal[0]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.472      ; 0.740      ;
; 9.751  ; Signal_Generator:SIG_GEN|signal[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.476      ; 0.734      ;
; 9.754  ; Signal_Generator:SIG_GEN|signal[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.472      ; 0.727      ;
; 9.897  ; Signal_Generator:SIG_GEN|signal[13]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.473      ; 0.585      ;
; 9.905  ; Signal_Generator:SIG_GEN|signal[14]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.473      ; 0.577      ;
; 9.907  ; Signal_Generator:SIG_GEN|signal[5]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.472      ; 0.574      ;
; 9.916  ; Signal_Generator:SIG_GEN|signal[4]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.472      ; 0.565      ;
; 9.923  ; Signal_Generator:SIG_GEN|signal[3]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.472      ; 0.558      ;
; 9.923  ; Signal_Generator:SIG_GEN|signal[12]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.473      ; 0.559      ;
; 9.932  ; Signal_Generator:SIG_GEN|signal[11]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.473      ; 0.550      ;
; 9.933  ; Signal_Generator:SIG_GEN|signal[6]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.472      ; 0.548      ;
; 14.521 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.418      ;
; 14.541 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.398      ;
; 14.584 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.355      ;
; 14.585 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.354      ;
; 14.589 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.350      ;
; 14.591 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.348      ;
; 14.605 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.334      ;
; 14.609 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.330      ;
; 14.612 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.327      ;
; 14.631 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.308      ;
; 14.652 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.287      ;
; 14.653 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.286      ;
; 14.657 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.282      ;
; 14.659 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.280      ;
; 14.673 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.266      ;
; 14.676 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.263      ;
; 14.677 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.262      ;
; 14.680 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.259      ;
; 14.695 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.244      ;
; 14.699 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.240      ;
; 14.720 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.219      ;
; 14.721 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.218      ;
; 14.725 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.214      ;
; 14.727 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.212      ;
; 14.741 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.198      ;
; 14.744 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.195      ;
; 14.745 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.194      ;
; 14.748 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.191      ;
; 14.763 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.176      ;
; 14.767 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.172      ;
; 14.787 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.133      ;
; 14.788 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.151      ;
; 14.795 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.144      ;
; 14.804 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.135      ;
; 14.811 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.128      ;
; 14.811 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.128      ;
; 14.812 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.127      ;
; 14.815 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.124      ;
; 14.816 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.123      ;
; 14.831 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.108      ;
; 14.831 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.108      ;
; 14.835 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.104      ;
; 14.835 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.104      ;
; 14.851 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.069      ;
; 14.855 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.065      ;
; 14.856 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.083      ;
; 14.863 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.076      ;
; 14.872 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.067      ;
; 14.879 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.060      ;
; 14.883 ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 5.057      ;
; 14.902 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.037      ;
; 14.906 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.033      ;
; 14.919 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 5.001      ;
; 14.921 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.018      ;
; 14.923 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.997      ;
; 14.924 ; Signal_Generator:SIG_GEN|sineaddr[3] ; Signal_Generator:SIG_GEN|signal[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.015      ;
; 14.925 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[10]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.014      ;
; 14.933 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.006      ;
; 14.940 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.999      ;
; 14.947 ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 4.993      ;
; 14.947 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.992      ;
; 14.951 ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 4.989      ;
; 14.953 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.986      ;
; 14.961 ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.978      ;
; 14.968 ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|signal[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.971      ;
; 14.968 ; Signal_Generator:SIG_GEN|sineaddr[4] ; Signal_Generator:SIG_GEN|signal[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.971      ;
; 14.980 ; Signal_Generator:SIG_GEN|cosaddr[7]  ; Signal_Generator:SIG_GEN|signal[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.959      ;
; 14.987 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.933      ;
; 14.988 ; Signal_Generator:SIG_GEN|sineaddr[5] ; Signal_Generator:SIG_GEN|signal[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.951      ;
; 14.991 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.929      ;
; 14.996 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.943      ;
; 15.000 ; Signal_Generator:SIG_GEN|sineaddr[1] ; Signal_Generator:SIG_GEN|signal[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.939      ;
; 15.008 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.931      ;
; 15.013 ; Signal_Generator:SIG_GEN|sineaddr[2] ; Signal_Generator:SIG_GEN|signal[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.926      ;
; 15.015 ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 4.925      ;
; 15.015 ; Signal_Generator:SIG_GEN|sineaddr[6] ; Signal_Generator:SIG_GEN|signal[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.924      ;
; 15.019 ; Signal_Generator:SIG_GEN|cosaddr[6]  ; Signal_Generator:SIG_GEN|signal[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 4.921      ;
; 15.029 ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|signal[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.910      ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.133 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.495      ;
; 0.143 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.505      ;
; 0.150 ; OScilloscope:osc_instance|index[0]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.480      ;
; 0.150 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.482      ;
; 0.156 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 0.517      ;
; 0.156 ; OScilloscope:osc_instance|index[8]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.489      ;
; 0.157 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.490      ;
; 0.158 ; OScilloscope:osc_instance|index[10]  ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.491      ;
; 0.158 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.520      ;
; 0.159 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.491      ;
; 0.161 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 0.522      ;
; 0.166 ; OScilloscope:osc_instance|index[2]   ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 0.527      ;
; 0.167 ; OScilloscope:osc_instance|index[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.500      ;
; 0.171 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 0.532      ;
; 0.171 ; OScilloscope:osc_instance|index[1]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.503      ;
; 0.174 ; OScilloscope:osc_instance|index[0]   ; OScilloscope:osc_instance|index[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.182 ; Signal_Generator:SIG_GEN|sineaddr[0] ; Signal_Generator:SIG_GEN|sineaddr[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; OScilloscope:osc_instance|index[3]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.515      ;
; 0.192 ; Signal_Generator:SIG_GEN|bit_ctl[31] ; Signal_Generator:SIG_GEN|bit_ctl[31]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.324      ;
; 0.202 ; Signal_Generator:SIG_GEN|cosaddr[7]  ; Signal_Generator:SIG_GEN|cosaddr[7]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.334      ;
; 0.207 ; Signal_Generator:SIG_GEN|sineaddr[7] ; Signal_Generator:SIG_GEN|sineaddr[7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.340      ;
; 0.284 ; Signal_Generator:SIG_GEN|timing[1]   ; Signal_Generator:SIG_GEN|timing[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.416      ;
; 0.284 ; OScilloscope:osc_instance|index[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.646      ;
; 0.285 ; Signal_Generator:SIG_GEN|timing[3]   ; Signal_Generator:SIG_GEN|timing[3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; Signal_Generator:SIG_GEN|timing[5]   ; Signal_Generator:SIG_GEN|timing[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; Signal_Generator:SIG_GEN|timing[7]   ; Signal_Generator:SIG_GEN|timing[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.417      ;
; 0.286 ; Signal_Generator:SIG_GEN|timing[2]   ; Signal_Generator:SIG_GEN|timing[2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; Signal_Generator:SIG_GEN|timing[4]   ; Signal_Generator:SIG_GEN|timing[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; Signal_Generator:SIG_GEN|timing[6]   ; Signal_Generator:SIG_GEN|timing[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.418      ;
; 0.288 ; OScilloscope:osc_instance|index[3]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.650      ;
; 0.290 ; Signal_Generator:SIG_GEN|bit_ctl[4]  ; Signal_Generator:SIG_GEN|bit_ctl[4]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.422      ;
; 0.290 ; Signal_Generator:SIG_GEN|bit_ctl[5]  ; Signal_Generator:SIG_GEN|bit_ctl[5]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.422      ;
; 0.290 ; Signal_Generator:SIG_GEN|bit_ctl[25] ; Signal_Generator:SIG_GEN|bit_ctl[25]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.422      ;
; 0.291 ; Signal_Generator:SIG_GEN|bit_ctl[24] ; Signal_Generator:SIG_GEN|bit_ctl[24]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.423      ;
; 0.291 ; Signal_Generator:SIG_GEN|bit_ctl[26] ; Signal_Generator:SIG_GEN|bit_ctl[26]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.423      ;
; 0.291 ; OScilloscope:osc_instance|index[4]   ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 0.652      ;
; 0.292 ; Signal_Generator:SIG_GEN|bit_ctl[6]  ; Signal_Generator:SIG_GEN|bit_ctl[6]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.424      ;
; 0.292 ; OScilloscope:osc_instance|index[5]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.654      ;
; 0.294 ; OScilloscope:osc_instance|index[16]  ; OScilloscope:osc_instance|index[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.428      ;
; 0.295 ; Signal_Generator:SIG_GEN|timing[31]  ; Signal_Generator:SIG_GEN|timing[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.428      ;
; 0.295 ; Signal_Generator:SIG_GEN|timing[15]  ; Signal_Generator:SIG_GEN|timing[15]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.295 ; Signal_Generator:SIG_GEN|timing[17]  ; Signal_Generator:SIG_GEN|timing[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.428      ;
; 0.295 ; OScilloscope:osc_instance|index[6]   ; OScilloscope:osc_instance|index[6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.428      ;
; 0.295 ; OScilloscope:osc_instance|index[8]   ; OScilloscope:osc_instance|index[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.428      ;
; 0.295 ; OScilloscope:osc_instance|index[14]  ; OScilloscope:osc_instance|index[14]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.428      ;
; 0.295 ; OScilloscope:osc_instance|index[15]  ; OScilloscope:osc_instance|index[15]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.428      ;
; 0.295 ; OScilloscope:osc_instance|index[17]  ; OScilloscope:osc_instance|index[17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; OScilloscope:osc_instance|index[18]  ; OScilloscope:osc_instance|index[18]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; OScilloscope:osc_instance|index[20]  ; OScilloscope:osc_instance|index[20]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; OScilloscope:osc_instance|index[22]  ; OScilloscope:osc_instance|index[22]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; OScilloscope:osc_instance|index[24]  ; OScilloscope:osc_instance|index[24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; OScilloscope:osc_instance|index[30]  ; OScilloscope:osc_instance|index[30]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; OScilloscope:osc_instance|index[31]  ; OScilloscope:osc_instance|index[31]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.429      ;
; 0.295 ; OScilloscope:osc_instance|index[9]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.657      ;
; 0.296 ; Signal_Generator:SIG_GEN|bit_ctl[3]  ; Signal_Generator:SIG_GEN|bit_ctl[3]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; Signal_Generator:SIG_GEN|bit_ctl[7]  ; Signal_Generator:SIG_GEN|bit_ctl[7]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; Signal_Generator:SIG_GEN|bit_ctl[9]  ; Signal_Generator:SIG_GEN|bit_ctl[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; Signal_Generator:SIG_GEN|bit_ctl[15] ; Signal_Generator:SIG_GEN|bit_ctl[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; Signal_Generator:SIG_GEN|bit_ctl[16] ; Signal_Generator:SIG_GEN|bit_ctl[16]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; Signal_Generator:SIG_GEN|bit_ctl[17] ; Signal_Generator:SIG_GEN|bit_ctl[17]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; Signal_Generator:SIG_GEN|timing[0]   ; Signal_Generator:SIG_GEN|timing[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; Signal_Generator:SIG_GEN|timing[13]  ; Signal_Generator:SIG_GEN|timing[13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; Signal_Generator:SIG_GEN|timing[16]  ; Signal_Generator:SIG_GEN|timing[16]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; Signal_Generator:SIG_GEN|timing[19]  ; Signal_Generator:SIG_GEN|timing[19]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; Signal_Generator:SIG_GEN|timing[21]  ; Signal_Generator:SIG_GEN|timing[21]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; Signal_Generator:SIG_GEN|timing[23]  ; Signal_Generator:SIG_GEN|timing[23]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; Signal_Generator:SIG_GEN|timing[25]  ; Signal_Generator:SIG_GEN|timing[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; Signal_Generator:SIG_GEN|timing[27]  ; Signal_Generator:SIG_GEN|timing[27]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; Signal_Generator:SIG_GEN|timing[29]  ; Signal_Generator:SIG_GEN|timing[29]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; OScilloscope:osc_instance|index[7]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.628      ;
; 0.296 ; OScilloscope:osc_instance|index[8]   ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.658      ;
; 0.296 ; OScilloscope:osc_instance|index[10]  ; OScilloscope:osc_instance|index[10]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; OScilloscope:osc_instance|index[28]  ; OScilloscope:osc_instance|index[28]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; OScilloscope:osc_instance|index[4]   ; OScilloscope:osc_instance|index[4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; OScilloscope:osc_instance|index[5]   ; OScilloscope:osc_instance|index[5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; OScilloscope:osc_instance|index[7]   ; OScilloscope:osc_instance|index[7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; OScilloscope:osc_instance|index[12]  ; OScilloscope:osc_instance|index[12]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; OScilloscope:osc_instance|index[13]  ; OScilloscope:osc_instance|index[13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; OScilloscope:osc_instance|index[19]  ; OScilloscope:osc_instance|index[19]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; OScilloscope:osc_instance|index[21]  ; OScilloscope:osc_instance|index[21]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; OScilloscope:osc_instance|index[23]  ; OScilloscope:osc_instance|index[23]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; OScilloscope:osc_instance|index[25]  ; OScilloscope:osc_instance|index[25]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; OScilloscope:osc_instance|index[26]  ; OScilloscope:osc_instance|index[26]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; OScilloscope:osc_instance|index[27]  ; OScilloscope:osc_instance|index[27]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; OScilloscope:osc_instance|index[29]  ; OScilloscope:osc_instance|index[29]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.430      ;
; 0.297 ; Signal_Generator:SIG_GEN|bit_ctl[8]  ; Signal_Generator:SIG_GEN|bit_ctl[8]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|bit_ctl[11] ; Signal_Generator:SIG_GEN|bit_ctl[11]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|bit_ctl[13] ; Signal_Generator:SIG_GEN|bit_ctl[13]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|bit_ctl[14] ; Signal_Generator:SIG_GEN|bit_ctl[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|bit_ctl[18] ; Signal_Generator:SIG_GEN|bit_ctl[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|bit_ctl[19] ; Signal_Generator:SIG_GEN|bit_ctl[19]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|bit_ctl[21] ; Signal_Generator:SIG_GEN|bit_ctl[21]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|bit_ctl[23] ; Signal_Generator:SIG_GEN|bit_ctl[23]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|timing[8]   ; Signal_Generator:SIG_GEN|timing[8]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|timing[9]   ; Signal_Generator:SIG_GEN|timing[9]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|timing[11]  ; Signal_Generator:SIG_GEN|timing[11]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|timing[14]  ; Signal_Generator:SIG_GEN|timing[14]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; Signal_Generator:SIG_GEN|timing[20]  ; Signal_Generator:SIG_GEN|timing[20]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; Signal_Generator:SIG_GEN|timing[18]  ; Signal_Generator:SIG_GEN|timing[18]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.430      ;
+-------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 9.430 ; 9.660        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.430 ; 9.660        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 9.430 ; 9.660        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.430 ; 9.660        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 9.430 ; 9.660        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 9.430 ; 9.660        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 9.431 ; 9.661        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 9.431 ; 9.661        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 9.433 ; 9.663        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.433 ; 9.663        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.433 ; 9.663        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.433 ; 9.663        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.433 ; 9.663        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.433 ; 9.663        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[10]                                                                                     ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[11]                                                                                     ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[12]                                                                                     ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[13]                                                                                     ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[14]                                                                                     ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[15]                                                                                     ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[1]                                                                                      ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[2]                                                                                      ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[3]                                                                                      ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[4]                                                                                      ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[5]                                                                                      ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[6]                                                                                      ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[7]                                                                                      ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[8]                                                                                      ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[9]                                                                                      ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[0]                                                                                      ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[16]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[17]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[18]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[19]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[20]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[21]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[22]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[23]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[24]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[25]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[26]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[27]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[28]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[29]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[30]                                                                                     ;
; 9.445 ; 9.661        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Fall       ; OScilloscope:osc_instance|index[31]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[10]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[11]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[12]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[13]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[14]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[15]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[16]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[17]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[18]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[19]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[20]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[21]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[22]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[23]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[24]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[25]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[26]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[27]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[28]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[29]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[2]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[30]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[31]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[3]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[4]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[5]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[6]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[7]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[8]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|bit_ctl[9]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|cosaddr[6]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|cosaddr[7]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|i[0]                                                                                           ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|i[2]                                                                                           ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|q[0]                                                                                           ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[10]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[11]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[12]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[13]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[14]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[15]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[16]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[17]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[18]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|signal[9]                                                                                      ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|sineaddr[0]                                                                                    ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[0]                                                                                      ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[10]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[11]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[12]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[13]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[14]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[15]                                                                                     ;
; 9.488 ; 9.672        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Signal_Generator:SIG_GEN|timing[1]                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_CLK   ; CLOCK_50   ; 5.546 ; 5.368 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_CLK   ; CLOCK_50   ; 5.352 ; 5.182 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 8.047 ; 0.133 ; N/A      ; N/A     ; 9.430               ;
;  CLOCK_50        ; 8.047 ; 0.133 ; N/A      ; N/A     ; 9.430               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; VGA_CLK   ; CLOCK_50   ; 10.038 ; 10.040 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_CLK   ; CLOCK_50   ; 5.352 ; 5.182 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; swi                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 478123   ; 0        ; 24       ; 1629     ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 478123   ; 0        ; 24       ; 1629     ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 98    ; 98   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu May 05 19:34:02 2016
Info: Command: quartus_sta QAM_Project -c QAM_Project
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'qam_top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: OScilloscope:osc_instance|vga_clk_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register OScilloscope:osc_instance|VGA_Controller:VGA_ins|v_cnt[0] is being clocked by OScilloscope:osc_instance|vga_clk_reg
Warning (332060): Node: OScilloscope:osc_instance|VGA_Controller:VGA_ins|VS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register OScilloscope:osc_instance|mov[0] is being clocked by OScilloscope:osc_instance|VGA_Controller:VGA_ins|VS
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.047               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.701               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: OScilloscope:osc_instance|vga_clk_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register OScilloscope:osc_instance|VGA_Controller:VGA_ins|v_cnt[0] is being clocked by OScilloscope:osc_instance|vga_clk_reg
Warning (332060): Node: OScilloscope:osc_instance|VGA_Controller:VGA_ins|VS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register OScilloscope:osc_instance|mov[0] is being clocked by OScilloscope:osc_instance|VGA_Controller:VGA_ins|VS
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.212
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.212               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.315               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.728               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: OScilloscope:osc_instance|vga_clk_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register OScilloscope:osc_instance|VGA_Controller:VGA_ins|v_cnt[0] is being clocked by OScilloscope:osc_instance|vga_clk_reg
Warning (332060): Node: OScilloscope:osc_instance|VGA_Controller:VGA_ins|VS was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register OScilloscope:osc_instance|mov[0] is being clocked by OScilloscope:osc_instance|VGA_Controller:VGA_ins|VS
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.315               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.133               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.430               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 786 megabytes
    Info: Processing ended: Thu May 05 19:34:05 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


