
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003674                       # Number of seconds simulated
sim_ticks                                  3674176575                       # Number of ticks simulated
final_tick                               533245520829                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 328161                       # Simulator instruction rate (inst/s)
host_op_rate                                   424838                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304318                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917296                       # Number of bytes of host memory used
host_seconds                                 12073.49                       # Real time elapsed on the host
sim_insts                                  3962045753                       # Number of instructions simulated
sim_ops                                    5129278848                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       732288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       542080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       388736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       534144                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2218880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       405504                       # Number of bytes written to this memory
system.physmem.bytes_written::total            405504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5721                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4235                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3037                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4173                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17335                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3168                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3168                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1498023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    199306698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1532860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    147537819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1323834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    105802210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1532860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    145377880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               603912184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1498023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1532860                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1323834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1532860                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5887578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         110365953                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              110365953                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         110365953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1498023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    199306698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1532860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    147537819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1323834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    105802210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1532860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    145377880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              714278137                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8810976                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3089416                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2536684                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206813                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1251757                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193633                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299425                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8819                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319330                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16808086                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3089416                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493058                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3599406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039590                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        815672                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632946                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91905                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8564042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.408709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4964636     57.97%     57.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355019      4.15%     62.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335628      3.92%     66.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315488      3.68%     69.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          262142      3.06%     72.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187988      2.20%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134535      1.57%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209023      2.44%     78.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1799583     21.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8564042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350633                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.907630                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476056                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       781960                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438902                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41345                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825776                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496847                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19980843                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10436                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825776                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658732                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         422223                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79370                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290782                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287156                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19378758                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          119                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156108                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80536                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26871095                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90274513                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90274513                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10075952                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3566                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1844                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           703187                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1901410                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014914                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23434                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       415053                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18055590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3458                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610437                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23483                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5722183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17493407                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          209                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8564042                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.706021                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839973                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3083061     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711983     19.99%     55.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1355583     15.83%     71.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816904      9.54%     81.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835273      9.75%     91.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379528      4.43%     95.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244184      2.85%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67468      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70058      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8564042                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64168     58.52%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21561     19.66%     78.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        23919     21.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12015902     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200460      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544344     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848137      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610437                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.658209                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109648                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007505                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37918044                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23781440                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14238620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720085                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45687                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       669052                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232947                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825776                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         334730                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16080                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18059049                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84227                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1901410                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014914                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1839                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11099                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1408                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122334                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238977                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14368894                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465574                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241540                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300324                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019057                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834750                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.630795                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14248980                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14238620                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203372                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24905686                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.616009                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369529                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239201                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5820708                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3249                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205955                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7738266                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.581646                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.110872                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3149773     40.70%     40.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048609     26.47%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849730     10.98%     78.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429598      5.55%     83.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451182      5.83%     89.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225919      2.92%     92.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155271      2.01%     94.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89083      1.15%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339101      4.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7738266                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239201                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014324                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757710                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009347                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240450                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339101                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25458918                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36946149                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5553                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 246934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239201                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.881097                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.881097                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.134949                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.134949                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64948991                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19483864                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18744753                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3238                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8810976                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3091950                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2693702                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202806                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1558236                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1494639                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217951                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6233                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3770745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17153116                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3091950                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1712590                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3636750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         942266                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        421910                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1853814                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96362                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8567609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.310593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.289723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4930859     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          649058      7.58%     65.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321995      3.76%     68.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236894      2.76%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197803      2.31%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170770      1.99%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59893      0.70%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          214585      2.50%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1785752     20.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8567609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350920                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.946790                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3905665                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       395509                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3513426                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17874                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        735131                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       342040                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3097                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19198109                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4737                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        735131                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4067962                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         190324                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46416                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3367417                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       160355                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18598364                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           55                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77718                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69062                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24660607                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84720433                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84720433                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16227635                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8432944                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2259                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1162                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           404961                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2830332                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       649212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8268                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       213605                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17503689                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2264                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14935147                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19596                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5014070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13682133                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8567609                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743211                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.856815                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3070399     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1826626     21.32%     57.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       929177     10.85%     68.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1078189     12.58%     80.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       807064      9.42%     90.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       517537      6.04%     96.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       221675      2.59%     98.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65927      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51015      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8567609                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63578     73.08%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13556     15.58%     88.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9860     11.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11734524     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119672      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1092      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2541371     17.02%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       538488      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14935147                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695062                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86994                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005825                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38544490                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22520131                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14425476                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15022141                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24518                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       787591                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168912                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        735131                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         113970                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8955                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17505953                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68798                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2830332                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       649212                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1155                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          112                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       103248                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       222307                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14615969                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2432342                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       319175                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2956941                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2189828                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            524599                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.658837                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14452250                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14425476                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8690212                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21469487                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.637217                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404770                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10868228                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12369312                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5136831                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2225                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200903                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7832478                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.579234                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.292449                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3661430     46.75%     46.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1670049     21.32%     68.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       905691     11.56%     79.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       331160      4.23%     83.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       285243      3.64%     87.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126901      1.62%     89.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       307454      3.93%     93.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82200      1.05%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       462350      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7832478                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10868228                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12369312                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2523034                       # Number of memory references committed
system.switch_cpus1.commit.loads              2042734                       # Number of loads committed
system.switch_cpus1.commit.membars               1108                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1933829                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10804647                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168906                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       462350                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24876167                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35748403                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 243367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10868228                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12369312                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10868228                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.810710                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.810710                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.233487                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.233487                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67647062                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18952446                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19776245                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2218                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8810976                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3201385                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2607325                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       216948                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1318175                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1249794                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338578                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9639                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3359544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17473024                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3201385                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1588372                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3874929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1112957                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        541078                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1646213                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88332                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8669590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.319092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4794661     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          401677      4.63%     59.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          400816      4.62%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          497979      5.74%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          154574      1.78%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          195463      2.25%     74.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163225      1.88%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          150732      1.74%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1910463     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8669590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363341                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.983097                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3523811                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       512706                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3704508                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34834                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        893724                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       542596                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20832497                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1806                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        893724                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3683022                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          70670                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       256853                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3578013                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       187301                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20118436                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        116477                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        50230                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28242544                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93743304                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93743304                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17560259                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10682263                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3769                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2018                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           514203                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1861972                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       966163                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9084                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       327780                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18911458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3780                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15242249                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31286                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6287990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18986521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          221                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8669590                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.758128                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907066                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3112190     35.90%     35.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1784738     20.59%     56.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1208199     13.94%     70.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       834128      9.62%     80.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       822679      9.49%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       398885      4.60%     94.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       377968      4.36%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60644      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70159      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8669590                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96428     76.16%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15709     12.41%     88.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14473     11.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12739801     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190726      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1742      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1510355      9.91%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       799625      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15242249                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.729916                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126610                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008307                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39311983                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25203360                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14816752                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15368859                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19001                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       715797                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238510                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        893724                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          46151                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5479                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18915242                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41549                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1861972                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       966163                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2005                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131106                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       253542                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14979538                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1409452                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       262710                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2183397                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2139411                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            773945                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.700100                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14834011                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14816752                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9621429                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27153273                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.681624                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354338                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10214460                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12591358                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6323920                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3559                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       218556                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7775866                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.619287                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.158134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3094940     39.80%     39.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2107990     27.11%     66.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       857242     11.02%     77.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       465690      5.99%     83.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       409920      5.27%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167632      2.16%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187736      2.41%     93.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       110170      1.42%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       374546      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7775866                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10214460                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12591358                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1873825                       # Number of memory references committed
system.switch_cpus2.commit.loads              1146172                       # Number of loads committed
system.switch_cpus2.commit.membars               1770                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1827251                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11334706                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       260240                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       374546                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26316416                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38725124                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 141386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10214460                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12591358                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10214460                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862598                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862598                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.159288                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.159288                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67241135                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20594680                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19243639                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3550                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8810976                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3115180                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2536522                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209081                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1292821                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1207882                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          329767                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9333                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3113538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17218703                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3115180                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1537649                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3792298                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1123246                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        719340                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1524134                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88264                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8535428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.496812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4743130     55.57%     55.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332544      3.90%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270303      3.17%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652283      7.64%     70.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          172842      2.02%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235197      2.76%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162411      1.90%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94203      1.10%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1872515     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8535428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.353557                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.954233                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3249790                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       705011                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3647440                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23247                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        909938                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530417                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20638432                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1629                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        909938                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3487894                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         124450                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       235827                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3427902                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       349412                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19907375                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          358                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139841                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27832298                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92957340                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92957340                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17102682                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10729588                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4267                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2595                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           976215                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1872303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972202                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19600                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       279679                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18800703                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14928093                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30884                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6458262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19875835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          867                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8535428                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748957                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897757                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3032961     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1824703     21.38%     56.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1153024     13.51%     70.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       878012     10.29%     80.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       768174      9.00%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396158      4.64%     94.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       341003      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67342      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74051      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8535428                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88460     69.37%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19576     15.35%     84.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19478     15.27%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12403334     83.09%     83.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208213      1.39%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1492427     10.00%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       822452      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14928093                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.694261                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127516                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008542                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38550011                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25263419                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14544832                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15055609                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        56659                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       739346                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          383                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       245772                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        909938                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          74417                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8664                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18804978                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42891                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1872303                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972202                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2574                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6856                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119282                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245661                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14691345                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397905                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       236745                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2198233                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2068666                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            800328                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.667391                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14554831                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14544832                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9459852                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26885395                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.650763                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351858                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10022381                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12318660                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6486392                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212567                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7625490                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.615458                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143114                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3002712     39.38%     39.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093413     27.45%     66.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       845990     11.09%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486804      6.38%     84.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386620      5.07%     89.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160605      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188574      2.47%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94270      1.24%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366502      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7625490                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10022381                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12318660                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859384                       # Number of memory references committed
system.switch_cpus3.commit.loads              1132954                       # Number of loads committed
system.switch_cpus3.commit.membars               1692                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1767061                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11102933                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251168                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366502                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26063871                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38520679                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 275548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10022381                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12318660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10022381                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.879130                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.879130                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.137488                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.137488                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66102731                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20082162                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19025550                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                          17473                       # number of replacements
system.l2.tagsinuse                       2046.893719                       # Cycle average of tags in use
system.l2.total_refs                            15511                       # Total number of references to valid blocks.
system.l2.sampled_refs                          19521                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.794580                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            33.474161                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.899907                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    634.808382                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.898004                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    432.102353                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      2.946149                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    317.879116                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.766911                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    447.559938                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             80.155574                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             29.822059                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             19.605313                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             36.975852                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016345                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001904                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.309965                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001903                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.210987                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001439                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.155214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001839                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.218535                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.039138                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.014562                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.009573                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.018055                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999460                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4668                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1461                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          939                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1404                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8477                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4020                       # number of Writeback hits
system.l2.Writeback_hits::total                  4020                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   142                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4707                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1473                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          980                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1454                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8619                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4707                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1473                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          980                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1454                       # number of overall hits
system.l2.overall_hits::total                    8619                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5712                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4224                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3037                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4170                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17312                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  24                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5721                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4236                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3037                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4173                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17336                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5721                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4236                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3037                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4173                       # number of overall misses
system.l2.overall_misses::total                 17336                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2053384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    287646756                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2082233                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    194426648                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1762708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    140958036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2098176                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    189223026                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       820250967                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       358487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       538035                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       100483                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        997005                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2053384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    288005243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2082233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    194964683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1762708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    140958036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2098176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    189323509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        821247972                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2053384                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    288005243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2082233                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    194964683                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1762708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    140958036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2098176                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    189323509                       # number of overall miss cycles
system.l2.overall_miss_latency::total       821247972                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5685                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3976                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               25789                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4020                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4020                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               166                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10428                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5709                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4017                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5627                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25955                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10428                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5709                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4017                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5627                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25955                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.550289                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.743008                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.763833                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.748116                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.671294                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.187500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.056604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.144578                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.548619                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.741986                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.756037                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.741603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667925                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.548619                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.741986                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.756037                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.741603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667925                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47753.116279                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50358.325630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47323.477273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46029.035985                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46387.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46413.577873                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47685.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45377.224460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47380.485617                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 39831.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 44836.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 33494.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 41541.875000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47753.116279                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50341.765950                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47323.477273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46025.656988                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46387.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46413.577873                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47685.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45368.681764                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47372.402630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47753.116279                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50341.765950                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47323.477273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46025.656988                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46387.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46413.577873                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47685.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45368.681764                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47372.402630                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3168                       # number of writebacks
system.l2.writebacks::total                      3168                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5712                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4223                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3037                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4170                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17311                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             24                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17335                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1809033                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    255142270                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1832336                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    170062725                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1546987                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    123497440                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1844338                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    165138785                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    720873914                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       305723                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       470414                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        82807                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       858944                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1809033                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    255447993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1832336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    170533139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1546987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    123497440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1844338                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    165221592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    721732858                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1809033                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    255447993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1832336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    170533139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1546987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    123497440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1844338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    165221592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    721732858                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.550289                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.742832                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.763833                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.748116                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.671255                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.187500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.056604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.144578                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.548619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.741811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.756037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.741603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.667887                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.548619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.741811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.756037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.741603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.667887                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42070.534884                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44667.764356                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        41644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40270.595548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40710.184211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40664.287125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41916.772727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39601.627098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41642.534458                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 33969.222222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 39201.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 27602.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 35789.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42070.534884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44650.933928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        41644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40267.565289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40710.184211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40664.287125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41916.772727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39593.000719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41634.430805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42070.534884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44650.933928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        41644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40267.565289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40710.184211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40664.287125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41916.772727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39593.000719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41634.430805                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.581214                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641583                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712207.834188                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.779370                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.801844                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065352                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861862                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927213                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632889                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632889                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632889                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632889                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632889                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632889                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2716263                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2716263                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2716263                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2716263                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2716263                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2716263                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632946                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632946                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632946                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632946                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47653.736842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47653.736842                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47653.736842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47653.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47653.736842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47653.736842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2153425                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2153425                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2153425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2153425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2153425                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2153425                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48941.477273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48941.477273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48941.477273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48941.477273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48941.477273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48941.477273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10428                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372244                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10684                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16320.876451                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.220587                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.779413                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899299                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100701                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127538                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127538                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778476                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778476                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1705                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1705                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1619                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906014                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906014                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906014                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906014                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38790                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38790                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          169                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38959                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38959                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38959                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38959                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1650176756                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1650176756                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4502786                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4502786                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1654679542                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1654679542                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1654679542                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1654679542                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166328                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166328                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944973                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944973                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944973                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944973                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.033258                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033258                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000217                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000217                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020031                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020031                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020031                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020031                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 42541.293014                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42541.293014                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 26643.704142                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26643.704142                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 42472.330963                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42472.330963                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 42472.330963                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42472.330963                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          896                       # number of writebacks
system.cpu0.dcache.writebacks::total              896                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28410                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28410                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          121                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          121                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28531                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28531                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10380                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10380                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10428                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10428                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    337834919                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    337834919                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       862793                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       862793                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    338697712                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    338697712                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    338697712                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    338697712                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 32546.716667                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32546.716667                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17974.854167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17974.854167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 32479.642501                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32479.642501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 32479.642501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32479.642501                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               556.255463                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913295073                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619317.505319                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.894754                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.360709                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065536                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825899                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891435                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1853764                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1853764                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1853764                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1853764                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1853764                       # number of overall hits
system.cpu1.icache.overall_hits::total        1853764                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2441808                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2441808                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2441808                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2441808                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2441808                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2441808                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1853814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1853814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1853814                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1853814                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1853814                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1853814                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48836.160000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48836.160000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48836.160000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48836.160000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48836.160000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48836.160000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2183102                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2183102                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2183102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2183102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2183102                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2183102                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47458.739130                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47458.739130                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47458.739130                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47458.739130                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47458.739130                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47458.739130                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5709                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206898764                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5965                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34685.459179                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.161692                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.838308                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.805319                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.194681                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2210118                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2210118                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       477939                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        477939                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1132                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1132                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1109                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1109                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2688057                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2688057                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2688057                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2688057                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20955                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20955                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21027                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21027                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21027                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21027                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1031492414                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1031492414                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3325262                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3325262                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1034817676                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1034817676                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1034817676                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1034817676                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2231073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2231073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       478011                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       478011                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2709084                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2709084                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2709084                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2709084                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009392                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009392                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007762                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007762                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007762                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007762                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49224.166738                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49224.166738                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 46184.194444                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46184.194444                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49213.757360                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49213.757360                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49213.757360                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49213.757360                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          600                       # number of writebacks
system.cpu1.dcache.writebacks::total              600                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        15270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        15270                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15318                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15318                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15318                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15318                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5685                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5685                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5709                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5709                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    213893500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    213893500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       802080                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       802080                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    214695580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    214695580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    214695580                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    214695580                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 37624.186456                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37624.186456                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        33420                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        33420                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 37606.512524                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 37606.512524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 37606.512524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 37606.512524                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               505.502808                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007978909                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1988124.080868                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.502808                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060101                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.810101                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1646161                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1646161                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1646161                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1646161                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1646161                       # number of overall hits
system.cpu2.icache.overall_hits::total        1646161                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2555943                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2555943                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2555943                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2555943                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2555943                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2555943                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1646213                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1646213                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1646213                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1646213                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1646213                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1646213                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49152.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49152.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49152.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49152.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49152.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49152.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1993036                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1993036                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1993036                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1993036                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1993036                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1993036                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51103.487179                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51103.487179                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51103.487179                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51103.487179                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51103.487179                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51103.487179                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4017                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148904613                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4273                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34847.791481                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.285146                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.714854                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.872208                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.127792                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1103323                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1103323                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       723837                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        723837                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1939                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1939                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1775                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1775                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1827160                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1827160                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1827160                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1827160                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9091                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9091                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          145                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          145                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9236                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9236                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9236                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9236                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    466672830                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    466672830                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5103772                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5103772                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    471776602                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    471776602                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    471776602                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    471776602                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1112414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1112414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       723982                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       723982                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1775                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1836396                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1836396                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1836396                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1836396                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008172                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008172                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000200                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000200                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005029                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005029                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005029                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005029                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 51333.497965                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51333.497965                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 35198.427586                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35198.427586                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 51080.186444                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51080.186444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 51080.186444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51080.186444                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          838                       # number of writebacks
system.cpu2.dcache.writebacks::total              838                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5115                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5115                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          104                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          104                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5219                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5219                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5219                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5219                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3976                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3976                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4017                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4017                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4017                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4017                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    158541742                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    158541742                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1112565                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1112565                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    159654307                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    159654307                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    159654307                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    159654307                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003574                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003574                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002187                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002187                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002187                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002187                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39874.683602                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39874.683602                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27135.731707                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27135.731707                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39744.661937                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39744.661937                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39744.661937                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39744.661937                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.676941                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004740741                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1935916.649326                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.676941                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063585                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823200                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1524077                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1524077                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1524077                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1524077                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1524077                       # number of overall hits
system.cpu3.icache.overall_hits::total        1524077                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2916798                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2916798                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2916798                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2916798                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2916798                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2916798                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1524134                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1524134                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1524134                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1524134                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1524134                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1524134                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51171.894737                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51171.894737                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51171.894737                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51171.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51171.894737                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51171.894737                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2294583                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2294583                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2294583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2294583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2294583                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2294583                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50990.733333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50990.733333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50990.733333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50990.733333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50990.733333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50990.733333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5627                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158200117                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5883                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26891.061873                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.710554                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.289446                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881682                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118318                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060505                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060505                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722397                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722397                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1914                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1914                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1782902                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1782902                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1782902                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1782902                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15485                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15485                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          458                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          458                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15943                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15943                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15943                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15943                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    807573870                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    807573870                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     19217843                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     19217843                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    826791713                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    826791713                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    826791713                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    826791713                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1075990                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1075990                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       722855                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       722855                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1798845                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1798845                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1798845                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1798845                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014391                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014391                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000634                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000634                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008863                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008863                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008863                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008863                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 52152.009687                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 52152.009687                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 41960.355895                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 41960.355895                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 51859.230571                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 51859.230571                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 51859.230571                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 51859.230571                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        38545                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        38545                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1686                       # number of writebacks
system.cpu3.dcache.writebacks::total             1686                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9911                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9911                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          405                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          405                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10316                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10316                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10316                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10316                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5574                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5574                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5627                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5627                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5627                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5627                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    213788000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    213788000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1119040                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1119040                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    214907040                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    214907040                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    214907040                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    214907040                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003128                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003128                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003128                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003128                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38354.503050                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38354.503050                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21113.962264                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21113.962264                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 38192.116581                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38192.116581                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 38192.116581                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 38192.116581                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
