Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Wed Aug  4 12:57:07 2021


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               DQS[0]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[1]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV
Required Period (ns):       12.500
Required Frequency (MHz):   80.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
Required Period (ns):       100.000
Required Frequency (MHz):   10.000
Worst Slack (ns):           94.765
Operating Conditions:       slow_lv_lt

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
Required Period (ns):       5.000
Required Frequency (MHz):   200.000
Worst Slack (ns):           0.888
Operating Conditions:       slow_lv_ht

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           13.467
Operating Conditions:       slow_lv_ht

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_PAD_P
Required Period (ns):       10.000
Required Frequency (MHz):   100.000
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0
Required Period (ns):       1.250
Required Frequency (MHz):   800.000
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain DQS[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[0]

----------------------------------------------------

Clock Domain DQS[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to DQS[1]

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160_INT/U0_RGB1:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[7]:EN
  Delay (ns):              4.898
  Slack (ns):             94.765
  Arrival (ns):           10.589
  Required (ns):         105.354
  Setup (ns):              0.127
  Minimum Period (ns):     5.235
  Operating Conditions: slow_lv_lt

Path 2
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[4]:EN
  Delay (ns):              4.897
  Slack (ns):             94.766
  Arrival (ns):           10.588
  Required (ns):         105.354
  Setup (ns):              0.127
  Minimum Period (ns):     5.234
  Operating Conditions: slow_lv_lt

Path 3
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[3]:EN
  Delay (ns):              4.898
  Slack (ns):             94.766
  Arrival (ns):           10.589
  Required (ns):         105.355
  Setup (ns):              0.127
  Minimum Period (ns):     5.234
  Operating Conditions: slow_lv_lt

Path 4
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[1]:EN
  Delay (ns):              4.898
  Slack (ns):             94.766
  Arrival (ns):           10.589
  Required (ns):         105.355
  Setup (ns):              0.127
  Minimum Period (ns):     5.234
  Operating Conditions: slow_lv_lt

Path 5
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_raddr[0]:EN
  Delay (ns):              4.898
  Slack (ns):             94.766
  Arrival (ns):           10.589
  Required (ns):         105.355
  Setup (ns):              0.127
  Minimum Period (ns):     5.234
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To: si5344a_config_0/cfg_mem_raddr[7]:EN
  data required time                                105.354
  data arrival time                          -       10.589
  slack                                              94.765
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.534          Clock generation
  3.534                        
               +     0.284          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.818                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.146          cell: ADLIB:ICB_CLKINT
  3.964                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.356          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.320                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.180          cell: ADLIB:GB
  4.500                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.396          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.896                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.061          cell: ADLIB:RGB
  4.957                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.734          net: PF_CCC_C0_0_OUT0_FABCLK_0
  5.691                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK (r)
               +     2.131          cell: ADLIB:RAM1K20_IP
  7.822                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_DOUT[3] (r)
               +     0.446          net: si5344a_config_0/cfg_mem_rdata[3]
  8.268                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_8:D (r)
               +     0.212          cell: ADLIB:CFG4
  8.480                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_8:Y (f)
               +     0.183          net: si5344a_config_0/m143_0_a2_8
  8.663                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_15:B (f)
               +     0.192          cell: ADLIB:CFG4
  8.855                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2_15:Y (f)
               +     0.186          net: si5344a_config_0/m143_0_a2_15
  9.041                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2:B (f)
               +     0.192          cell: ADLIB:CFG4
  9.233                        si5344a_config_0/cfg_state_ns_11_0_.m143_0_a2:Y (f)
               +     0.367          net: si5344a_config_0/N_264_mux
  9.600                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0:A (f)
               +     0.071          cell: ADLIB:CFG2
  9.671                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0:Y (f)
               +     0.126          net: si5344a_config_0/N_1649
  9.797                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNILN8F:A (f)
               +     0.071          cell: ADLIB:CFG2
  9.868                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNILN8F:Y (r)
               +     0.124          net: si5344a_config_0/N_1618_i
  9.992                        si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNIAH9J:A (r)
               +     0.079          cell: ADLIB:CFG2
  10.071                       si5344a_config_0/cfg_state_ns_11_0_.cfg_state_9_sqmuxa_i_a2_0_RNIAH9J:Y (r)
               +     0.518          net: si5344a_config_0/cfg_state_9_sqmuxa_i_a2_0_RNIAH9J
  10.589                       si5344a_config_0/cfg_mem_raddr[7]:EN (r)
                                    
  10.589                       data arrival time
  ________________________________________________________
  Data required time calculation
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.209          Clock generation
  103.209                      
               +     0.258          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  103.467                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.126          cell: ADLIB:ICB_CLKINT
  103.593                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.323          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  103.916                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.164          cell: ADLIB:GB
  104.080                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.358          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  104.438                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.053          cell: ADLIB:RGB
  104.491                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.499          net: PF_CCC_C0_0_OUT0_FABCLK_0
  104.990                      si5344a_config_0/cfg_mem_raddr[7]:CLK (r)
               +     0.491          
  105.481                      clock reconvergence pessimism
               -     0.127          Library setup time: ADLIB:SLE
  105.354                      si5344a_config_0/cfg_mem_raddr[7]:EN
                                    
  105.354                      data required time


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[23]:D
  Delay (ns):              2.303
  Arrival (ns):            2.303
  Setup (ns):              0.000
  External Setup (ns):    -0.961
  Operating Conditions: fast_hv_lt

Path 2
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[20]:D
  Delay (ns):              2.227
  Arrival (ns):            2.227
  Setup (ns):              0.000
  External Setup (ns):    -1.039
  Operating Conditions: fast_hv_lt

Path 3
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[11]:D
  Delay (ns):              2.207
  Arrival (ns):            2.207
  Setup (ns):              0.000
  External Setup (ns):    -1.058
  Operating Conditions: fast_hv_lt

Path 4
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[9]:D
  Delay (ns):              2.201
  Arrival (ns):            2.201
  Setup (ns):              0.000
  External Setup (ns):    -1.064
  Operating Conditions: fast_hv_lt

Path 5
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[4]:D
  Delay (ns):              2.137
  Arrival (ns):            2.137
  Setup (ns):              0.000
  External Setup (ns):    -1.114
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: I2C_SDA
  To: si5344a_config_0/i2c_state[23]:D
  data required time                                    N/C
  data arrival time                          -        2.303
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        I2C_SDA (f)
               +     0.943          cell: ADLIB:IOPAD_BI
  0.943                        BIBUF_0/U_IOPAD:Y (f)
               +     0.000          net: BIBUF_0/YIN
  0.943                        BIBUF_0/U_IOBI:YIN (f)
               +     0.137          cell: ADLIB:IOBI_IB_OB_EB
  1.080                        BIBUF_0/U_IOBI:Y (f)
               +     0.668          net: BIBUF_0_Y
  1.748                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_o2_0[23]:B (f)
               +     0.033          cell: ADLIB:CFG2
  1.781                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_o2_0[23]:Y (r)
               +     0.072          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_569
  1.853                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_a4[23]:C (r)
               +     0.061          cell: ADLIB:CFG3
  1.914                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_a4[23]:Y (r)
               +     0.209          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_648
  2.123                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_a4_0_2_0_RNIHDUU[23]:B (r)
               +     0.165          cell: ADLIB:CFG4
  2.288                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_i_a4_0_2_0_RNIHDUU[23]:Y (f)
               +     0.015          net: si5344a_config_0/N_542_i
  2.303                        si5344a_config_0/i2c_state[23]:D (f)
                                    
  2.303                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     2.057          Clock generation
  N/C                          
               +     0.160          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.087          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.223          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.114          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.257          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.328          net: PF_CCC_C0_0_OUT0_FABCLK_0
  N/C                          si5344a_config_0/i2c_state[23]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/i2c_state[23]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: si5344a_config_0/i2c_state[6]:CLK
  To:   I2C_SCL
  Delay (ns):              7.638
  Arrival (ns):           13.277
  Clock to Out (ns):      13.277
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/i2c_state[22]:CLK
  To:   I2C_SCL
  Delay (ns):              7.625
  Arrival (ns):           13.264
  Clock to Out (ns):      13.264
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/i2c_state[13]:CLK
  To:   I2C_SCL
  Delay (ns):              7.588
  Arrival (ns):           13.227
  Clock to Out (ns):      13.227
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/i2c_state[15]:CLK
  To:   I2C_SCL
  Delay (ns):              7.546
  Arrival (ns):           13.174
  Clock to Out (ns):      13.174
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/i2c_state[8]:CLK
  To:   I2C_SCL
  Delay (ns):              7.496
  Arrival (ns):           13.124
  Clock to Out (ns):      13.124
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/i2c_state[6]:CLK
  To: I2C_SCL
  data required time                                    N/C
  data arrival time                          -       13.277
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.561          Clock generation
  3.561                        
               +     0.281          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.842                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  3.992                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.375                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  4.548                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.427          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.975                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  5.034                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.605          net: PF_CCC_C0_0_OUT0_FABCLK_0
  5.639                        si5344a_config_0/i2c_state[6]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  5.840                        si5344a_config_0/i2c_state[6]:Q (r)
               +     0.431          net: si5344a_config_0/i2c_state_Z[6]
  6.271                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un1_rstn_3_i_0_a2_0:C (r)
               +     0.094          cell: ADLIB:CFG3
  6.365                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un1_rstn_3_i_0_a2_0:Y (f)
               +     0.323          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_95
  6.688                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_o3:C (f)
               +     0.085          cell: ADLIB:CFG3
  6.773                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_o3:Y (f)
               +     0.391          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1651
  7.164                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4_0:B (f)
               +     0.178          cell: ADLIB:CFG4
  7.342                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4_0:Y (f)
               +     0.147          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2_4
  7.489                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2:C (f)
               +     0.236          cell: ADLIB:CFG4
  7.725                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_a2:Y (f)
               +     0.305          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_1678
  8.030                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1:C (f)
               +     0.116          cell: ADLIB:CFG4
  8.146                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1:Y (f)
               +     0.071          net: si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0_1_Z
  8.217                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:A (f)
               +     0.071          cell: ADLIB:CFG4
  8.288                        si5344a_config_0/i2c_raddr_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un31_si5344a_scl_i_0:Y (f)
               +     0.118          net: si5344a_config_0_SI5344A_SCL
  8.406                        INV_2:A (f)
               +     0.123          cell: ADLIB:CFG1
  8.529                        INV_2:Y (r)
               +     1.299          net: INV_2_Y
  9.828                        BIBUF_1/U_IOBI:E (r)
               +     0.210          cell: ADLIB:IOBI_IB_OB_EB
  10.038                       BIBUF_1/U_IOBI:EOUT (r)
               +     0.000          net: BIBUF_1/EOUT
  10.038                       BIBUF_1/U_IOPAD:E (r)
               +     3.239          cell: ADLIB:IOPAD_BI
  13.277                       BIBUF_1/U_IOPAD:PAD (r)
                                    
  13.277                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.234          Clock generation
  N/C                          
                                    
  N/C                          I2C_SCL (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[3]:ALn
  Delay (ns):              2.327
  Slack (ns):             97.395
  Arrival (ns):            7.944
  Required (ns):         105.339
  Recovery (ns):           0.196
  Minimum Period (ns):     2.605
  Skew (ns):               0.082
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[2]:ALn
  Delay (ns):              2.327
  Slack (ns):             97.395
  Arrival (ns):            7.944
  Required (ns):         105.339
  Recovery (ns):           0.196
  Minimum Period (ns):     2.605
  Skew (ns):               0.082
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/dout[6]:ALn
  Delay (ns):              2.326
  Slack (ns):             97.395
  Arrival (ns):            7.943
  Required (ns):         105.338
  Recovery (ns):           0.196
  Minimum Period (ns):     2.605
  Skew (ns):               0.083
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/dout[5]:ALn
  Delay (ns):              2.326
  Slack (ns):             97.395
  Arrival (ns):            7.943
  Required (ns):         105.338
  Recovery (ns):           0.196
  Minimum Period (ns):     2.605
  Skew (ns):               0.083
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/RE_d1:ALn
  Delay (ns):              2.327
  Slack (ns):             97.395
  Arrival (ns):            7.944
  Required (ns):         105.339
  Recovery (ns):           0.196
  Minimum Period (ns):     2.605
  Skew (ns):               0.082
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[3]:ALn
  data required time                                105.339
  data arrival time                          -        7.944
  slack                                              97.395
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.561          Clock generation
  3.561                        
               +     0.281          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  3.842                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  3.992                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.383          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  4.375                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.173          cell: ADLIB:GB
  4.548                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.421          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  4.969                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  5.028                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.589          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  5.617                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK (r)
               +     0.209          cell: ADLIB:SLE
  5.826                        CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:Q (r)
               +     2.118          net: CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff
  7.944                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[3]:ALn (r)
                                    
  7.944                        data arrival time
  ________________________________________________________
  Data required time calculation
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  100.000                      PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0 (r)
               +     3.234          Clock generation
  103.234                      
               +     0.256          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0
  103.490                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  103.620                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y (r)
               +     0.348          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET
  103.968                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A (r)
               +     0.157          cell: ADLIB:GB
  104.125                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y (r)
               +     0.386          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y
  104.511                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  104.563                      PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y (f)
               +     0.543          net: PF_CCC_C0_0_OUT0_FABCLK_0
  105.106                      si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[3]:CLK (r)
               +     0.429          
  105.535                      clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  105.339                      si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk19.u_corefifo_fwft/middle_dout[3]:ALn
                                    
  105.339                      data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[0]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[9]:D
  Delay (ns):              3.122
  Arrival (ns):            5.186
  Setup (ns):              0.000
  Minimum Period (ns):     3.167
  Operating Conditions: slow_lv_ht

Path 2
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[0]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[8]:D
  Delay (ns):              3.092
  Arrival (ns):            5.156
  Setup (ns):              0.000
  Minimum Period (ns):     3.137
  Operating Conditions: slow_lv_ht

Path 3
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[0]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[7]:D
  Delay (ns):              3.042
  Arrival (ns):            5.106
  Setup (ns):              0.000
  Minimum Period (ns):     3.087
  Operating Conditions: slow_lv_ht

Path 4
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[0]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[6]:D
  Delay (ns):              3.029
  Arrival (ns):            5.093
  Setup (ns):              0.000
  Minimum Period (ns):     3.074
  Operating Conditions: slow_lv_ht

Path 5
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[0]:CLK
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[5]:D
  Delay (ns):              2.998
  Arrival (ns):            5.062
  Setup (ns):              0.000
  Minimum Period (ns):     3.042
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[0]:CLK
  To: ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[9]:D
  data required time                                    N/C
  data arrival time                          -        5.186
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.267          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  0.267                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.417                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.385          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  0.802                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.175          cell: ADLIB:GB
  0.977                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.420          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  1.397                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.456                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.608          net: PF_CCC_C0_0_OUT1_FABCLK_0
  2.064                        ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[0]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.265                        ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs[0]:Q (r)
               +     0.817          net: ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs_Z[0]
  3.082                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF9:A (r)
               +     0.053          cell: ADLIB:CFG4
  3.135                        ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF9:Y (r)
               +     0.328          net: ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF9_Z
  3.463                        ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_i_o2[1]:A (r)
               +     0.051          cell: ADLIB:CFG2
  3.514                        ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_i_o2[1]:Y (f)
               +     0.410          net: ident_coreinst/IICE_INST/b5_nUTGT/N_146
  3.924                        ident_coreinst/IICE_INST/b5_nUTGT/b8_nUT_TJfx_0_o3:C (f)
               +     0.050          cell: ADLIB:CFG4
  3.974                        ident_coreinst/IICE_INST/b5_nUTGT/b8_nUT_TJfx_0_o3:Y (r)
               +     0.415          net: ident_coreinst/IICE_INST/b5_nUTGT/b8_nUT_TJfx
  4.389                        ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT_RNIKTP3D[5]:D (r)
               +     0.247          cell: ADLIB:ARI1_CC
  4.636                        ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT_RNIKTP3D[5]:P (f)
               +     0.016          net: NET_CC_CONFIG11240
  4.652                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2_RNISOMA1[11]_CC_1:P[1] (f)
               +     0.445          cell: ADLIB:CC_CONFIG
  5.097                        ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_srsts_i_o2_RNISOMA1[11]_CC_1:CC[5] (r)
               +     0.000          net: NET_CC_CONFIG11259
  5.097                        ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_RNO[9]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  5.159                        ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s_RNO[9]:S (r)
               +     0.027          net: ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_s[9]
  5.186                        ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[9]:D (r)
                                    
  5.186                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.243          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.351          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.159          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.380          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.536          net: PF_CCC_C0_0_OUT1_FABCLK_0
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[9]:CLK (r)
               +     0.168          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b5_nUTGT/genblk4.b7_nYhI39s[9]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[22]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[11]:D
  Delay (ns):              5.016
  Arrival (ns):            5.016
  Setup (ns):              0.000
  External Setup (ns):     3.156
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[31]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[2]:D
  Delay (ns):              4.635
  Arrival (ns):            4.635
  Setup (ns):              0.000
  External Setup (ns):     2.789
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[23]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[10]:D
  Delay (ns):              4.640
  Arrival (ns):            4.640
  Setup (ns):              0.000
  External Setup (ns):     2.780
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[0]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[33]:D
  Delay (ns):              4.633
  Arrival (ns):            4.633
  Setup (ns):              0.000
  External Setup (ns):     2.771
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[30]
  To:   ident_coreinst/IICE_INST/mdiclink_reg[3]:D
  Delay (ns):              4.560
  Arrival (ns):            4.560
  Setup (ns):              0.000
  External Setup (ns):     2.697
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[22]
  To: ident_coreinst/IICE_INST/mdiclink_reg[11]:D
  data required time                                    N/C
  data arrival time                          -        5.016
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[22] (f)
               +     0.000          net: fmc_in[22]
  0.000                        fmc_in_ibuf[22]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[22]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[22]/YIN
  1.213                        fmc_in_ibuf[22]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[22]/U_IOIN:Y (f)
               +     3.465          net: fmc_in_c[22]
  5.016                        ident_coreinst/IICE_INST/mdiclink_reg[11]:D (f)
                                    
  5.016                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.243          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.351          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.159          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.380          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.545          net: PF_CCC_C0_0_OUT1_FABCLK_0
  N/C                          ident_coreinst/IICE_INST/mdiclink_reg[11]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/mdiclink_reg[11]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/fmc_out[2]:CLK
  To:   fmc_out[2]
  Delay (ns):              7.135
  Arrival (ns):            9.203
  Clock to Out (ns):       9.203
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/fmc_out[24]:CLK
  To:   fmc_out[24]
  Delay (ns):              7.082
  Arrival (ns):            9.161
  Clock to Out (ns):       9.161
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/fmc_out[25]:CLK
  To:   fmc_out[25]
  Delay (ns):              6.847
  Arrival (ns):            8.924
  Clock to Out (ns):       8.924
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/fmc_out[20]:CLK
  To:   fmc_out[20]
  Delay (ns):              6.844
  Arrival (ns):            8.923
  Clock to Out (ns):       8.923
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/fmc_out[21]:CLK
  To:   fmc_out[21]
  Delay (ns):              6.770
  Arrival (ns):            8.849
  Clock to Out (ns):       8.849
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/fmc_out[2]:CLK
  To: fmc_out[2]
  data required time                                    N/C
  data arrival time                          -        9.203
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
               +     0.267          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4
  0.267                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.417                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1:Y (r)
               +     0.385          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_NET
  0.802                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:A (r)
               +     0.175          cell: ADLIB:GB
  0.977                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4:Y (r)
               +     0.420          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y
  1.397                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.456                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1:Y (f)
               +     0.612          net: PF_CCC_C0_0_OUT1_FABCLK_0
  2.068                        system_top_0/fmc_out[2]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  2.258                        system_top_0/fmc_out[2]:Q (f)
               +     2.947          net: fmc_out_c[2]
  5.205                        fmc_out_obuf[2]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  6.123                        fmc_out_obuf[2]/U_IOTRI:DOUT (f)
               +     0.000          net: fmc_out_obuf[2]/DOUT
  6.123                        fmc_out_obuf[2]/U_IOPAD:D (f)
               +     3.080          cell: ADLIB:IOPAD_TRI
  9.203                        fmc_out_obuf[2]/U_IOPAD:PAD (f)
               +     0.000          net: fmc_out[2]
  9.203                        fmc_out[2] (f)
                                    
  9.203                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 (r)
                                    
  N/C                          fmc_out[2] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET atck to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET atck to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1

----------------------------------------------------

Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

SET Register to Register

Path 1
  From: system_top_0/counter[23]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              3.266
  Arrival (ns):            5.662
  Setup (ns):              0.000
  Minimum Period (ns):     3.405
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/counter[24]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              3.221
  Arrival (ns):            5.605
  Setup (ns):              0.000
  Minimum Period (ns):     3.348
  Operating Conditions: slow_lv_ht

Path 3
  From: system_top_0/counter_2[13]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              2.141
  Arrival (ns):            4.518
  Setup (ns):              0.000
  Minimum Period (ns):     2.277
  Operating Conditions: slow_lv_ht

Path 4
  From: system_top_0/counter_2[13]:CLK
  To:   system_top_0/led[0]:D
  Delay (ns):              2.139
  Arrival (ns):            4.516
  Setup (ns):              0.000
  Minimum Period (ns):     2.275
  Operating Conditions: slow_lv_ht

Path 5
  From: system_top_0/counter_2[15]:CLK
  To:   system_top_0/led[1]:D
  Delay (ns):              1.749
  Arrival (ns):            4.127
  Setup (ns):              0.000
  Minimum Period (ns):     1.886
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/counter[23]:CLK
  To: system_top_0/led[0]:D
  data required time                                    N/C
  data arrival time                          -        5.662
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.567          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  0.567                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.717                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.394          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  1.111                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_GB0:A (r)
               +     0.176          cell: ADLIB:GB
  1.287                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_GB0:Y (r)
               +     0.426          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_gbs_1
  1.713                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  1.772                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1:Y (f)
               +     0.624          net: PF_CCC_C0_0_OUT2_FABCLK_0
  2.396                        system_top_0/counter[23]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.597                        system_top_0/counter[23]:Q (r)
               +     2.991          net: system_top_0/counter_Z[23]
  5.588                        system_top_0/led_0[0]:B (r)
               +     0.053          cell: ADLIB:CFG2
  5.641                        system_top_0/led_0[0]:Y (r)
               +     0.021          net: system_top_0/led_0_Z[0]
  5.662                        system_top_0/led[0]:D (r)
                                    
  5.662                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.516          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.358          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_GB0:A (r)
               +     0.160          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_GB0:Y (r)
               +     0.380          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_gbs_1
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1_RGB3:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1_RGB3:Y (f)
               +     0.538          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1_RGB3_rgb_net_1
  N/C                          system_top_0/led[0]:CLK (r)
               +     0.123          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[0]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: fmc_in[1]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.778
  Arrival (ns):            5.778
  Setup (ns):              0.000
  External Setup (ns):     3.644
  Operating Conditions: slow_lv_ht

Path 2
  From: fmc_in[1]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.776
  Arrival (ns):            5.776
  Setup (ns):              0.000
  External Setup (ns):     3.642
  Operating Conditions: slow_lv_ht

Path 3
  From: fmc_in[22]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.774
  Arrival (ns):            5.774
  Setup (ns):              0.000
  External Setup (ns):     3.640
  Operating Conditions: slow_lv_ht

Path 4
  From: fmc_in[22]
  To:   system_top_0/led[0]:D
  Delay (ns):              5.772
  Arrival (ns):            5.772
  Setup (ns):              0.000
  External Setup (ns):     3.638
  Operating Conditions: slow_lv_ht

Path 5
  From: fmc_in[0]
  To:   system_top_0/led[1]:D
  Delay (ns):              5.763
  Arrival (ns):            5.763
  Setup (ns):              0.000
  External Setup (ns):     3.629
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: fmc_in[1]
  To: system_top_0/led[1]:D
  data required time                                    N/C
  data arrival time                          -        5.778
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        fmc_in[1] (f)
               +     0.000          net: fmc_in[1]
  0.000                        fmc_in_ibuf[1]/U_IOPAD:PAD (f)
               +     1.213          cell: ADLIB:IOPAD_IN
  1.213                        fmc_in_ibuf[1]/U_IOPAD:Y (f)
               +     0.000          net: fmc_in_ibuf[1]/YIN
  1.213                        fmc_in_ibuf[1]/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.551                        fmc_in_ibuf[1]/U_IOIN:Y (f)
               +     3.164          net: fmc_in_c[1]
  4.715                        system_top_0/fmc_in_1_0_I_1:C (f)
               +     0.151          cell: ADLIB:ARI1_CC
  4.866                        system_top_0/fmc_in_1_0_I_1:P (f)
               +     0.015          net: NET_CC_CONFIG385
  4.881                        system_top_0/fmc_in_1_0_I_1_CC_0:P[3] (f)
               +     0.245          cell: ADLIB:CC_CONFIG
  5.126                        system_top_0/fmc_in_1_0_I_1_CC_0:CO (f)
               +     0.017          net: CI_TO_CO384
  5.143                        system_top_0/fmc_in_1_0_I_1_CC_1:CI (f)
               +     0.196          cell: ADLIB:CC_CONFIG
  5.339                        system_top_0/fmc_in_1_0_I_1_CC_1:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG456
  5.339                        system_top_0/fmc_in_1_0_I_99_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  5.401                        system_top_0/fmc_in_1_0_I_99_FCINST1:CO (r)
               +     0.260          net: system_top_0/fmc_in_1_0_data_tmp[16]
  5.661                        system_top_0/led_0[1]:A (r)
               +     0.094          cell: ADLIB:CFG2
  5.755                        system_top_0/led_0[1]:Y (f)
               +     0.023          net: system_top_0/led_0_Z[1]
  5.778                        system_top_0/led[1]:D (f)
                                    
  5.778                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.516          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.130          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.358          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_GB0:A (r)
               +     0.160          cell: ADLIB:GB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_GB0:Y (r)
               +     0.380          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_gbs_1
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1_RGB3:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1_RGB3:Y (f)
               +     0.538          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1_RGB3_rgb_net_1
  N/C                          system_top_0/led[1]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          system_top_0/led[1]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: system_top_0/led[0]:CLK
  To:   led[0]
  Delay (ns):              5.646
  Arrival (ns):            8.022
  Clock to Out (ns):       8.022
  Operating Conditions: slow_lv_ht

Path 2
  From: system_top_0/led[1]:CLK
  To:   led[1]
  Delay (ns):              5.453
  Arrival (ns):            7.829
  Clock to Out (ns):       7.829
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: system_top_0/led[0]:CLK
  To: led[0]
  data required time                                    N/C
  data arrival time                          -        8.022
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
               +     0.567          net: PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_8
  0.567                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:A (r)
               +     0.150          cell: ADLIB:ICB_CLKINT
  0.717                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_1:Y (r)
               +     0.394          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8_NET
  1.111                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_GB0:A (r)
               +     0.176          cell: ADLIB:GB
  1.287                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_GB0:Y (r)
               +     0.420          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_gbs_1
  1.707                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1_RGB3:A (r)
               +     0.059          cell: ADLIB:RGB
  1.766                        PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1_RGB3:Y (f)
               +     0.610          net: PF_CCC_C0_0/PF_CCC_C0_0/clkint_8/U0_RGB1_RGB3_rgb_net_1
  2.376                        system_top_0/led[0]:CLK (r)
               +     0.190          cell: ADLIB:SLE
  2.566                        system_top_0/led[0]:Q (f)
               +     1.452          net: led_c[0]
  4.018                        led_obuf[0]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  4.936                        led_obuf[0]/U_IOTRI:DOUT (f)
               +     0.000          net: led_obuf[0]/DOUT
  4.936                        led_obuf[0]/U_IOPAD:D (f)
               +     3.086          cell: ADLIB:IOPAD_TRI
  8.022                        led_obuf[0]/U_IOPAD:PAD (f)
               +     0.000          net: led[0]
  8.022                        led[0] (f)
                                    
  8.022                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2 (r)
                                    
  N/C                          led[0] (f)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              4.075
  Slack (ns):              0.888
  Arrival (ns):           14.038
  Required (ns):          14.926
  Setup (ns):              0.000
  Minimum Period (ns):     4.112
  Operating Conditions: slow_lv_ht

Path 2
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[38]:EN
  Delay (ns):              3.591
  Slack (ns):              0.936
  Arrival (ns):           13.852
  Required (ns):          14.788
  Setup (ns):              0.128
  Minimum Period (ns):     4.064
  Operating Conditions: slow_lv_ht

Path 3
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[42]:EN
  Delay (ns):              3.590
  Slack (ns):              0.937
  Arrival (ns):           13.851
  Required (ns):          14.788
  Setup (ns):              0.128
  Minimum Period (ns):     4.063
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              4.045
  Slack (ns):              0.947
  Arrival (ns):           14.008
  Required (ns):          14.955
  Setup (ns):              0.000
  Minimum Period (ns):     4.053
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              4.019
  Slack (ns):              0.973
  Arrival (ns):           13.982
  Required (ns):          14.955
  Setup (ns):              0.000
  Minimum Period (ns):     4.027
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  data required time                                 14.926
  data arrival time                          -       14.038
  slack                                               0.888
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.763          Clock generation
  7.763                        
               +     0.186          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  7.949                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.090                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.642          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.732                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.170          cell: ADLIB:GB
  8.902                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.421          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.323                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB12:A (r)
               +     0.059          cell: ADLIB:RGB
  9.382                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB12:Y (f)
               +     0.581          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB12_rgb_net_1
  9.963                        CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.164                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:Q (r)
               +     0.702          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_Z[8]
  10.866                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIIDN[6]:B (r)
               +     0.053          cell: ADLIB:CFG4
  10.919                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIIDN[6]:Y (r)
               +     0.352          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un7_m1_0_a2_0
  11.271                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_9:D (r)
               +     0.139          cell: ADLIB:ARI1_CC
  11.410                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_9:Y3A (r)
               +     0.013          net: NET_CC_CONFIG15000
  11.423                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:Y3A[0] (r)
               +     0.324          cell: ADLIB:CC_CONFIG
  11.747                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_1:CO (r)
               +     0.000          net: CI_TO_CO14961
  11.747                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CI (r)
               +     0.082          cell: ADLIB:CC_CONFIG
  11.829                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_0_CC_2:CC[3] (r)
               +     0.000          net: NET_CC_CONFIG15061
  11.829                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CC (r)
               +     0.062          cell: ADLIB:FCEND_BUFF_CC
  11.891                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_FCINST1:CO (r)
               +     0.385          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAIlOl_cry_23_Z
  12.276                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1:D (r)
               +     0.053          cell: ADLIB:CFG4
  12.329                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1:Y (r)
               +     0.065          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlO0I_0_sqmuxa_1_Z
  12.394                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1:B (r)
               +     0.090          cell: ADLIB:CFG4
  12.484                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1:Y (r)
               +     0.134          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1_Z
  12.618                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1_RNIKFGH:A (r)
               +     0.051          cell: ADLIB:CFG2
  12.669                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAllOl_0_sqmuxa_3_1_RNIKFGH:Y (f)
               +     0.059          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_0_axb_1_1
  12.728                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIKFD71[1]:C (f)
               +     0.052          cell: ADLIB:CFG4
  12.780                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIKFD71[1]:Y (f)
               +     0.264          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_0_axb_1
  13.044                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNI1GH53[1]:C (f)
               +     0.151          cell: ADLIB:ARI1_CC
  13.195                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNI1GH53[1]:P (f)
               +     0.016          net: NET_CC_CONFIG5801
  13.211                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_0:P[10] (f)
               +     0.223          cell: ADLIB:CC_CONFIG
  13.434                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_0:CO (r)
               +     0.000          net: CI_TO_CO5796
  13.434                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_1:CI (r)
               +     0.133          cell: ADLIB:CC_CONFIG
  13.567                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/un1_CAXI4DMAOIOl_1_RNI1Q4V[0]_CC_1:CC[4] (r)
               +     0.000          net: NET_CC_CONFIG5828
  13.567                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIGMGI7[7]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  13.629                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl_RNIGMGI7[7]:S (r)
               +     0.334          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/N_1490
  13.963                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[7]:A (r)
               +     0.053          cell: ADLIB:CFG2
  14.016                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl[7]:Y (r)
               +     0.022          net: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAllOl_Z[7]
  14.038                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D (r)
                                    
  14.038                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  11.470                       
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.639                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.761                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.345                       PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.155          cell: ADLIB:GB
  12.500                       PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.381          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  12.881                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB12:A (r)
               +     0.052          cell: ADLIB:RGB
  12.933                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB12:Y (f)
               +     0.518          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB12_rgb_net_1
  13.451                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK (r)
               +     1.475          
  14.926                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  14.926                       CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
                                    
  14.926                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int[43]:ALn
  Delay (ns):              2.950
  Slack (ns):              1.776
  Arrival (ns):           12.915
  Required (ns):          14.691
  Recovery (ns):           0.209
  Minimum Period (ns):     3.224
  Skew (ns):               0.065
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wdata_o[46]:ALn
  Delay (ns):              2.934
  Slack (ns):              1.777
  Arrival (ns):           12.899
  Required (ns):          14.676
  Recovery (ns):           0.209
  Minimum Period (ns):     3.223
  Skew (ns):               0.080
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int[54]:ALn
  Delay (ns):              2.949
  Slack (ns):              1.777
  Arrival (ns):           12.914
  Required (ns):          14.691
  Recovery (ns):           0.209
  Minimum Period (ns):     3.223
  Skew (ns):               0.065
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int[52]:ALn
  Delay (ns):              2.950
  Slack (ns):              1.777
  Arrival (ns):           12.915
  Required (ns):          14.692
  Recovery (ns):           0.209
  Minimum Period (ns):     3.223
  Skew (ns):               0.064
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int[48]:ALn
  Delay (ns):              2.949
  Slack (ns):              1.777
  Arrival (ns):           12.914
  Required (ns):          14.691
  Recovery (ns):           0.209
  Minimum Period (ns):     3.223
  Skew (ns):               0.065
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_RESET_0/PF_RESET_0/dff_15_rep:CLK
  To: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int[43]:ALn
  data required time                                 14.691
  data arrival time                          -       12.915
  slack                                               1.776
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     7.763          Clock generation
  7.763                        
               +     0.186          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  7.949                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  8.090                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.642          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  8.732                        PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.170          cell: ADLIB:GB
  8.902                        PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.412          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  9.314                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB11:A (r)
               +     0.059          cell: ADLIB:RGB
  9.373                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB11:Y (f)
               +     0.592          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB11_rgb_net_1
  9.965                        PF_RESET_0/PF_RESET_0/dff_15_rep:CLK (r)
               +     0.201          cell: ADLIB:SLE
  10.166                       PF_RESET_0/PF_RESET_0/dff_15_rep:Q (r)
               +     1.488          net: PF_RESET_0/PF_RESET_0/dff_15_rep_Z
  11.654                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:A (r)
               +     0.129          cell: ADLIB:GB
  11.783                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3:Y (r)
               +     0.426          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_Y
  12.209                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2:A (r)
               +     0.059          cell: ADLIB:RGB
  12.268                       PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2:Y (f)
               +     0.647          net: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1_RGB2_rgb_net_1
  12.915                       CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int[43]:ALn (r)
                                    
  12.915                       data arrival time
  ________________________________________________________
  Data required time calculation
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  5.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  11.470                       
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  11.639                       PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  11.761                       PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  12.345                       PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.155          cell: ADLIB:GB
  12.500                       PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.384          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  12.884                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:A (r)
               +     0.052          cell: ADLIB:RGB
  12.936                       PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:Y (f)
               +     0.556          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
  13.492                       CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int[43]:CLK (r)
               +     1.408          
  14.900                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  14.691                       CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int[43]:ALn
                                    
  14.691                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CS_N_P1_OUT:ALn
  Delay (ns):             13.813
  Arrival (ns):           13.813
  Recovery (ns):           0.209
  External Recovery (ns):   5.548
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CS_N_P0_OUT:ALn
  Delay (ns):             13.813
  Arrival (ns):           13.813
  Recovery (ns):           0.209
  External Recovery (ns):   5.548
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ODT_P1_OUT:ALn
  Delay (ns):             13.813
  Arrival (ns):           13.813
  Recovery (ns):           0.209
  External Recovery (ns):   5.547
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CS_N_P3_OUT:ALn
  Delay (ns):             13.812
  Arrival (ns):           13.812
  Recovery (ns):           0.209
  External Recovery (ns):   5.547
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CS_N_P2_OUT:ALn
  Delay (ns):             13.812
  Arrival (ns):           13.812
  Recovery (ns):           0.209
  External Recovery (ns):   5.546
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CS_N_P1_OUT:ALn
  data required time                                    N/C
  data arrival time                          -       13.813
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     6.959          net: USER_RESETN_c
  8.627                        AND3_0:C (r)
               +     0.156          cell: ADLIB:CFG3
  8.783                        AND3_0:Y (r)
               +     5.030          net: AND3_0_Y
  13.813                       PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CS_N_P1_OUT:ALn (r)
                                    
  13.813                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     6.470          Clock generation
  N/C                          
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.584          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.155          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.392          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.052          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.530          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CS_N_P1_OUT:CLK (r)
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CS_N_P1_OUT:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET REF_CLK_0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin PF_DDR4_SS_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:D
  Delay (ns):              6.425
  Slack (ns):             13.467
  Arrival (ns):            9.500
  Required (ns):          22.967
  Setup (ns):              0.000
  Minimum Period (ns):     6.533
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[4]:D
  Delay (ns):              6.415
  Slack (ns):             13.477
  Arrival (ns):            9.490
  Required (ns):          22.967
  Setup (ns):              0.000
  Minimum Period (ns):     6.523
  Operating Conditions: slow_lv_ht

Path 3
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[3]:D
  Delay (ns):              6.378
  Slack (ns):             13.514
  Arrival (ns):            9.453
  Required (ns):          22.967
  Setup (ns):              0.000
  Minimum Period (ns):     6.486
  Operating Conditions: slow_lv_ht

Path 4
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[1]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:D
  Delay (ns):              6.365
  Slack (ns):             13.527
  Arrival (ns):            9.440
  Required (ns):          22.967
  Setup (ns):              0.000
  Minimum Period (ns):     6.473
  Operating Conditions: slow_lv_ht

Path 5
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[5]:D
  Delay (ns):              6.364
  Slack (ns):             13.528
  Arrival (ns):            9.439
  Required (ns):          22.967
  Setup (ns):              0.000
  Minimum Period (ns):     6.472
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:D
  data required time                                 22.967
  data arrival time                          -        9.500
  slack                                              13.467
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.399          net: REF_CLK_0_ibuf/YIN
  1.008                        CLKINT_0/U0_IOBA:A (r)
               +     0.145          cell: ADLIB:ICB_CLKINT
  1.153                        CLKINT_0/U0_IOBA:Y (r)
               +     0.639          net: CLKINT_0/U0_IOBA_net
  1.792                        CLKINT_0:A (r)
               +     0.179          cell: ADLIB:GB
  1.971                        CLKINT_0:Y (r)
               +     0.433          net: CLKINT_0/U0_Y
  2.404                        CLKINT_0/U0_RGB1:A (r)
               +     0.059          cell: ADLIB:RGB
  2.463                        CLKINT_0/U0_RGB1:Y (f)
               +     0.612          net: CLKINT_0_Y
  3.075                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.276                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt[0]:Q (r)
               +     0.878          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HADDRInt_Z[0]
  4.154                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un50lto1_i_o2:A (r)
               +     0.090          cell: ADLIB:CFG2
  4.244                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un50lto1_i_o2:Y (r)
               +     0.415          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_1709
  4.659                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d123:A (r)
               +     0.094          cell: ADLIB:CFG2
  4.753                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d123:Y (f)
               +     0.436          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_d123_Z
  5.189                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HBURSTInt_d98_0_a2_0:D (f)
               +     0.193          cell: ADLIB:CFG4
  5.382                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HBURSTInt_d98_0_a2_0:Y (f)
               +     0.396          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_131
  5.778                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HBURSTInt_d98_0_a2_0_RNIVOAO:C (f)
               +     0.136          cell: ADLIB:CFG4
  5.914                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/HBURSTInt_d98_0_a2_0_RNIVOAO:Y (r)
               +     0.369          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_1706_i
  6.283                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0_a3_1:A (r)
               +     0.053          cell: ADLIB:CFG2
  6.336                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0_a3_1:Y (r)
               +     0.262          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_208
  6.598                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0_2:C (r)
               +     0.156          cell: ADLIB:CFG4
  6.754                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0_2:Y (r)
               +     0.324          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0_2_Z
  7.078                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0:B (r)
               +     0.053          cell: ADLIB:CFG4
  7.131                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2_0:Y (r)
               +     0.335          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_HBURSTInt_d_0_sqmuxa_2
  7.466                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_5:B (r)
               +     0.053          cell: ADLIB:CFG4
  7.519                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_5:Y (r)
               +     0.292          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un1_rdFIFOWrData_d326_5_i
  7.811                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0[1]:D (r)
               +     0.247          cell: ADLIB:CFG4
  8.058                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0[1]:Y (f)
               +     0.344          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_Z[1]
  8.402                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_RNIG6S56[1]:B (f)
               +     0.234          cell: ADLIB:ARI1_CC
  8.636                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/un61_f0_RNIG6S56[1]:P (r)
               +     0.014          net: NET_CC_CONFIG15511
  8.650                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI01KD2[0]_CC_0:P[1] (r)
               +     0.370          cell: ADLIB:CC_CONFIG
  9.020                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI01KD2[0]_CC_0:CC[6] (r)
               +     0.000          net: NET_CC_CONFIG15534
  9.020                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI8C18G9[6]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  9.082                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_RNI8C18G9[6]:S (r)
               +     0.341          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_1799
  9.423                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d[6]:A (r)
               +     0.053          cell: ADLIB:CFG3
  9.476                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d[6]:Y (r)
               +     0.024          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt_d_Z[6]
  9.500                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:D (r)
                                    
  9.500                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.363          net: REF_CLK_0_ibuf/YIN
  20.891                       CLKINT_0/U0_IOBA:A (r)
               +     0.126          cell: ADLIB:ICB_CLKINT
  21.017                       CLKINT_0/U0_IOBA:Y (r)
               +     0.583          net: CLKINT_0/U0_IOBA_net
  21.600                       CLKINT_0:A (r)
               +     0.163          cell: ADLIB:GB
  21.763                       CLKINT_0:Y (r)
               +     0.392          net: CLKINT_0/U0_Y
  22.155                       CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.052          cell: ADLIB:RGB
  22.207                       CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.545          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  22.752                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:CLK (r)
               +     0.215          
  22.967                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  22.967                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/validByteCntInt[6]:D
                                    
  22.967                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/currentAddrW[21]:ALn
  Delay (ns):              2.603
  Slack (ns):             17.092
  Arrival (ns):            5.680
  Required (ns):          22.772
  Recovery (ns):           0.196
  Minimum Period (ns):     2.908
  Skew (ns):               0.109
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/currentAddrW[20]:ALn
  Delay (ns):              2.603
  Slack (ns):             17.092
  Arrival (ns):            5.680
  Required (ns):          22.772
  Recovery (ns):           0.196
  Minimum Period (ns):     2.908
  Skew (ns):               0.109
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/currentAddrW[19]:ALn
  Delay (ns):              2.603
  Slack (ns):             17.092
  Arrival (ns):            5.680
  Required (ns):          22.772
  Recovery (ns):           0.196
  Minimum Period (ns):     2.908
  Skew (ns):               0.109
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/currentAddrW[18]:ALn
  Delay (ns):              2.603
  Slack (ns):             17.092
  Arrival (ns):            5.680
  Required (ns):          22.772
  Recovery (ns):           0.196
  Minimum Period (ns):     2.908
  Skew (ns):               0.109
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/currentAddrW[16]:ALn
  Delay (ns):              2.603
  Slack (ns):             17.092
  Arrival (ns):            5.680
  Required (ns):          22.772
  Recovery (ns):           0.196
  Minimum Period (ns):     2.908
  Skew (ns):               0.109
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/currentAddrW[21]:ALn
  data required time                                 22.772
  data arrival time                          -        5.680
  slack                                              17.092
  ________________________________________________________
  Data arrival time calculation
  0.000                        REF_CLK_0
               +     0.000          Clock source
  0.000                        REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  0.000                        REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.399          net: REF_CLK_0_ibuf/YIN
  1.008                        CLKINT_0/U0_IOBA:A (r)
               +     0.145          cell: ADLIB:ICB_CLKINT
  1.153                        CLKINT_0/U0_IOBA:Y (r)
               +     0.639          net: CLKINT_0/U0_IOBA_net
  1.792                        CLKINT_0:A (r)
               +     0.179          cell: ADLIB:GB
  1.971                        CLKINT_0:Y (r)
               +     0.435          net: CLKINT_0/U0_Y
  2.406                        CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.059          cell: ADLIB:RGB
  2.465                        CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.612          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  3.077                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  3.278                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     2.402          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  5.680                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/currentAddrW[21]:ALn (r)
                                    
  5.680                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       REF_CLK_0
               +     0.000          Clock source
  20.000                       REF_CLK_0 (r)
               +     0.000          net: REF_CLK_0
  20.000                       REF_CLK_0_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  20.528                       REF_CLK_0_ibuf/U_IOPAD:Y (r)
               +     0.363          net: REF_CLK_0_ibuf/YIN
  20.891                       CLKINT_0/U0_IOBA:A (r)
               +     0.126          cell: ADLIB:ICB_CLKINT
  21.017                       CLKINT_0/U0_IOBA:Y (r)
               +     0.583          net: CLKINT_0/U0_IOBA_net
  21.600                       CLKINT_0:A (r)
               +     0.163          cell: ADLIB:GB
  21.763                       CLKINT_0:Y (r)
               +     0.391          net: CLKINT_0/U0_Y
  22.154                       CLKINT_0/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  22.206                       CLKINT_0/U0_RGB1:Y (f)
               +     0.547          net: CLKINT_0_Y
  22.753                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/currentAddrW[21]:CLK (r)
               +     0.215          
  22.968                       clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  22.772                       AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/currentAddrW[21]:ALn
                                    
  22.772                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 to REF_CLK_0

----------------------------------------------------

Clock Domain atck

SET Register to Register

Path 1
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  Delay (ns):             22.018
  Arrival (ns):           22.018
  Setup (ns):              2.249
  Minimum Period (ns):    24.267
  Operating Conditions: slow_lv_ht

Path 2
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To:   ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b9_SoW_TWsrw_b9_SoW_TWsrw_0_2/INST_RAM1K20_IP:A_ADDR[8]
  Delay (ns):             21.298
  Arrival (ns):           21.298
  Setup (ns):              0.460
  Minimum Period (ns):    36.014
  Operating Conditions: slow_lv_ht

Path 3
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To:   ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b9_SoW_TWsrw_b9_SoW_TWsrw_0_3/INST_RAM1K20_IP:A_ADDR[11]
  Delay (ns):             21.265
  Arrival (ns):           21.265
  Setup (ns):              0.484
  Minimum Period (ns):    35.996
  Operating Conditions: slow_lv_ht

Path 4
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To:   ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b9_SoW_TWsrw_b9_SoW_TWsrw_0_3/INST_RAM1K20_IP:A_ADDR[12]
  Delay (ns):             21.157
  Arrival (ns):           21.157
  Setup (ns):              0.580
  Minimum Period (ns):    35.972
  Operating Conditions: slow_lv_ht

Path 5
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To:   ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b9_SoW_TWsrw_b9_SoW_TWsrw_0_3/INST_RAM1K20_IP:A_ADDR[5]
  Delay (ns):             21.203
  Arrival (ns):           21.203
  Setup (ns):              0.498
  Minimum Period (ns):    35.900
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO
  data required time                                    N/C
  data arrival time                          -       22.018
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (f)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK (f)
               +     3.211          cell: ADLIB:UJTAG_SEC
  3.211                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UIREG[5] (r)
               +     7.312          net: ident_coreinst/b6_uS_MrX[4]_UIREG_5
  10.523                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_5:A (r)
               +     0.238          cell: ADLIB:CFG1D
  10.761                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_UIREG_5:Y (r)
               +     0.158          net: ident_coreinst/b6_uS_MrX[4]_UIREG_5_2
  10.919                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_5:A (r)
               +     0.238          cell: ADLIB:CFG1D
  11.157                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_2_UIREG_5:Y (r)
               +     0.166          net: ident_coreinst/b6_uS_MrX[4]_UIREG_5_3
  11.323                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_5:A (r)
               +     0.238          cell: ADLIB:CFG1D
  11.561                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw_3_UIREG_5:Y (r)
               +     5.516          net: ident_coreinst/b6_uS_MrX[4]
  17.077                       ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3:C (r)
               +     0.286          cell: ADLIB:CFG4
  17.363                       ident_coreinst/comm_block_INST/jtagi/b9_96_cLqgOF3:Y (f)
               +     0.332          net: ident_coreinst/b9_96_cLqgOF3
  17.695                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PbTt39_ab_0_a2_1:B (f)
               +     0.071          cell: ADLIB:CFG4
  17.766                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PbTt39_ab_0_a2_1:Y (f)
               +     0.291          net: ident_coreinst/IICE_INST/N_49
  18.057                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2:B (f)
               +     0.236          cell: ADLIB:CFG4
  18.293                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2:Y (f)
               +     0.462          net: ident_coreinst/IICE_INST/b9_PKFoLX_ab
  18.755                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_4:C (f)
               +     0.151          cell: ADLIB:CFG4
  18.906                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_4:Y (f)
               +     0.378          net: ident_coreinst/b3_PLF_0_4
  19.284                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1:C (f)
               +     0.123          cell: ADLIB:CFG4
  19.407                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1:Y (r)
               +     0.279          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_0
  19.686                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.051          cell: ADLIB:CFG3
  19.737                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.056          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  19.793                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.085          cell: ADLIB:CFG4
  19.878                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     2.140          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_Z
  22.018                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO (f)
                                    
  22.018                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:TCK (f)
               +     0.000          
  N/C                          clock reconvergence pessimism
               -     2.249          Library setup time: ADLIB:UJTAG_SEC
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw:UTDO


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 to atck

No Path 

END SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1 to atck

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain REF_CLK_PAD_P

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

