commit 11ea09b9e2ed0d9680a890f8fffa204dcb1a2654
Author: Serge Semin <Sergey.Semin@baikalelectronics.ru>
Date:   Wed May 27 01:20:54 2020 +0300

    dt-bindings: clk: Add Baikal-T1 CCU Dividers binding
    
    After being gained by the CCU PLLs the signals must be transformed to
    be suitable for the clock-consumers. This is done by a set of dividers
    embedded into the CCU. A first block of dividers is used to create
    reference clocks for AXI-bus of high-speed peripheral IP-cores of the
    chip. The second block dividers alter the PLLs output signals to be then
    consumed by SoC peripheral devices. Both block DT nodes are ordinary
    clock-providers with standard set of properties supported. But in addition
    to that each clock provider can be used to reset the corresponding clock
    domain. This makes the AXI-bus and System Devices CCU DT nodes to be also
    reset-providers.
    
    Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru>
    Cc: Alexey Malahov <Alexey.Malahov@baikalelectronics.ru>
    Cc: Arnd Bergmann <arnd@arndb.de>
    Cc: linux-mips@vger.kernel.org
    Link: https://lore.kernel.org/r/20200526222056.18072-3-Sergey.Semin@baikalelectronics.ru
    Reviewed-by: Rob Herring <robh@kernel.org>
    Signed-off-by: Stephen Boyd <sboyd@kernel.org>

diff --git a/include/dt-bindings/reset/bt1-ccu.h b/include/dt-bindings/reset/bt1-ccu.h
new file mode 100644
index 000000000000..3578e83026bc
--- /dev/null
+++ b/include/dt-bindings/reset/bt1-ccu.h
@@ -0,0 +1,25 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+/*
+ * Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
+ *
+ * Baikal-T1 CCU reset indices
+ */
+#ifndef __DT_BINDINGS_RESET_BT1_CCU_H
+#define __DT_BINDINGS_RESET_BT1_CCU_H
+
+#define CCU_AXI_MAIN_RST		0
+#define CCU_AXI_DDR_RST			1
+#define CCU_AXI_SATA_RST		2
+#define CCU_AXI_GMAC0_RST		3
+#define CCU_AXI_GMAC1_RST		4
+#define CCU_AXI_XGMAC_RST		5
+#define CCU_AXI_PCIE_M_RST		6
+#define CCU_AXI_PCIE_S_RST		7
+#define CCU_AXI_USB_RST			8
+#define CCU_AXI_HWA_RST			9
+#define CCU_AXI_SRAM_RST		10
+
+#define CCU_SYS_SATA_REF_RST		0
+#define CCU_SYS_APB_RST			1
+
+#endif /* __DT_BINDINGS_RESET_BT1_CCU_H */
