# ******* project, board and chip name *******
PROJECT = accelog
BOARD = ulx3s
# 12 25 45 85
FPGA_SIZE = 12
FPGA_PACKAGE = CABGA381

# ******* if programming with OpenOCD *******
# using local latest openocd until in linux distribution
#OPENOCD=openocd_ft232r
# default onboard usb-jtag
OPENOCD_INTERFACE=$(SCRIPTS)/ft231x.ocd
# ulx3s-jtag-passthru
#OPENOCD_INTERFACE=$(SCRIPTS)/ft231x2.ocd
# ulx2s
#OPENOCD_INTERFACE=$(SCRIPTS)/ft232r.ocd
# external jtag
#OPENOCD_INTERFACE=$(SCRIPTS)/ft2232.ocd

# ******* design files *******
#CONSTRAINTS = constraints/ulx3s_v20.lpf
CONSTRAINTS = constraints/ulx3s_v316.lpf
TOP_MODULE = top_adxl355log
TOP_MODULE_FILE = top/$(TOP_MODULE).v

VERILOG_FILES = \
$(TOP_MODULE_FILE) \
../ecp5pll/hdl/sv/ecp5pll.sv \
../spi_slave/hdl/spirw_slave_v.v \
../adxl355/hdl/adxl355rd.v \
../adxl355/hdl/adxl355_sync.v \
../adxl355/hdl/adxl355_drdy.v \
../bram/hdl/bram_true2p_2clk.v \
../osd/hdl/spi_osd_v.v \
../osd/hdl/osd.v \
../hex/decoder/hex_decoder_v.v \
../spi_display/hdl/spi_display_verilog/lcd_video.v \
../btn_debounce/hdl/btn_debounce.v \
../audio/hdl/dacpwm.v \

# *.vhd those files will be compiled with ghdl
TOP_VHDL_MODULE = fmgen_rds
VHDL_FILES = \
../fm/hdl/accelog/fmgen_rds.vhd \
../fm/hdl/fmgen.vhd \
../fm/hdl/rds.vhd \
../fm/hdl/lowpass.vhd \

TOP_VHDL_MODULE2 = calc
VHDL_FILES2 = \
../calc/hdl/coefficients_pack.vhd \
../calc/hdl/calc.vhd \

TOP_VHDL_MODULE3 = slope
VHDL_FILES3 = \
../calc/hdl/coefficients_pack.vhd \
../calc/hdl/slope.vhd \

TOP_VHDL_MODULE4 = vga
VHDL_FILES4 = \
../vga/hdl/vga.vhd \

#osd.mem: osd.txt
#	hexdump -n 480 -v -e '32/1 "%02x " "\n"' $< > $@

# synthesis options
#YOSYS_OPTIONS = -noccu2
NEXTPNR_OPTIONS = --timing-allow-fail

SCRIPTS = ../../scripts
include $(SCRIPTS)/diamond_path.mk
include $(SCRIPTS)/trellis_path.mk
include $(SCRIPTS)/trellis_main_ghdl.mk
