<!doctype html>
<head>
<meta charset="utf-8">
<title>ich10_sata_f5</title>
<link rel="stylesheet" href="../simics.css">
<script src="../page-script.js"></script>
</head>
<div class="chain">
<a href="rm-class-ich10_sata_f2.html">ich10_sata_f2</a>
<a href="rm-class-ich10_smbus.html">ich10_smbus</a>
</div>
<div class="path">
<a href="index.html">Quick-Start Platform x86 Reference Manual</a>
&nbsp;/&nbsp;
<a href="rm-classes.html">3 Classes</a>
&nbsp;/&nbsp;</div><h1 id="ich10_sata_f5"><a href="#ich10_sata_f5">ich10_sata_f5</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="description">
<a href="#description">Description</a>
</h2>
SATA controller function 5 in Intel® ICH10.
<h2 id="interfaces-implemented">
<a href="#interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, bus_master_ide, io_memory, pci_device
<h2 id="notifiers">
<a href="#notifiers">Notifiers</a>
</h2>
<dl>
<dt id="dt:cell-change"><a href="#dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="dt:object-delete"><a href="#dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="dt:queue-change"><a href="#dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
</dl>
<h2 id="port-objects">
<a href="#port-objects">Port Objects</a>
</h2>
<dl>
<dt id="dt:bank-bm"><a href="#dt:bank-bm">bank.bm</a></dt>
<dd>
<a href="rm-class-ich10_sata_f5.html#ich10_sata_f5.bm">ich10_sata_f5.bm</a>
 – bus master IDE I/O registers</dd>
<dt id="dt:bank-pci_config"><a href="#dt:bank-pci_config">bank.pci_config</a></dt>
<dd>
<a href="rm-class-ich10_sata_f5.html#ich10_sata_f5.pci_config">ich10_sata_f5.pci_config</a>
</dd>
<dt id="dt:bank-sata"><a href="#dt:bank-sata">bank.sata</a></dt>
<dd>
<a href="rm-class-ich10_sata_f5.html#ich10_sata_f5.sata">ich10_sata_f5.sata</a>
 – serial ATA registers</dd>
<dt id="dt:bank-sidp"><a href="#dt:bank-sidp">bank.sidp</a></dt>
<dd>
<a href="rm-class-ich10_sata_f5.html#ich10_sata_f5.sidp">ich10_sata_f5.sidp</a>
 – serial ATA index/data pair registers</dd>
</dl>
<h2 id="commands-for-this-class">
<a href="#commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="rm-cmd-ich10_sata_f5.info.html">info</a>
 – print information about the object</li>
<li>
<a href="rm-cmd-ich10_sata_f5.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="attributes">
<a href="#attributes">Attributes</a>
</h2>
<dl>
<dt id="dt:chipset_config"><a href="#dt:chipset_config">
<i>chipset_config</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Chipset configuration registers
<p>
Required interfaces: <tt>int_register</tt>.</p></dd>
<dt id="dt:config_registers"><a href="#dt:config_registers">
<i>config_registers</i>
</a></dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[i*]</code>
<br>The PCI configuration registers, each 32 bits in size.</dd>
<dt id="dt:expansion_rom_size"><a href="#dt:expansion_rom_size">
<i>expansion_rom_size</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>i</code>
<br>The size of the expansion ROM mapping.</dd>
<dt id="dt:ide"><a href="#dt:ide">
<i>ide</i>
</a></dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[o|[os]|n{0:2}]</code>
<br>Connections to two IDE controllers
<p>
Required interfaces: <tt>ide_dma_v2</tt>.</p></dd>
<dt id="dt:pci_bus"><a href="#dt:pci_bus">
<i>pci_bus</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>.</p></dd>
</dl>
<h2 id="provided-by">
<a href="#provided-by">Provided By</a>
</h2>
<a href="mod.ICH10.html">ICH10</a>
</section>
<h2 id="ich10_sata_f5.bm"><a href="#ich10_sata_f5.bm">ich10_sata_f5.bm</a></h2>
<h2 id="ich10_sata_f5.pci_config"><a href="#ich10_sata_f5.pci_config">ich10_sata_f5.pci_config</a></h2>
<h2 id="ich10_sata_f5.sata"><a href="#ich10_sata_f5.sata">ich10_sata_f5.sata</a></h2>
<h2 id="ich10_sata_f5.sidp"><a href="#ich10_sata_f5.sidp">ich10_sata_f5.sidp</a></h2>
<div class="chain">
<a href="rm-class-ich10_sata_f2.html">ich10_sata_f2</a>
<a href="rm-class-ich10_smbus.html">ich10_smbus</a>
</div>