$date
	Tue Dec  2 20:29:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module debouncing_tb $end
$var wire 4 ! buttonMux [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 4 $ row [3:0] $end
$var reg 1 % rst $end
$scope module DUT $end
$var wire 4 & buttonMux [3:0] $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 4 ' row [3:0] $end
$var wire 1 % rst $end
$var reg 4 ( newRow [3:0] $end
$var reg 4 ) newRow_n [3:0] $end
$var reg 4 * oldRow [3:0] $end
$var reg 4 + oldRow_n [3:0] $end
$var reg 4 , oldestRow [3:0] $end
$var reg 4 - oldestRow_n [3:0] $end
$upscope $end
$scope task show $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
1%
b0 $
0#
0"
b0 !
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
#25000
0%
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
b100 $
b100 '
0"
#85000
1"
#90000
b1 $
b1 '
0"
#95000
1"
#100000
b1001 $
b1001 '
0"
#105000
1"
#110000
b11 $
b11 '
0"
#115000
1"
#120000
b1101 $
b1101 '
0"
#125000
1"
#130000
b0 $
b0 '
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
1#
0"
#185000
1"
#190000
0"
#195000
1"
#200000
0"
#205000
1"
#210000
0"
#215000
1"
#220000
b1 )
b1 $
b1 '
0"
#225000
b1 +
b1 (
1"
#230000
0"
#235000
b1 -
b1 !
b1 &
b1 *
1"
#240000
b0 )
b0 $
b0 '
0"
#245000
b0 !
b0 &
b0 +
b1 ,
b0 (
1"
#250000
0"
#255000
b0 -
b0 *
1"
#260000
0"
#265000
b0 ,
1"
#270000
b1000 )
b1000 $
b1000 '
0"
#275000
b1000 +
b1000 (
1"
#280000
0"
#285000
b1000 -
b1000 !
b1000 &
b1000 *
1"
#290000
b0 )
b0 $
b0 '
0"
#295000
b0 !
b0 &
b0 +
b0 (
b1000 ,
1"
#300000
b100 )
b100 $
b100 '
0"
#305000
b0 -
b100 +
b0 *
b100 (
1"
#310000
b0 )
b0 $
b0 '
0"
#315000
b0 +
b100 -
b100 !
b100 &
b0 (
b100 *
b0 ,
1"
#320000
b100 )
b100 $
b100 '
0"
#325000
b0 -
b0 !
b0 &
b100 +
b100 ,
b0 *
b100 (
1"
#330000
b0 +
b0 )
b1111 $
b1111 '
0#
0"
#335000
b0 (
b0 ,
1"
#340000
b1 $
b1 '
0"
