================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Mar 12 12:50:33 +0000 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         matrixmul
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z010-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              117
FF:               54
DSP:              2
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 8.586       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                              | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| U0                                | 117 | 54 | 2   |      |      |     |        |      |         |          |        |
|   (U0)                            | 24  | 53 |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_pipe_U        | 10  | 1  |     |      |      |     |        |      |         |          |        |
|   mac_muladd_8s_8s_16ns_16_4_1_U3 | 19  |    | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_8s_8s_16s_16_4_1_U2  | 6   |    | 1   |      |      |     |        |      |         |          |        |
|   mul_8s_8s_16_1_1_U1             | 60  |    |     |      |      |     |        |      |         |          |        |
+-----------------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.66%  | OK     |
| FD                                                        | 50%       | 0.15%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 2.50%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.50%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 330       | 8      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.02   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------+------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN   | ENDPOINT PIN                                                                                   | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                  |                                                                                                |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------+------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.414 | reg_152_reg[2]/C | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[13] |            6 |         16 |          6.622 |          2.917 |        3.705 |
| Path2 | 1.430 | reg_152_reg[2]/C | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[15] |            6 |         33 |          6.603 |          2.898 |        3.705 |
| Path3 | 1.430 | reg_152_reg[2]/C | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[16] |            6 |         33 |          6.603 |          2.898 |        3.705 |
| Path4 | 1.430 | reg_152_reg[2]/C | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[17] |            6 |         33 |          6.603 |          2.898 |        3.705 |
| Path5 | 1.430 | reg_152_reg[2]/C | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[18] |            6 |         33 |          6.603 |          2.898 |        3.705 |
+-------+-------+------------------+------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                              | Primitive Type       |
    +------------------------------------------------------------------------------------------+----------------------+
    | reg_152_reg[2]                                                                           | FLOP_LATCH.flop.FDRE |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_87                                                       | LUT.others.LUT6      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_45                                                       | CARRY.others.CARRY4  |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_17                                                       | LUT.others.LUT3      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_21                                                       | LUT.others.LUT4      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_4                                                        | CARRY.others.CARRY4  |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_3                                                        | CARRY.others.CARRY4  |
    | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                              | Primitive Type       |
    +------------------------------------------------------------------------------------------+----------------------+
    | reg_152_reg[2]                                                                           | FLOP_LATCH.flop.FDRE |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_87                                                       | LUT.others.LUT6      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_45                                                       | CARRY.others.CARRY4  |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_17                                                       | LUT.others.LUT3      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_21                                                       | LUT.others.LUT4      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_4                                                        | CARRY.others.CARRY4  |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_3                                                        | CARRY.others.CARRY4  |
    | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                              | Primitive Type       |
    +------------------------------------------------------------------------------------------+----------------------+
    | reg_152_reg[2]                                                                           | FLOP_LATCH.flop.FDRE |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_87                                                       | LUT.others.LUT6      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_45                                                       | CARRY.others.CARRY4  |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_17                                                       | LUT.others.LUT3      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_21                                                       | LUT.others.LUT4      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_4                                                        | CARRY.others.CARRY4  |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_3                                                        | CARRY.others.CARRY4  |
    | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                              | Primitive Type       |
    +------------------------------------------------------------------------------------------+----------------------+
    | reg_152_reg[2]                                                                           | FLOP_LATCH.flop.FDRE |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_87                                                       | LUT.others.LUT6      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_45                                                       | CARRY.others.CARRY4  |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_17                                                       | LUT.others.LUT3      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_21                                                       | LUT.others.LUT4      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_4                                                        | CARRY.others.CARRY4  |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_3                                                        | CARRY.others.CARRY4  |
    | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                              | Primitive Type       |
    +------------------------------------------------------------------------------------------+----------------------+
    | reg_152_reg[2]                                                                           | FLOP_LATCH.flop.FDRE |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_87                                                       | LUT.others.LUT6      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_45                                                       | CARRY.others.CARRY4  |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_17                                                       | LUT.others.LUT3      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_21                                                       | LUT.others.LUT4      |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_4                                                        | CARRY.others.CARRY4  |
    | mul_8s_8s_16_1_1_U1/p_reg_reg_i_3                                                        | CARRY.others.CARRY4  |
    | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------+
| Report Type              | Report Location                                               |
+--------------------------+---------------------------------------------------------------+
| design_analysis          | impl/vhdl/report/matrixmul_design_analysis_synth.rpt          |
| failfast                 | impl/vhdl/report/matrixmul_failfast_synth.rpt                 |
| timing                   | impl/vhdl/report/matrixmul_timing_synth.rpt                   |
| timing_paths             | impl/vhdl/report/matrixmul_timing_paths_synth.rpt             |
| utilization              | impl/vhdl/report/matrixmul_utilization_synth.rpt              |
| utilization_hierarchical | impl/vhdl/report/matrixmul_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------+


