

================================================================
== Vivado HLS Report for 'conv_1d'
================================================================
* Date:           Wed Jan 29 12:42:19 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        conv_proj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.447 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       13|       13| 65.000 ns | 65.000 ns |   13|   13|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_compute_output_fu_103  |compute_output  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       11|       11|         3|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      41|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|      34|      79|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      80|    -|
|Register         |        -|      -|     109|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     143|     200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+----+----+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT| URAM|
    +---------------------------+----------------+---------+-------+----+----+-----+
    |grp_compute_output_fu_103  |compute_output  |        0|      0|  34|  79|    0|
    +---------------------------+----------------+---------+-------+----+----+-----+
    |Total                      |                |        0|      0|  34|  79|    0|
    +---------------------------+----------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |c0_fu_125_p2                              |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp28  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln136_fu_119_p2                      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln139_fu_146_p2                      |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_11001                 |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  41|          17|          12|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_M_get_input_4_f2_val_1  |   9|          2|   32|         64|
    |c0_0_reg_92                              |   9|          2|    4|          8|
    |in_values_V_blk_n                        |   9|          2|    1|          2|
    |out_values_V_blk_n                       |   9|          2|    1|          2|
    |out_values_V_write                       |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  80|         18|   42|         86|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |M_get_input_4_f2_val_fu_78              |  32|   0|   32|          0|
    |M_get_input_4_f4_val_1_reg_174          |  32|   0|   32|          0|
    |M_get_input_4_f4_val_fu_82              |  32|   0|   32|          0|
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |c0_0_reg_92                             |   4|   0|    4|          0|
    |grp_compute_output_fu_103_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln139_reg_188                      |   1|   0|    1|          0|
    |icmp_ln139_reg_188_pp0_iter1_reg        |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 109|   0|  109|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1d   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1d   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1d   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1d   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1d   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1d   | return value |
|in_values_V_dout     |  in |   32|   ap_fifo  |  in_values_V |    pointer   |
|in_values_V_empty_n  |  in |    1|   ap_fifo  |  in_values_V |    pointer   |
|in_values_V_read     | out |    1|   ap_fifo  |  in_values_V |    pointer   |
|out_values_V_din     | out |   32|   ap_fifo  | out_values_V |    pointer   |
|out_values_V_full_n  |  in |    1|   ap_fifo  | out_values_V |    pointer   |
|out_values_V_write   | out |    1|   ap_fifo  | out_values_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

