{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710893924441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710893924442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 17:18:44 2024 " "Processing started: Tue Mar 19 17:18:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710893924442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1710893924442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_FQ -c Basic_FQ " "Command: quartus_sta Basic_FQ -c Basic_FQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1710893924442 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1710893924530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1710893924792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1710893924792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893924833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893924833 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_krj1 " "Entity dcfifo_krj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710893925199 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710893925199 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1710893925199 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1710893925199 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Basic_FQ.sdc " "Synopsys Design Constraints File file not found: 'Basic_FQ.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1710893925205 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893925205 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle " "create_clock -period 1.000 -name UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710893925206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name To_Oscilator To_Oscilator " "create_clock -period 1.000 -name To_Oscilator To_Oscilator" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710893925206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock1 Clock1 " "create_clock -period 1.000 -name Clock1 Clock1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710893925206 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Tx Tx " "create_clock -period 1.000 -name Tx Tx" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710893925206 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710893925206 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1710893925220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710893925222 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1710893925225 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1710893925234 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1710893925263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710893925292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.569 " "Worst-case setup slack is -5.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.569           -2269.696 To_Oscilator  " "   -5.569           -2269.696 To_Oscilator " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.860           -1921.910 Tx  " "   -4.860           -1921.910 Tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.811             -73.710 Clock1  " "   -4.811             -73.710 Clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.257            -759.812 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle  " "   -3.257            -759.812 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893925296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.429 " "Worst-case hold slack is -0.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.429              -7.713 Tx  " "   -0.429              -7.713 Tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle  " "    0.284               0.000 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 To_Oscilator  " "    0.326               0.000 To_Oscilator " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 Clock1  " "    0.327               0.000 Clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893925333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710893925351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710893925362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1049.683 To_Oscilator  " "   -3.000           -1049.683 To_Oscilator " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1045.183 Tx  " "   -3.000           -1045.183 Tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.324 Clock1  " "   -3.000             -54.324 Clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.186            -674.484 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle  " "   -2.186            -674.484 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893925369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893925369 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710893925405 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710893925405 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710893925410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1710893925432 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1710893925432 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1710893926056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710893926177 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710893926222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.056 " "Worst-case setup slack is -5.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.056           -2030.690 To_Oscilator  " "   -5.056           -2030.690 To_Oscilator " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.401           -1709.358 Tx  " "   -4.401           -1709.358 Tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.341             -63.770 Clock1  " "   -4.341             -63.770 Clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.857            -666.144 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle  " "   -2.857            -666.144 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893926224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.403 " "Worst-case hold slack is -0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403              -7.254 Tx  " "   -0.403              -7.254 Tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle  " "    0.268               0.000 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 To_Oscilator  " "    0.296               0.000 To_Oscilator " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 Clock1  " "    0.297               0.000 Clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893926243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710893926252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710893926256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -934.224 To_Oscilator  " "   -3.000            -934.224 To_Oscilator " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -929.780 Tx  " "   -3.000            -929.780 Tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.324 Clock1  " "   -3.000             -54.324 Clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.030            -634.548 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle  " "   -2.030            -634.548 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893926264 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710893926298 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710893926298 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710893926302 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710893926474 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710893926491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.360 " "Worst-case setup slack is -2.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.360            -910.709 To_Oscilator  " "   -2.360            -910.709 To_Oscilator " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178             -24.221 Clock1  " "   -2.178             -24.221 Clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.992            -729.401 Tx  " "   -1.992            -729.401 Tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.170            -223.459 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle  " "   -1.170            -223.459 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893926497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.254 " "Worst-case hold slack is -0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -4.572 Tx  " "   -0.254              -4.572 Tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle  " "    0.123               0.000 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 Clock1  " "    0.150               0.000 Clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 To_Oscilator  " "    0.150               0.000 To_Oscilator " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893926520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710893926524 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1710893926536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -708.832 Tx  " "   -3.000            -708.832 Tx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -680.499 To_Oscilator  " "   -3.000            -680.499 To_Oscilator " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.422 Clock1  " "   -3.000             -46.422 Clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -350.000 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle  " "   -1.000            -350.000 UART:inst1\|UART_TX:uart_tx_i\|tx_pstate.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710893926564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710893926564 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1710893926603 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710893926603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710893927386 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710893927388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710893927455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 17:18:47 2024 " "Processing ended: Tue Mar 19 17:18:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710893927455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710893927455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710893927455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710893927455 ""}
