INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/dataSel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataSel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sim_1/new/tb_dataSel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dataSel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
