0.6
2018.3
Dec  7 2018
00:33:28
D:/Xilinx/hw/lab3/registerfile/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Xilinx/hw/lab3/registerfile/project_1.srcs/sim_1/new/tb_rf.v,1555070998,verilog,,,,tb_rf,,,,,,,,
D:/Xilinx/hw/lab3/registerfile/project_1.srcs/sources_1/new/registerfile.v,1555070017,verilog,,D:/Xilinx/hw/lab3/registerfile/project_1.srcs/sim_1/new/tb_rf.v,,registerfile,,,,,,,,
