

================================================================
== Vitis HLS Report for 'unrollCol_double_16_1_16_10'
================================================================
* Date:           Sun May  5 21:30:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.541 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      279|      279|  0.930 us|  0.930 us|  279|  279|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_Inner_Mul33_Loop_Inner_Mul333  |      277|      277|        26|          4|          4|    64|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 4, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmpSumCS = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264]   --->   Operation 29 'alloca' 'tmpSumCS' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%l = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 30 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA16, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lda_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lda" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 33 'read' 'lda_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln236 = store i4 0, i4 %l" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 35 'store' 'store_ln236' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln264 = store i4 0, i4 %tmpSumCS" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264]   --->   Operation 36 'store' 'store_ln264' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln236 = br void %for.body8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 37 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.70ns)   --->   "%icmp_ln236 = icmp_eq  i7 %indvar_flatten_load, i7 64" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 39 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln236_1 = add i7 %indvar_flatten_load, i7 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 40 'add' 'add_ln236_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %icmp_ln236, void %for.inc844, void %for.end849" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 41 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmpSumCS_load = load i4 %tmpSumCS" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 42 'load' 'tmpSumCS_load' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.70ns)   --->   "%icmp_ln238 = icmp_eq  i4 %tmpSumCS_load, i4 8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 43 'icmp' 'icmp_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.35ns)   --->   "%select_ln236 = select i1 %icmp_ln238, i4 0, i4 %tmpSumCS_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 44 'select' 'select_ln236' <Predicate = (!icmp_ln236)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln260 = shl i4 %select_ln236, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:260]   --->   Operation 45 'shl' 'shl_ln260' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i4 %shl_ln260" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264]   --->   Operation 46 'zext' 'zext_ln264' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Order_addr = getelementptr i32 %Order, i64 0, i64 %zext_ln264" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:265]   --->   Operation 47 'getelementptr' 'Order_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (0.69ns)   --->   "%num1 = load i4 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:265]   --->   Operation 48 'load' 'num1' <Predicate = (!icmp_ln236)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln266 = or i4 %shl_ln260, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:266]   --->   Operation 49 'or' 'or_ln266' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i4 %or_ln266" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:266]   --->   Operation 50 'zext' 'zext_ln266' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Order_addr_2 = getelementptr i32 %Order, i64 0, i64 %zext_ln266" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:266]   --->   Operation 51 'getelementptr' 'Order_addr_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.69ns)   --->   "%num2 = load i4 %Order_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:266]   --->   Operation 52 'load' 'num2' <Predicate = (!icmp_ln236)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln238 = add i4 %select_ln236, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 53 'add' 'add_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln236 = store i7 %add_ln236_1, i7 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 54 'store' 'store_ln236' <Predicate = (!icmp_ln236)> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln264 = store i4 %add_ln238, i4 %tmpSumCS" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:264]   --->   Operation 55 'store' 'store_ln264' <Predicate = (!icmp_ln236)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%l_load = load i4 %l" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 56 'load' 'l_load' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln236 = add i4 %l_load, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 57 'add' 'add_ln236' <Predicate = (!icmp_ln236 & icmp_ln238)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Loop_Inner_Mul33_Loop_Inner_Mul333_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.35ns)   --->   "%select_ln236_1 = select i1 %icmp_ln238, i4 %add_ln236, i4 %l_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 60 'select' 'select_ln236_1' <Predicate = (!icmp_ln236)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln236_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 61 'trunc' 'empty' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty_81 = shl i4 %select_ln236_1, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 62 'shl' 'empty_81' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_81" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 63 'zext' 'p_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty_82 = or i4 %empty_81, i4 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 64 'or' 'empty_82' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i4 %empty_82" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 65 'zext' 'zext_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln238_1 = zext i4 %select_ln236" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 66 'zext' 'zext_ln238_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln239 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:239]   --->   Operation 67 'specpipeline' 'specpipeline_ln239' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 68 [1/2] (0.69ns)   --->   "%num1 = load i4 %Order_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:265]   --->   Operation 68 'load' 'num1' <Predicate = (!icmp_ln236)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i32 %num1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:256]   --->   Operation 69 'trunc' 'trunc_ln256' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 70 [1/2] (0.69ns)   --->   "%num2 = load i4 %Order_addr_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:266]   --->   Operation 70 'load' 'num2' <Predicate = (!icmp_ln236)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln256_1 = trunc i32 %num2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:256]   --->   Operation 71 'trunc' 'trunc_ln256_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.88ns)   --->   "%icmp_ln267 = icmp_slt  i32 %num2, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 72 'icmp' 'icmp_ln267' <Predicate = (!icmp_ln236)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num1, i32 31" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 73 'bitselect' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%xor_ln267 = xor i1 %tmp, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 74 'xor' 'xor_ln267' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num2, i32 31" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 75 'bitselect' 'tmp_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%xor_ln267_1 = xor i1 %tmp_2, i1 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 76 'xor' 'xor_ln267_1' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.88ns)   --->   "%icmp_ln268 = icmp_ne  i32 %num1, i32 %num2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:268]   --->   Operation 77 'icmp' 'icmp_ln268' <Predicate = (!icmp_ln236)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.88ns)   --->   "%icmp_ln267_1 = icmp_slt  i32 %num1, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 78 'icmp' 'icmp_ln267_1' <Predicate = (!icmp_ln236)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.88ns)   --->   "%icmp_ln267_2 = icmp_slt  i32 %p_cast, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 79 'icmp' 'icmp_ln267_2' <Predicate = (!icmp_ln236)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.88ns)   --->   "%icmp_ln267_3 = icmp_slt  i32 %zext_ln238, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 80 'icmp' 'icmp_ln267_3' <Predicate = (!icmp_ln236)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_5)   --->   "%and_ln267 = and i1 %icmp_ln267_1, i1 %icmp_ln267" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 81 'and' 'and_ln267' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_5)   --->   "%and_ln267_1 = and i1 %and_ln267, i1 %icmp_ln267_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 82 'and' 'and_ln267_1' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%and_ln267_3 = and i1 %icmp_ln268, i1 %xor_ln267" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 83 'and' 'and_ln267_3' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln267_4)   --->   "%and_ln267_2 = and i1 %and_ln267_3, i1 %xor_ln267_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 84 'and' 'and_ln267_2' <Predicate = (!icmp_ln236)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln267_4 = and i1 %icmp_ln267_3, i1 %and_ln267_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 85 'and' 'and_ln267_4' <Predicate = (!icmp_ln236)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln267_5 = and i1 %and_ln267_4, i1 %and_ln267_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 86 'and' 'and_ln267_5' <Predicate = (!icmp_ln236)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %and_ln267_5, void %for.inc841, void %fpga_resource_hint.Loop_Inner_Mul3333.30" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:267]   --->   Operation 87 'br' 'br_ln267' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%m_c_right_addr = getelementptr i64 %m_c_right, i64 0, i64 %zext_ln238_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:269]   --->   Operation 88 'getelementptr' 'm_c_right_addr' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (0.71ns)   --->   "%cl = load i4 %m_c_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:269]   --->   Operation 89 'load' 'cl' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%m_s_right_addr = getelementptr i64 %m_s_right, i64 0, i64 %zext_ln238_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:270]   --->   Operation 90 'getelementptr' 'm_s_right_addr' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (0.71ns)   --->   "%sl = load i4 %m_s_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:270]   --->   Operation 91 'load' 'sl' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln236 = store i4 %select_ln236_1, i4 %l" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:236]   --->   Operation 92 'store' 'store_ln236' <Predicate = (!icmp_ln236)> <Delay = 0.38>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln238 = br void %for.body8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:238]   --->   Operation 93 'br' 'br_ln238' <Predicate = (!icmp_ln236)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 94 [1/2] (0.71ns)   --->   "%cl = load i4 %m_c_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:269]   --->   Operation 94 'load' 'cl' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 95 [1/2] (0.71ns)   --->   "%sl = load i4 %m_s_right_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:270]   --->   Operation 95 'load' 'sl' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i3.i1, i4 %trunc_ln256, i3 %empty, i1 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 96 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i8 %tmp_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 97 'zext' 'zext_ln280' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%dataA16_addr = getelementptr i64 %dataA16, i64 0, i64 %zext_ln280" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 98 'getelementptr' 'dataA16_addr' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln256, i4 %empty_82" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 99 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i8 %tmp_8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 100 'zext' 'zext_ln281' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%dataA16_addr_4 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln281" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 101 'getelementptr' 'dataA16_addr_4' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (2.23ns)   --->   "%m00 = load i8 %dataA16_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 102 'load' 'm00' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 103 [2/2] (2.23ns)   --->   "%m01 = load i8 %dataA16_addr_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 103 'load' 'm01' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 104 [1/2] (2.23ns)   --->   "%m00 = load i8 %dataA16_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 104 'load' 'm00' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 105 [1/2] (2.23ns)   --->   "%m01 = load i8 %dataA16_addr_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 105 'load' 'm01' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i3.i1, i4 %trunc_ln256_1, i3 %empty, i1 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:329]   --->   Operation 106 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i8 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:329]   --->   Operation 107 'zext' 'zext_ln329' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%dataA16_addr_5 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln329" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:329]   --->   Operation 108 'getelementptr' 'dataA16_addr_5' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln256_1, i4 %empty_82" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:330]   --->   Operation 109 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i8 %tmp_s" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:330]   --->   Operation 110 'zext' 'zext_ln330' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%dataA16_addr_6 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln330" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:330]   --->   Operation 111 'getelementptr' 'dataA16_addr_6' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (2.23ns)   --->   "%m10 = load i8 %dataA16_addr_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:329]   --->   Operation 112 'load' 'm10' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_4 : Operation 113 [2/2] (2.23ns)   --->   "%m11 = load i8 %dataA16_addr_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:330]   --->   Operation 113 'load' 'm11' <Predicate = (!icmp_ln236 & and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 114 [1/2] (2.23ns)   --->   "%m10 = load i8 %dataA16_addr_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:329]   --->   Operation 114 'load' 'm10' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_5 : Operation 115 [1/2] (2.23ns)   --->   "%m11 = load i8 %dataA16_addr_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:330]   --->   Operation 115 'load' 'm11' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_5 : Operation 116 [8/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 116 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [8/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 117 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 118 [7/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 118 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [8/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 119 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [7/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 120 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [8/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 121 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%m1_to_int = bitcast i64 %m00" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 122 'bitcast' 'm1_to_int' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.28ns)   --->   "%m1_neg = xor i64 %m1_to_int, i64 9223372036854775808" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 123 'xor' 'm1_neg' <Predicate = (and_ln267_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%m1_4_to_int = bitcast i64 %m01" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 124 'bitcast' 'm1_4_to_int' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.28ns)   --->   "%m1_4_neg = xor i64 %m1_4_to_int, i64 9223372036854775808" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 125 'xor' 'm1_4_neg' <Predicate = (and_ln267_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [6/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 126 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [7/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 127 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [8/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 128 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [6/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 129 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [7/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 130 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [8/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 131 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%m1 = bitcast i64 %m1_neg" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:280]   --->   Operation 132 'bitcast' 'm1' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%m1_4 = bitcast i64 %m1_4_neg" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:281]   --->   Operation 133 'bitcast' 'm1_4' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_8 : Operation 134 [5/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 134 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [6/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 135 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [7/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 136 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [8/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 137 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [5/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 138 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [6/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 139 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [7/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 140 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [8/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 141 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 142 [4/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 142 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [5/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 143 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [6/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 144 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [7/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 145 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [4/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 146 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [5/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 147 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [6/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 148 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [7/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 149 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 150 [3/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 150 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [4/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 151 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [5/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 152 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [6/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 153 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [3/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 154 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [4/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 155 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [5/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 156 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [6/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 157 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 158 [2/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 158 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [3/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 159 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [4/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 160 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [5/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 161 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [2/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 162 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [3/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 163 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [4/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 164 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [5/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 165 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 166 [1/8] (2.32ns)   --->   "%tmpMul0 = dmul i64 %m00, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 166 'dmul' 'tmpMul0' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:395]   --->   Operation 167 'specfucore' 'specfucore_ln395' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_12 : Operation 168 [2/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 168 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [3/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 169 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [4/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 170 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/8] (2.32ns)   --->   "%tmpMul0_5 = dmul i64 %m01, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 171 'dmul' 'tmpMul0_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_5, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:395]   --->   Operation 172 'specfucore' 'specfucore_ln395' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_12 : Operation 173 [2/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 173 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [3/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 174 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [4/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 175 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 176 [1/8] (2.32ns)   --->   "%tmpMul1 = dmul i64 %m10, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 176 'dmul' 'tmpMul1' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:396]   --->   Operation 177 'specfucore' 'specfucore_ln396' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_13 : Operation 178 [2/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 178 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [3/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 179 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/8] (2.32ns)   --->   "%tmpMul1_5 = dmul i64 %m11, i64 %sl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 180 'dmul' 'tmpMul1_5' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_5, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:396]   --->   Operation 181 'specfucore' 'specfucore_ln396' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_13 : Operation 182 [2/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 182 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [3/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 183 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 184 [6/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 184 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/8] (2.32ns)   --->   "%tmpMul0_4 = dmul i64 %m10, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 185 'dmul' 'tmpMul0_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_4, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:395]   --->   Operation 186 'specfucore' 'specfucore_ln395' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_14 : Operation 187 [2/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 187 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [1/8] (2.32ns)   --->   "%tmpMul0_6 = dmul i64 %m11, i64 %cl" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 188 'dmul' 'tmpMul0_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_6, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:395]   --->   Operation 189 'specfucore' 'specfucore_ln395' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_14 : Operation 190 [2/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 190 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 191 [5/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 191 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/8] (2.32ns)   --->   "%tmpMul1_4 = dmul i64 %sl, i64 %m1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 192 'dmul' 'tmpMul1_4' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_4, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:396]   --->   Operation 193 'specfucore' 'specfucore_ln396' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_15 : Operation 194 [6/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 194 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/8] (2.32ns)   --->   "%tmpMul1_6 = dmul i64 %sl, i64 %m1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 195 'dmul' 'tmpMul1_6' <Predicate = (and_ln267_5)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_6, i64 510, i64 13, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:396]   --->   Operation 196 'specfucore' 'specfucore_ln396' <Predicate = (and_ln267_5)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.97>
ST_16 : Operation 197 [4/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 197 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [6/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 198 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [5/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 199 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.97>
ST_17 : Operation 200 [3/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 200 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 201 [5/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 201 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [4/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 202 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [6/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 203 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.97>
ST_18 : Operation 204 [2/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 204 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [4/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 205 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [3/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 206 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [5/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 207 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.97>
ST_19 : Operation 208 [1/6] (1.97ns)   --->   "%sum = dadd i64 %tmpMul0, i64 %tmpMul1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 208 'dadd' 'sum' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:397]   --->   Operation 209 'specfucore' 'specfucore_ln397' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_19 : Operation 210 [3/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 210 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [2/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 211 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [4/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 212 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.97>
ST_20 : Operation 213 [2/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 213 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 214 [1/6] (1.97ns)   --->   "%sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 214 'dadd' 'sum_5' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_5, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:397]   --->   Operation 215 'specfucore' 'specfucore_ln397' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_20 : Operation 216 [3/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 216 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.23>
ST_21 : Operation 217 [1/6] (1.97ns)   --->   "%sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 217 'dadd' 'sum_4' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_4, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:397]   --->   Operation 218 'specfucore' 'specfucore_ln397' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_21 : Operation 219 [2/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 219 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 220 [1/1] (2.23ns)   --->   "%store_ln412 = store i64 %sum, i8 %dataA16_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:412]   --->   Operation 220 'store' 'store_ln412' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_21 : Operation 221 [1/1] (2.23ns)   --->   "%store_ln413 = store i64 %sum_5, i8 %dataA16_addr_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:413]   --->   Operation 221 'store' 'store_ln413' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 22 <SV = 21> <Delay = 2.23>
ST_22 : Operation 222 [1/6] (1.97ns)   --->   "%sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 222 'dadd' 'sum_6' <Predicate = (and_ln267_5)> <Delay = 1.97> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 5> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_6, i64 508, i64 4, i64 18446744073709551615" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:397]   --->   Operation 223 'specfucore' 'specfucore_ln397' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (2.23ns)   --->   "%store_ln461 = store i64 %sum_4, i8 %dataA16_addr_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:461]   --->   Operation 224 'store' 'store_ln461' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%ret_ln513 = ret" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:513]   --->   Operation 251 'ret' 'ret_ln513' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.23>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:394]   --->   Operation 225 'specregionbegin' 'rbegin12' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 226 'specregionend' 'rend22' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 227 'specregionbegin' 'rbegin14' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin14" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 228 'specregionend' 'rend20' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 229 'specregionbegin' 'rbegin16' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 230 'specregionend' 'rend18' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:394]   --->   Operation 231 'specregionbegin' 'rbegin15' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin15" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 232 'specregionend' 'rend16' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 233 'specregionbegin' 'rbegin13' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin13" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 234 'specregionend' 'rend14' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 235 'specregionbegin' 'rbegin11' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin11" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 236 'specregionend' 'rend12' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:394]   --->   Operation 237 'specregionbegin' 'rbegin9' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 238 'specregionend' 'rend10' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 239 'specregionbegin' 'rbegin7' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin7" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 240 'specregionend' 'rend8' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 241 'specregionbegin' 'rbegin5' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin5" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 242 'specregionend' 'rend6' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:394]   --->   Operation 243 'specregionbegin' 'rbegin3' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 244 'specregionend' 'rend4' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:398]   --->   Operation 245 'specregionbegin' 'rbegin1' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 246 'specregionend' 'rend2' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:399]   --->   Operation 247 'specregionbegin' 'rbegin' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:400]   --->   Operation 248 'specregionend' 'rend' <Predicate = (and_ln267_5)> <Delay = 0.00>
ST_26 : Operation 249 [1/1] (2.23ns)   --->   "%store_ln462 = store i64 %sum_6, i8 %dataA16_addr_6" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:462]   --->   Operation 249 'store' 'store_ln462' <Predicate = (and_ln267_5)> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln509 = br void %for.inc841" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:509]   --->   Operation 250 'br' 'br_ln509' <Predicate = (and_ln267_5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lda]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Order]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ m_c_right]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ m_s_right]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dataA16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmpSumCS              (alloca           ) [ 010000000000000000000000000]
l                     (alloca           ) [ 011000000000000000000000000]
indvar_flatten        (alloca           ) [ 010000000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000000000000000000]
lda_read              (read             ) [ 001000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000]
store_ln236           (store            ) [ 000000000000000000000000000]
store_ln264           (store            ) [ 000000000000000000000000000]
br_ln236              (br               ) [ 000000000000000000000000000]
indvar_flatten_load   (load             ) [ 000000000000000000000000000]
icmp_ln236            (icmp             ) [ 011111111111111111111110000]
add_ln236_1           (add              ) [ 000000000000000000000000000]
br_ln236              (br               ) [ 000000000000000000000000000]
tmpSumCS_load         (load             ) [ 000000000000000000000000000]
icmp_ln238            (icmp             ) [ 001000000000000000000000000]
select_ln236          (select           ) [ 001000000000000000000000000]
shl_ln260             (shl              ) [ 000000000000000000000000000]
zext_ln264            (zext             ) [ 000000000000000000000000000]
Order_addr            (getelementptr    ) [ 001000000000000000000000000]
or_ln266              (or               ) [ 000000000000000000000000000]
zext_ln266            (zext             ) [ 000000000000000000000000000]
Order_addr_2          (getelementptr    ) [ 001000000000000000000000000]
add_ln238             (add              ) [ 000000000000000000000000000]
store_ln236           (store            ) [ 000000000000000000000000000]
store_ln264           (store            ) [ 000000000000000000000000000]
l_load                (load             ) [ 000000000000000000000000000]
add_ln236             (add              ) [ 000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000]
select_ln236_1        (select           ) [ 000000000000000000000000000]
empty                 (trunc            ) [ 000110000000000000000000000]
empty_81              (shl              ) [ 000000000000000000000000000]
p_cast                (zext             ) [ 000000000000000000000000000]
empty_82              (or               ) [ 000110000000000000000000000]
zext_ln238            (zext             ) [ 000000000000000000000000000]
zext_ln238_1          (zext             ) [ 000000000000000000000000000]
specpipeline_ln239    (specpipeline     ) [ 000000000000000000000000000]
num1                  (load             ) [ 000000000000000000000000000]
trunc_ln256           (trunc            ) [ 000100000000000000000000000]
num2                  (load             ) [ 000000000000000000000000000]
trunc_ln256_1         (trunc            ) [ 000110000000000000000000000]
icmp_ln267            (icmp             ) [ 000000000000000000000000000]
tmp                   (bitselect        ) [ 000000000000000000000000000]
xor_ln267             (xor              ) [ 000000000000000000000000000]
tmp_2                 (bitselect        ) [ 000000000000000000000000000]
xor_ln267_1           (xor              ) [ 000000000000000000000000000]
icmp_ln268            (icmp             ) [ 000000000000000000000000000]
icmp_ln267_1          (icmp             ) [ 000000000000000000000000000]
icmp_ln267_2          (icmp             ) [ 000000000000000000000000000]
icmp_ln267_3          (icmp             ) [ 000000000000000000000000000]
and_ln267             (and              ) [ 000000000000000000000000000]
and_ln267_1           (and              ) [ 000000000000000000000000000]
and_ln267_3           (and              ) [ 000000000000000000000000000]
and_ln267_2           (and              ) [ 000000000000000000000000000]
and_ln267_4           (and              ) [ 000000000000000000000000000]
and_ln267_5           (and              ) [ 011111111111111111111111111]
br_ln267              (br               ) [ 000000000000000000000000000]
m_c_right_addr        (getelementptr    ) [ 000100000000000000000000000]
m_s_right_addr        (getelementptr    ) [ 000100000000000000000000000]
store_ln236           (store            ) [ 000000000000000000000000000]
br_ln238              (br               ) [ 000000000000000000000000000]
cl                    (load             ) [ 011111111111111000000000000]
sl                    (load             ) [ 011111111111111100000000000]
tmp_7                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln280            (zext             ) [ 000000000000000000000000000]
dataA16_addr          (getelementptr    ) [ 011111111111111111111100000]
tmp_8                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln281            (zext             ) [ 000000000000000000000000000]
dataA16_addr_4        (getelementptr    ) [ 011111111111111111111100000]
m00                   (load             ) [ 011111111111100000000000000]
m01                   (load             ) [ 011111111111100000000000000]
tmp_9                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln329            (zext             ) [ 000000000000000000000000000]
dataA16_addr_5        (getelementptr    ) [ 011111111111111111111110000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln330            (zext             ) [ 000000000000000000000000000]
dataA16_addr_6        (getelementptr    ) [ 011111111111111111111111111]
m10                   (load             ) [ 011110111111111000000000000]
m11                   (load             ) [ 011110111111111000000000000]
m1_to_int             (bitcast          ) [ 000000000000000000000000000]
m1_neg                (xor              ) [ 000010001000000000000000000]
m1_4_to_int           (bitcast          ) [ 000000000000000000000000000]
m1_4_neg              (xor              ) [ 000010001000000000000000000]
m1                    (bitcast          ) [ 011110000111111100000000000]
m1_4                  (bitcast          ) [ 011110000111111100000000000]
tmpMul0               (dmul             ) [ 011110000000011111110000000]
specfucore_ln395      (specfucore       ) [ 000000000000000000000000000]
tmpMul0_5             (dmul             ) [ 011110000000011111111000000]
specfucore_ln395      (specfucore       ) [ 000000000000000000000000000]
tmpMul1               (dmul             ) [ 011110000000001111110000000]
specfucore_ln396      (specfucore       ) [ 000000000000000000000000000]
tmpMul1_5             (dmul             ) [ 011110000000001111111000000]
specfucore_ln396      (specfucore       ) [ 000000000000000000000000000]
tmpMul0_4             (dmul             ) [ 011110000000000111111100000]
specfucore_ln395      (specfucore       ) [ 000000000000000000000000000]
tmpMul0_6             (dmul             ) [ 011110000000000111111110000]
specfucore_ln395      (specfucore       ) [ 000000000000000000000000000]
tmpMul1_4             (dmul             ) [ 011110000000000011111100000]
specfucore_ln396      (specfucore       ) [ 000000000000000000000000000]
tmpMul1_6             (dmul             ) [ 011110000000000011111110000]
specfucore_ln396      (specfucore       ) [ 000000000000000000000000000]
sum                   (dadd             ) [ 010010000000000000001100000]
specfucore_ln397      (specfucore       ) [ 000000000000000000000000000]
sum_5                 (dadd             ) [ 010000000000000000000100000]
specfucore_ln397      (specfucore       ) [ 000000000000000000000000000]
sum_4                 (dadd             ) [ 001000000000000000000010000]
specfucore_ln397      (specfucore       ) [ 000000000000000000000000000]
store_ln412           (store            ) [ 000000000000000000000000000]
store_ln413           (store            ) [ 000000000000000000000000000]
sum_6                 (dadd             ) [ 011110000000000000000001111]
specfucore_ln397      (specfucore       ) [ 000000000000000000000000000]
store_ln461           (store            ) [ 000000000000000000000000000]
rbegin12              (specregionbegin  ) [ 000000000000000000000000000]
rend22                (specregionend    ) [ 000000000000000000000000000]
rbegin14              (specregionbegin  ) [ 000000000000000000000000000]
rend20                (specregionend    ) [ 000000000000000000000000000]
rbegin16              (specregionbegin  ) [ 000000000000000000000000000]
rend18                (specregionend    ) [ 000000000000000000000000000]
rbegin15              (specregionbegin  ) [ 000000000000000000000000000]
rend16                (specregionend    ) [ 000000000000000000000000000]
rbegin13              (specregionbegin  ) [ 000000000000000000000000000]
rend14                (specregionend    ) [ 000000000000000000000000000]
rbegin11              (specregionbegin  ) [ 000000000000000000000000000]
rend12                (specregionend    ) [ 000000000000000000000000000]
rbegin9               (specregionbegin  ) [ 000000000000000000000000000]
rend10                (specregionend    ) [ 000000000000000000000000000]
rbegin7               (specregionbegin  ) [ 000000000000000000000000000]
rend8                 (specregionend    ) [ 000000000000000000000000000]
rbegin5               (specregionbegin  ) [ 000000000000000000000000000]
rend6                 (specregionend    ) [ 000000000000000000000000000]
rbegin3               (specregionbegin  ) [ 000000000000000000000000000]
rend4                 (specregionend    ) [ 000000000000000000000000000]
rbegin1               (specregionbegin  ) [ 000000000000000000000000000]
rend2                 (specregionend    ) [ 000000000000000000000000000]
rbegin                (specregionbegin  ) [ 000000000000000000000000000]
rend                  (specregionend    ) [ 000000000000000000000000000]
store_ln462           (store            ) [ 000000000000000000000000000]
br_ln509              (br               ) [ 000000000000000000000000000]
ret_ln513             (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lda">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lda"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Order">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Order"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_c_right">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_c_right"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_s_right">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_s_right"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dataA16">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataA16"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Inner_Mul33_Loop_Inner_Mul333_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="tmpSumCS_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpSumCS/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="l_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lda_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lda_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="Order_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Order_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
<pin id="137" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num1/1 num2/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="Order_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Order_addr_2/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="m_c_right_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_c_right_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cl/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="m_s_right_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_s_right_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sl/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="dataA16_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA16_addr/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="dataA16_addr_4_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA16_addr_4/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="1"/>
<pin id="190" dir="0" index="2" bw="0" slack="0"/>
<pin id="192" dir="0" index="4" bw="8" slack="1"/>
<pin id="193" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="64" slack="1"/>
<pin id="195" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="m00/3 m01/3 m10/4 m11/4 store_ln412/21 store_ln413/21 store_ln461/22 store_ln462/26 "/>
</bind>
</comp>

<comp id="198" class="1004" name="dataA16_addr_5_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA16_addr_5/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="dataA16_addr_6_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataA16_addr_6/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="2"/>
<pin id="216" dir="0" index="1" bw="64" slack="1"/>
<pin id="217" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum/14 sum_5/15 sum_4/16 sum_6/17 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmpMul0/5 tmpMul1/6 tmpMul0_4/7 tmpMul1_4/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmpMul0_5/5 tmpMul1_5/6 tmpMul0_6/7 tmpMul1_6/8 "/>
</bind>
</comp>

<comp id="226" class="1005" name="reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln236_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln236/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln264_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln264/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="indvar_flatten_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln236_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln236_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln236_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmpSumCS_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmpSumCS_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln238_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln238/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln236_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln236/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln260_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln260/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln264_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln264/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="or_ln266_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln266/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln266_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln238_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln236_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln236/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln264_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln264/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="l_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_load/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln236_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln236/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln236_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="0" index="2" bw="4" slack="0"/>
<pin id="329" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln236_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="empty_81_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_81/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="empty_82_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_82/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln238_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln238_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln256_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln256_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln267_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="1"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="xor_ln267_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln267/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="xor_ln267_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln267_1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln268_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln268/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln267_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267_1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln267_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="1"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267_2/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln267_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267_3/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln267_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln267/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln267_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln267_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="and_ln267_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln267_3/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="and_ln267_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln267_2/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="and_ln267_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln267_4/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln267_5_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln267_5/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln236_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="1"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln236/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="4" slack="1"/>
<pin id="467" dir="0" index="2" bw="3" slack="1"/>
<pin id="468" dir="0" index="3" bw="1" slack="0"/>
<pin id="469" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln280_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_8_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="4" slack="1"/>
<pin id="480" dir="0" index="2" bw="4" slack="1"/>
<pin id="481" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln281_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_9_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="4" slack="2"/>
<pin id="491" dir="0" index="2" bw="3" slack="2"/>
<pin id="492" dir="0" index="3" bw="1" slack="0"/>
<pin id="493" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln329_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_s_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="2"/>
<pin id="504" dir="0" index="2" bw="4" slack="2"/>
<pin id="505" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln330_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln330/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="m1_to_int_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="3"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m1_to_int/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="m1_neg_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="m1_neg/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="m1_4_to_int_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="3"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m1_4_to_int/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="m1_4_neg_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="m1_4_neg/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="m1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="1"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m1/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="m1_4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="1"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m1_4/8 "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmpSumCS_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmpSumCS "/>
</bind>
</comp>

<comp id="545" class="1005" name="l_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="552" class="1005" name="indvar_flatten_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="559" class="1005" name="lda_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lda_read "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln236_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln236 "/>
</bind>
</comp>

<comp id="571" class="1005" name="icmp_ln238_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln238 "/>
</bind>
</comp>

<comp id="576" class="1005" name="select_ln236_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="1"/>
<pin id="578" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln236 "/>
</bind>
</comp>

<comp id="581" class="1005" name="Order_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="1"/>
<pin id="583" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Order_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="Order_addr_2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Order_addr_2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="empty_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="1"/>
<pin id="593" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="597" class="1005" name="empty_82_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="1"/>
<pin id="599" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_82 "/>
</bind>
</comp>

<comp id="603" class="1005" name="trunc_ln256_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="1"/>
<pin id="605" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln256 "/>
</bind>
</comp>

<comp id="609" class="1005" name="trunc_ln256_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="2"/>
<pin id="611" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln256_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="and_ln267_5_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln267_5 "/>
</bind>
</comp>

<comp id="619" class="1005" name="m_c_right_addr_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="1"/>
<pin id="621" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_c_right_addr "/>
</bind>
</comp>

<comp id="624" class="1005" name="m_s_right_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="1"/>
<pin id="626" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_s_right_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="cl_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="2"/>
<pin id="631" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="cl "/>
</bind>
</comp>

<comp id="635" class="1005" name="sl_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="3"/>
<pin id="637" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sl "/>
</bind>
</comp>

<comp id="643" class="1005" name="dataA16_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataA16_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="dataA16_addr_4_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="1"/>
<pin id="650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataA16_addr_4 "/>
</bind>
</comp>

<comp id="653" class="1005" name="m00_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="1"/>
<pin id="655" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m00 "/>
</bind>
</comp>

<comp id="659" class="1005" name="m01_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="1"/>
<pin id="661" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m01 "/>
</bind>
</comp>

<comp id="665" class="1005" name="dataA16_addr_5_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataA16_addr_5 "/>
</bind>
</comp>

<comp id="670" class="1005" name="dataA16_addr_6_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataA16_addr_6 "/>
</bind>
</comp>

<comp id="675" class="1005" name="m10_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="1"/>
<pin id="677" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m10 "/>
</bind>
</comp>

<comp id="680" class="1005" name="m11_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m11 "/>
</bind>
</comp>

<comp id="685" class="1005" name="m1_neg_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="1"/>
<pin id="687" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_neg "/>
</bind>
</comp>

<comp id="690" class="1005" name="m1_4_neg_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="1"/>
<pin id="692" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_4_neg "/>
</bind>
</comp>

<comp id="695" class="1005" name="m1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="1"/>
<pin id="697" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="m1_4_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="1"/>
<pin id="702" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m1_4 "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmpMul0_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="64" slack="2"/>
<pin id="707" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmpMul0 "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmpMul0_5_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="3"/>
<pin id="712" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmpMul0_5 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmpMul1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="1"/>
<pin id="717" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmpMul1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmpMul1_5_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="64" slack="2"/>
<pin id="722" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmpMul1_5 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmpMul0_4_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="2"/>
<pin id="727" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmpMul0_4 "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmpMul0_6_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="3"/>
<pin id="732" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmpMul0_6 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmpMul1_4_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="1"/>
<pin id="737" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmpMul1_4 "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmpMul1_6_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="2"/>
<pin id="742" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmpMul1_6 "/>
</bind>
</comp>

<comp id="745" class="1005" name="sum_5_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="1"/>
<pin id="747" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="750" class="1005" name="sum_6_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="4"/>
<pin id="752" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="sum_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="122" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="196"><net_src comp="173" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="198" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="229"><net_src comp="214" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="246" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="261" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="293"><net_src comp="278" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="304"><net_src comp="270" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="255" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="300" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="316" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="325" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="325" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="336" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="364"><net_src comp="129" pin="7"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="129" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="129" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="52" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="129" pin="7"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="129" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="129" pin="7"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="129" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="129" pin="7"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="342" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="352" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="408" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="369" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="413" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="402" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="382" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="396" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="418" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="429" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="325" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="470"><net_src comp="58" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="60" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="475"><net_src comp="464" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="482"><net_src comp="62" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="477" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="494"><net_src comp="58" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="60" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="499"><net_src comp="488" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="506"><net_src comp="62" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="501" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="64" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="64" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="537"><net_src comp="534" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="541"><net_src comp="104" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="548"><net_src comp="108" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="555"><net_src comp="112" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="562"><net_src comp="116" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="570"><net_src comp="249" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="264" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="579"><net_src comp="270" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="584"><net_src comp="122" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="589"><net_src comp="139" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="594"><net_src comp="332" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="600"><net_src comp="346" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="606"><net_src comp="361" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="612"><net_src comp="365" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="618"><net_src comp="453" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="147" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="627"><net_src comp="160" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="632"><net_src comp="154" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="638"><net_src comp="167" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="646"><net_src comp="173" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="651"><net_src comp="180" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="656"><net_src comp="187" pin="7"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="662"><net_src comp="187" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="668"><net_src comp="198" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="673"><net_src comp="205" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="678"><net_src comp="187" pin="7"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="683"><net_src comp="187" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="688"><net_src comp="515" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="693"><net_src comp="524" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="698"><net_src comp="530" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="703"><net_src comp="534" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="708"><net_src comp="218" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="713"><net_src comp="222" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="718"><net_src comp="218" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="723"><net_src comp="222" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="728"><net_src comp="218" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="733"><net_src comp="222" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="738"><net_src comp="218" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="743"><net_src comp="222" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="748"><net_src comp="214" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="753"><net_src comp="214" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="187" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataA16 | {21 22 26 }
 - Input state : 
	Port: unrollCol<double, 16, 1, 16>10 : lda | {1 }
	Port: unrollCol<double, 16, 1, 16>10 : Order | {1 2 }
	Port: unrollCol<double, 16, 1, 16>10 : m_c_right | {2 3 }
	Port: unrollCol<double, 16, 1, 16>10 : m_s_right | {2 3 }
	Port: unrollCol<double, 16, 1, 16>10 : dataA16 | {3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln236 : 1
		store_ln264 : 1
		indvar_flatten_load : 1
		icmp_ln236 : 2
		add_ln236_1 : 2
		br_ln236 : 3
		tmpSumCS_load : 1
		icmp_ln238 : 2
		select_ln236 : 3
		shl_ln260 : 4
		zext_ln264 : 4
		Order_addr : 5
		num1 : 6
		or_ln266 : 4
		zext_ln266 : 4
		Order_addr_2 : 5
		num2 : 6
		add_ln238 : 4
		store_ln236 : 3
		store_ln264 : 5
	State 2
		add_ln236 : 1
		select_ln236_1 : 2
		empty : 3
		empty_81 : 3
		p_cast : 3
		empty_82 : 3
		zext_ln238 : 3
		trunc_ln256 : 1
		trunc_ln256_1 : 1
		icmp_ln267 : 1
		tmp : 1
		xor_ln267 : 2
		tmp_2 : 1
		xor_ln267_1 : 2
		icmp_ln268 : 1
		icmp_ln267_1 : 1
		icmp_ln267_2 : 4
		icmp_ln267_3 : 4
		and_ln267 : 2
		and_ln267_1 : 5
		and_ln267_3 : 2
		and_ln267_2 : 2
		and_ln267_4 : 5
		and_ln267_5 : 5
		br_ln267 : 5
		m_c_right_addr : 1
		cl : 2
		m_s_right_addr : 1
		sl : 2
		store_ln236 : 3
	State 3
		zext_ln280 : 1
		dataA16_addr : 2
		zext_ln281 : 1
		dataA16_addr_4 : 2
		m00 : 3
		m01 : 3
	State 4
		zext_ln329 : 1
		dataA16_addr_5 : 2
		zext_ln330 : 1
		dataA16_addr_6 : 2
		m10 : 3
		m11 : 3
	State 5
	State 6
	State 7
		m1_neg : 1
		m1_4_neg : 1
	State 8
		tmpMul1_4 : 1
		tmpMul1_6 : 1
	State 9
	State 10
	State 11
	State 12
		specfucore_ln395 : 1
		specfucore_ln395 : 1
	State 13
		specfucore_ln396 : 1
		specfucore_ln396 : 1
	State 14
		specfucore_ln395 : 1
		specfucore_ln395 : 1
	State 15
		specfucore_ln396 : 1
		specfucore_ln396 : 1
	State 16
	State 17
	State 18
	State 19
		specfucore_ln397 : 1
	State 20
		specfucore_ln397 : 1
	State 21
		specfucore_ln397 : 1
	State 22
		specfucore_ln397 : 1
	State 23
	State 24
	State 25
	State 26
		rend22 : 1
		rend20 : 1
		rend18 : 1
		rend16 : 1
		rend14 : 1
		rend12 : 1
		rend10 : 1
		rend8 : 1
		rend6 : 1
		rend4 : 1
		rend2 : 1
		rend : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   dadd   |       grp_fu_214      |    0    |   542   |   638   |
|----------|-----------------------|---------|---------|---------|
|   dmul   |       grp_fu_218      |    8    |   388   |   127   |
|          |       grp_fu_222      |    8    |   388   |   127   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln236_fu_249   |    0    |    0    |    14   |
|          |   icmp_ln238_fu_264   |    0    |    0    |    12   |
|          |   icmp_ln267_fu_369   |    0    |    0    |    39   |
|   icmp   |   icmp_ln268_fu_402   |    0    |    0    |    39   |
|          |  icmp_ln267_1_fu_408  |    0    |    0    |    39   |
|          |  icmp_ln267_2_fu_413  |    0    |    0    |    39   |
|          |  icmp_ln267_3_fu_418  |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln267_fu_382   |    0    |    0    |    2    |
|    xor   |   xor_ln267_1_fu_396  |    0    |    0    |    2    |
|          |     m1_neg_fu_515     |    0    |    0    |    64   |
|          |    m1_4_neg_fu_524    |    0    |    0    |    64   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln236_1_fu_255  |    0    |    0    |    14   |
|    add   |    add_ln238_fu_300   |    0    |    0    |    12   |
|          |    add_ln236_fu_319   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln267_fu_423   |    0    |    0    |    2    |
|          |   and_ln267_1_fu_429  |    0    |    0    |    2    |
|    and   |   and_ln267_3_fu_435  |    0    |    0    |    2    |
|          |   and_ln267_2_fu_441  |    0    |    0    |    2    |
|          |   and_ln267_4_fu_447  |    0    |    0    |    2    |
|          |   and_ln267_5_fu_453  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln236_fu_270  |    0    |    0    |    4    |
|          | select_ln236_1_fu_325 |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|   read   |  lda_read_read_fu_116 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln260_fu_278   |    0    |    0    |    0    |
|          |    empty_81_fu_336    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln264_fu_284   |    0    |    0    |    0    |
|          |   zext_ln266_fu_295   |    0    |    0    |    0    |
|          |     p_cast_fu_342     |    0    |    0    |    0    |
|          |   zext_ln238_fu_352   |    0    |    0    |    0    |
|   zext   |  zext_ln238_1_fu_356  |    0    |    0    |    0    |
|          |   zext_ln280_fu_472   |    0    |    0    |    0    |
|          |   zext_ln281_fu_483   |    0    |    0    |    0    |
|          |   zext_ln329_fu_496   |    0    |    0    |    0    |
|          |   zext_ln330_fu_507   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln266_fu_289    |    0    |    0    |    0    |
|          |    empty_82_fu_346    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      empty_fu_332     |    0    |    0    |    0    |
|   trunc  |   trunc_ln256_fu_361  |    0    |    0    |    0    |
|          |  trunc_ln256_1_fu_365 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_374      |    0    |    0    |    0    |
|          |      tmp_2_fu_388     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_7_fu_464     |    0    |    0    |    0    |
|bitconcatenate|      tmp_8_fu_477     |    0    |    0    |    0    |
|          |      tmp_9_fu_488     |    0    |    0    |    0    |
|          |      tmp_s_fu_501     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    16   |   1318  |   1303  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| Order_addr_2_reg_586 |    4   |
|  Order_addr_reg_581  |    4   |
|  and_ln267_5_reg_615 |    1   |
|      cl_reg_629      |   64   |
|dataA16_addr_4_reg_648|    8   |
|dataA16_addr_5_reg_665|    8   |
|dataA16_addr_6_reg_670|    8   |
| dataA16_addr_reg_643 |    8   |
|   empty_82_reg_597   |    4   |
|     empty_reg_591    |    3   |
|  icmp_ln236_reg_567  |    1   |
|  icmp_ln238_reg_571  |    1   |
|indvar_flatten_reg_552|    7   |
|       l_reg_545      |    4   |
|   lda_read_reg_559   |   32   |
|      m00_reg_653     |   64   |
|      m01_reg_659     |   64   |
|      m10_reg_675     |   64   |
|      m11_reg_680     |   64   |
|   m1_4_neg_reg_690   |   64   |
|     m1_4_reg_700     |   64   |
|    m1_neg_reg_685    |   64   |
|      m1_reg_695      |   64   |
|m_c_right_addr_reg_619|    4   |
|m_s_right_addr_reg_624|    4   |
|        reg_226       |   64   |
| select_ln236_reg_576 |    4   |
|      sl_reg_635      |   64   |
|     sum_5_reg_745    |   64   |
|     sum_6_reg_750    |   64   |
|   tmpMul0_4_reg_725  |   64   |
|   tmpMul0_5_reg_710  |   64   |
|   tmpMul0_6_reg_730  |   64   |
|    tmpMul0_reg_705   |   64   |
|   tmpMul1_4_reg_735  |   64   |
|   tmpMul1_5_reg_720  |   64   |
|   tmpMul1_6_reg_740  |   64   |
|    tmpMul1_reg_715   |   64   |
|   tmpSumCS_reg_538   |    4   |
| trunc_ln256_1_reg_609|    4   |
|  trunc_ln256_reg_603 |    4   |
+----------------------+--------+
|         Total        |  1461  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_129 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_187 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_187 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_187 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_214    |  p0  |   4  |  64  |   256  ||    20   |
|     grp_fu_214    |  p1  |   4  |  64  |   256  ||    20   |
|     grp_fu_218    |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_218    |  p1  |   4  |  64  |   256  ||    20   |
|     grp_fu_222    |  p0  |   3  |  64  |   192  ||    14   |
|     grp_fu_222    |  p1  |   4  |  64  |   256  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1592  ||  5.491  ||   193   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |  1318  |  1303  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   193  |
|  Register |    -   |    -   |  1461  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    5   |  2779  |  1496  |
+-----------+--------+--------+--------+--------+
