// Seed: 3690535205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  final id_5 = id_4;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4;
  assign id_4 = !1 - 1;
  reg  id_5;
  wire id_6;
  always id_5 = #1 id_2 | 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_2,
      id_4,
      id_4,
      id_6
  );
endmodule
