

================================================================
== Vitis HLS Report for 'Loop_1_proc1'
================================================================
* Date:           Wed Apr 12 06:47:05 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1797|     2318|  17.970 us|  23.180 us|  1797|  2318|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Loop_1_proc1_Pipeline_1_fu_130      |Loop_1_proc1_Pipeline_1      |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_Loop_1_proc1_Pipeline_loadA_fu_136  |Loop_1_proc1_Pipeline_loadA  |      520|      520|  5.200 us|  5.200 us|  520|  520|       no|
        |grp_Loop_1_proc1_Pipeline_ps_i_fu_144   |Loop_1_proc1_Pipeline_ps_i   |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |     1536|     1536|        24|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    4300|   2151|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    198|    -|
|Register         |        -|    -|     536|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   48|    4836|   2384|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   21|       4|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_Loop_1_proc1_Pipeline_1_fu_130      |Loop_1_proc1_Pipeline_1      |        0|   0|    11|   243|    0|
    |grp_Loop_1_proc1_Pipeline_loadA_fu_136  |Loop_1_proc1_Pipeline_loadA  |        0|   0|   511|   382|    0|
    |grp_Loop_1_proc1_Pipeline_ps_i_fu_144   |Loop_1_proc1_Pipeline_ps_i   |        0|  48|  3778|  1526|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |        0|  48|  4300|  2151|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |Loop_1_proc1_A_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                              |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_193_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln13_fu_173_p2  |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln23_fu_187_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  35|          17|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |AB_address0  |  14|          3|    4|         12|
    |AB_ce0       |  14|          3|    1|          3|
    |AB_ce1       |   9|          2|    1|          2|
    |AB_d0        |  14|          3|  512|       1536|
    |AB_we0       |  14|          3|   64|        192|
    |A_address0   |  14|          3|   10|         30|
    |A_ce0        |  14|          3|    1|          3|
    |A_ce1        |   9|          2|    1|          2|
    |A_we0        |   9|          2|    1|          2|
    |A_we1        |   9|          2|    1|          2|
    |Arows_read   |   9|          2|    1|          2|
    |Bcols_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm    |  42|          8|    1|          8|
    |ap_done      |   9|          2|    1|          2|
    |k_fu_114     |   9|          2|    7|         14|
    +-------------+----+-----------+-----+-----------+
    |Total        | 198|         42|  607|       1812|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   7|   0|    7|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_1_fu_130_ap_start_reg      |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_loadA_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_ps_i_fu_144_ap_start_reg   |   1|   0|    1|          0|
    |k_fu_114                                             |   7|   0|    7|          0|
    |tempB_a_1_reg_412                                    |  32|   0|   32|          0|
    |tempB_a_reg_397                                      |  32|   0|   32|          0|
    |tmp_13_reg_417                                       |  32|   0|   32|          0|
    |tmp_14_reg_422                                       |  32|   0|   32|          0|
    |tmp_15_reg_427                                       |  32|   0|   32|          0|
    |tmp_16_reg_432                                       |  32|   0|   32|          0|
    |tmp_17_reg_437                                       |  32|   0|   32|          0|
    |tmp_18_reg_442                                       |  32|   0|   32|          0|
    |tmp_19_reg_447                                       |  32|   0|   32|          0|
    |tmp_20_reg_452                                       |  32|   0|   32|          0|
    |tmp_21_reg_457                                       |  32|   0|   32|          0|
    |tmp_22_reg_462                                       |  32|   0|   32|          0|
    |tmp_23_reg_467                                       |  32|   0|   32|          0|
    |tmp_24_reg_472                                       |  32|   0|   32|          0|
    |trunc_ln145_2_reg_402                                |  32|   0|   32|          0|
    |trunc_ln145_3_reg_407                                |  32|   0|   32|          0|
    |trunc_ln23_reg_392                                   |   6|   0|    6|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 536|   0|  536|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|AB_address0    |  out|    4|   ap_memory|            AB|         array|
|AB_ce0         |  out|    1|   ap_memory|            AB|         array|
|AB_we0         |  out|   64|   ap_memory|            AB|         array|
|AB_d0          |  out|  512|   ap_memory|            AB|         array|
|AB_address1    |  out|    4|   ap_memory|            AB|         array|
|AB_ce1         |  out|    1|   ap_memory|            AB|         array|
|AB_q1          |   in|  512|   ap_memory|            AB|         array|
|it             |   in|   32|     ap_none|            it|        scalar|
|Arows_dout     |   in|  512|     ap_fifo|         Arows|       pointer|
|Arows_empty_n  |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read     |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout     |   in|  512|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n  |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read     |  out|    1|     ap_fifo|         Bcols|       pointer|
+---------------+-----+-----+------------+--------------+--------------+

