# Reading D:/Intel/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do FPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Intel/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/FPU/src {D:/Programme/Verilog/FPU/src/multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:31 on May 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/FPU/src" D:/Programme/Verilog/FPU/src/multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 11:38:31 on May 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/FPU/src {D:/Programme/Verilog/FPU/src/divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:31 on May 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/FPU/src" D:/Programme/Verilog/FPU/src/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 11:38:31 on May 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/FPU/src {D:/Programme/Verilog/FPU/src/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:31 on May 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/FPU/src" D:/Programme/Verilog/FPU/src/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:38:31 on May 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/FPU {D:/Programme/Verilog/FPU/FPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:32 on May 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/FPU" D:/Programme/Verilog/FPU/FPU.v 
# -- Compiling module FPU
# 
# Top level modules:
# 	FPU
# End time: 11:38:32 on May 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Programme/Verilog/FPU {D:/Programme/Verilog/FPU/FPU_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:38:32 on May 07,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Programme/Verilog/FPU" D:/Programme/Verilog/FPU/FPU_tb.v 
# -- Compiling module FPU_tb
# ** Warning: D:/Programme/Verilog/FPU/FPU_tb.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	FPU_tb
# End time: 11:38:32 on May 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  FPU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=""+acc"" FPU_tb 
# Start time: 11:38:32 on May 07,2021
# Loading work.FPU_tb
# Loading work.FPU
# Loading work.adder
# Loading work.multiplier
# Loading work.divider
# ** Warning: (vsim-3017) D:/Programme/Verilog/FPU/FPU.v(33): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /FPU_tb/U_FPU/u_adder File: D:/Programme/Verilog/FPU/src/adder.v
# ** Warning: (vsim-3722) D:/Programme/Verilog/FPU/FPU.v(33): [TFMPC] - Missing connection for port 'output_z_stb'.
# ** Warning: (vsim-3722) D:/Programme/Verilog/FPU/FPU.v(33): [TFMPC] - Missing connection for port 'input_a_ack'.
# ** Warning: (vsim-3722) D:/Programme/Verilog/FPU/FPU.v(33): [TFMPC] - Missing connection for port 'input_b_ack'.
# ** Warning: (vsim-3017) D:/Programme/Verilog/FPU/FPU.v(44): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /FPU_tb/U_FPU/u_multiplier File: D:/Programme/Verilog/FPU/src/multiplier.v
# ** Warning: (vsim-3722) D:/Programme/Verilog/FPU/FPU.v(44): [TFMPC] - Missing connection for port 'output_z_stb'.
# ** Warning: (vsim-3722) D:/Programme/Verilog/FPU/FPU.v(44): [TFMPC] - Missing connection for port 'input_a_ack'.
# ** Warning: (vsim-3722) D:/Programme/Verilog/FPU/FPU.v(44): [TFMPC] - Missing connection for port 'input_b_ack'.
# ** Warning: (vsim-3017) D:/Programme/Verilog/FPU/FPU.v(55): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /FPU_tb/U_FPU/u_divider File: D:/Programme/Verilog/FPU/src/divider.v
# ** Warning: (vsim-3722) D:/Programme/Verilog/FPU/FPU.v(55): [TFMPC] - Missing connection for port 'output_z_stb'.
# ** Warning: (vsim-3722) D:/Programme/Verilog/FPU/FPU.v(55): [TFMPC] - Missing connection for port 'input_a_ack'.
# ** Warning: (vsim-3722) D:/Programme/Verilog/FPU/FPU.v(55): [TFMPC] - Missing connection for port 'input_b_ack'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
# End time: 11:48:03 on May 07,2021, Elapsed time: 0:09:31
# Errors: 0, Warnings: 12
