/*
 * Copyright (c) 2016 Rockchip Electronics Co. Ltd.
 * Author: Elaine Zhang <zhangqing@rock-chips.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _DT_BINDINGS_CLOCK_ROCKCHIP_RK322XH
#define _DT_BINDINGS_CLOCK_ROCKCHIP_RK322XH

#include "rockchip.h"

/* pll id */
#define RK322XH_APLL_ID			0
#define RK322XH_DPLL_ID			1
#define RK322XH_CPLL_ID			2
#define RK322XH_GPLL_ID			3
#define RK322XH_END_PLL_ID		4

/* reset id */
/* soft-reset indices */
#define RK322XH_SRST_CORE0_PO		0
#define RK322XH_SRST_CORE1_PO		1
#define RK322XH_SRST_CORE2_PO		2
#define RK322XH_SRST_CORE3_PO		3
#define RK322XH_SRST_CORE0		4
#define RK322XH_SRST_CORE1		5
#define RK322XH_SRST_CORE2		6
#define RK322XH_SRST_CORE3		7
#define RK322XH_SRST_CORE0_DBG		8
#define RK322XH_SRST_CORE1_DBG		9
#define RK322XH_SRST_CORE2_DBG		10
#define RK322XH_SRST_CORE3_DBG		11
#define RK322XH_SRST_TOPDBG		12
#define RK322XH_SRST_CORE_NOC		13
#define RK322XH_SRST_STRC_A		14
#define RK322XH_SRST_L2C		15

#define RK322XH_SRST_CORE_DBG		16
#define RK322XH_SRST_DBG_P		17
#define RK322XH_SRST_A53_GIC		18
#define RK322XH_SRST_DAP		19
#define RK322XH_SRST_DAP_SYS		20
#define RK322XH_SRST_PMU_P		21
#define RK322XH_SRST_EFUSE		22
#define RK322XH_SRST_BUSSYS_H		23
#define RK322XH_SRST_BUSSYS_P		24
#define RK322XH_SRST_SPDIF		25
#define RK322XH_SRST_INTMEM		26
#define RK322XH_SRST_ROM		27
#define RK322XH_SRST_GPIO0		28
#define RK322XH_SRST_GPIO1		29
#define RK322XH_SRST_GPIO2		30
#define RK322XH_SRST_GPIO3		31

#define RK322XH_SRST_I2S0		32
#define RK322XH_SRST_I2S1		33
#define RK322XH_SRST_I2S2		34
#define RK322XH_SRST_I2S0_H		35
#define RK322XH_SRST_I2S1_H		36
#define RK322XH_SRST_I2S2_H		37
#define RK322XH_SRST_UART0		38
#define RK322XH_SRST_UART1		39
#define RK322XH_SRST_UART2		40
#define RK322XH_SRST_UART0_P		41
#define RK322XH_SRST_UART1_P		42
#define RK322XH_SRST_UART2_P		43
#define RK322XH_SRST_I2C0		44
#define RK322XH_SRST_I2C1		45
#define RK322XH_SRST_I2C2		46
#define RK322XH_SRST_I2C3		47

#define RK322XH_SRST_I2C0_P		48
#define RK322XH_SRST_I2C1_P		49
#define RK322XH_SRST_I2C2_P		50
#define RK322XH_SRST_I2C3_P		51
#define RK322XH_SRST_EFUSE_SE_P		52
#define RK322XH_SRST_EFUSE_NS_P		53
#define RK322XH_SRST_PWM0		54
#define RK322XH_SRST_PWM0_P		55
#define RK322XH_SRST_DMA		56
#define RK322XH_SRST_TSP_A		57
#define RK322XH_SRST_TSP_H		58
#define RK322XH_SRST_TSP		59
#define RK322XH_SRST_TSP_HSADC		60
#define RK322XH_SRST_DCF_A		61
#define RK322XH_SRST_DCF_P		62

#define RK322XH_SRST_SCR		64
#define RK322XH_SRST_SPI0		65
#define RK322XH_SRST_TSADC		66
#define RK322XH_SRST_TSADC_P		67
#define RK322XH_SRST_CRYPTO		68
#define RK322XH_SRST_SGRF		69
#define RK322XH_SRST_GRF		70
#define RK322XH_SRST_USB_GRF		71
#define RK322XH_SRST_TIMER_6CH_P	72
#define RK322XH_SRST_TIMER0		73
#define RK322XH_SRST_TIMER1		74
#define RK322XH_SRST_TIMER2		75
#define RK322XH_SRST_TIMER3		76
#define RK322XH_SRST_TIMER4		77
#define RK322XH_SRST_TIMER5		78
#define RK322XH_SRST_USB3GRF		79

#define RK322XH_SRST_PHYNIU		80
#define RK322XH_SRST_HDMIPHY		81
#define RK322XH_SRST_VDAC		82
#define RK322XH_SRST_ACODEC_p		83
#define RK322XH_SRST_SARADC		85
#define RK322XH_SRST_SARADC_P		86
#define RK322XH_SRST_GRF_DDR		87
#define RK322XH_SRST_DFIMON		88
#define RK322XH_SRST_MSCH		89
#define RK322XH_SRST_DDRMSCH		91
#define RK322XH_SRST_DDRCTRL		92
#define RK322XH_SRST_DDRCTRL_P		93
#define RK322XH_SRST_DDRPHY		94
#define RK322XH_SRST_DDRPHY_P		95

#define RK322XH_SRST_GMAC_NIU_A		96
#define RK322XH_SRST_GMAC_NIU_P		97
#define RK322XH_SRST_GMAC2PHY_A		98
#define RK322XH_SRST_GMAC2IO_A		99
#define RK322XH_SRST_MACPHY		100
#define RK322XH_SRST_OTP_PHY		101
#define RK322XH_SRST_GPU_A		102
#define RK322XH_SRST_GPU_NIU_A		103
#define RK322XH_SRST_SDMMCEXT		104
#define RK322XH_SRST_PERIPH_NIU_A	105
#define RK322XH_SRST_PERIHP_NIU_H	106
#define RK322XH_SRST_PERIHP_P		107
#define RK322XH_SRST_PERIPHSYS_H	108
#define RK322XH_SRST_MMC0		109
#define RK322XH_SRST_SDIO		110
#define RK322XH_SRST_EMMC		111

#define RK322XH_SRST_USB2OTG_H		112
#define RK322XH_SRST_USB2OTG		113
#define RK322XH_SRST_USB2OTG_ADP	114
#define RK322XH_SRST_USB2HOST_H		115
#define RK322XH_SRST_USB2HOST_ARB	116
#define RK322XH_SRST_USB2HOST_AUX	117
#define RK322XH_SRST_USB2HOST_EHCIPHY	118
#define RK322XH_SRST_USB2HOST_UTMI	119
#define RK322XH_SRST_USB3OTG		120
#define RK322XH_SRST_USBPOR		121
#define RK322XH_SRST_USB2OTG_UTMI	122
#define RK322XH_SRST_USB2HOST_PHY_UTMI	123
#define RK322XH_SRST_USB3OTG_UTMI	124
#define RK322XH_SRST_USB3PHY_U2		125
#define RK322XH_SRST_USB3PHY_U3		126
#define RK322XH_SRST_USB3PHY_PIPE	127

#define RK322XH_SRST_VIO_A		128
#define RK322XH_SRST_VIO_BUS_H		129
#define RK322XH_SRST_VIO_H2P_H		130
#define RK322XH_SRST_VIO_ARBI_H		131
#define RK322XH_SRST_VOP_NIU_A		132
#define RK322XH_SRST_VOP_A		133
#define RK322XH_SRST_VOP_H		134
#define RK322XH_SRST_VOP_D		135
#define RK322XH_SRST_RGA		136
#define RK322XH_SRST_RGA_NIU_A		137
#define RK322XH_SRST_RGA_A		138
#define RK322XH_SRST_RGA_H		139
#define RK322XH_SRST_IEP_A		140
#define RK322XH_SRST_IEP_H		141
#define RK322XH_SRST_HDMI		142
#define RK322XH_SRST_HDMI_P		143

#define RK322XH_SRST_HDCP_A		144
#define RK322XH_SRST_HDCP		145
#define RK322XH_SRST_HDCP_H		146
#define RK322XH_SRST_CIF_A		147
#define RK322XH_SRST_CIF_H		148
#define RK322XH_SRST_CIF_P		149
#define RK322XH_SRST_OTP_P		150
#define RK322XH_SRST_OTP_SBPI		151
#define RK322XH_SRST_OTP_USER		152
#define RK322XH_SRST_DDRCTRL_A		153
#define RK322XH_SRST_DDRSTDY_P		154
#define RK322XH_SRST_DDRSTDY		155
#define RK322XH_SRST_PDM_H		156
#define RK322XH_SRST_PDM		157
#define RK322XH_SRST_USB3PHY_OTG_P	158
#define RK322XH_SRST_USB3PHY_PIPE_P	159

#define RK322XH_SRST_VCODEC_A		160
#define RK322XH_SRST_VCODEC_NIU_A	161
#define RK322XH_SRST_VCODEC_H		162
#define RK322XH_SRST_VCODEC_NIU_H	163
#define RK322XH_SRST_VDEC_A		164
#define RK322XH_SRST_VDEC_NIU_A		165
#define RK322XH_SRST_VDEC_H		166
#define RK322XH_SRST_VDEC_NIU_H		167
#define RK322XH_SRST_VDEC_CORE		168
#define RK322XH_SRST_VDEC_CABAC		169
#define RK322XH_SRST_DDRPHYDIV		175

#define RK322XH_SRST_RKVENC_NIU_A	176
#define RK322XH_SRST_RKVENC_NIU_H	177
#define RK322XH_SRST_RKVENC_H265_A	178
#define RK322XH_SRST_RKVENC_H265_P	179
#define RK322XH_SRST_RKVENC_H265_CORE	180
#define RK322XH_SRST_RKVENC_H265_DSP	181
#define RK322XH_SRST_RKVENC_H264_A	182
#define RK322XH_SRST_RKVENC_H264_H	183
#define RK322XH_SRST_RKVENC_INTMEM	184

#endif /* _DT_BINDINGS_CLOCK_ROCKCHIP_RK322XH */
