(define-fun assumption.0 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.1 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.2 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (= RTL.ex_wb_reg_wen (_ bv1 1)) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.3 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv2 2) RTL.reg_0_w_stage)))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))))) (not (and (and (and (and (= RTL.ex_wb_reg_wen (_ bv1 1)) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.4 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (= RTL.ex_wb_reg_wen (_ bv1 1)) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.5 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2))) Bool (and true (not (and (and (= RTL.reg_0_w_stage (_ bv1 2)) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.6 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.7 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (= RTL.ex_wb_reg_wen (_ bv1 1)) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.8 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.9 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.10 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv2 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.11 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.inst (_ BitVec 8))) Bool (and (and (and true (or (not (= (_ bv1 1) (ite (= RTL.id_ex_rd (_ bv1 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv1 1) (ite (= (_ bv2 2) RTL.reg_0_w_stage) (_ bv1 1) (_ bv0 1)))))) (or (or (or (or (or (= (_ bv1 1) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (= (_ bv1 1) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2)))) (= (_ bv1 1) (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))))) (not (= (_ bv1 1) (ite (= RTL.id_ex_rd (_ bv1 2)) (_ bv1 1) (_ bv0 1))))) (= (ite (distinct ((_ extract 1 0) RTL.inst) (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (ite (not (distinct ((_ extract 1 0) RTL.inst) (_ bv0 2))) (_ bv1 1) (_ bv0 1))))) (= (distinct ((_ extract 1 0) RTL.inst) (_ bv0 2)) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.12 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (not (= (_ bv1 1) (ite (= RTL.id_ex_rd (_ bv1 2)) (_ bv1 1) (_ bv0 1)))))) (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.13 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.14 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.15 ((RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))))))
(define-fun assumption.16 ((RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))))))
(define-fun assumption.17 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.18 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.19 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.inst (_ BitVec 8)) (RTL.rst (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1))) Bool (and (and (and true (or (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (_ bv1 1) RTL.id_ex_reg_wen))) (not (= (_ bv1 1) (ite (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (_ bv1 1) (_ bv0 1))))) (not (= (or (not (= (_ bv1 1) (ite (= RTL.id_ex_rd (_ bv1 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv1 1) (ite (= (_ bv2 2) RTL.reg_0_w_stage) (_ bv1 1) (_ bv0 1))))) (= RTL.reg_0_w_stage (_ bv0 2)))))) (or (or (= (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen) (or (or (or (or (= (_ bv1 1) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (= (_ bv1 1) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2)))) (= (_ bv1 1) (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))))) (not (= (_ bv1 1) (ite (= RTL.id_ex_rd (_ bv1 2)) (_ bv1 1) (_ bv0 1))))) (= (ite (distinct ((_ extract 1 0) RTL.inst) (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (ite (not (distinct ((_ extract 1 0) RTL.inst) (_ bv0 2))) (_ bv1 1) (_ bv0 1)))))) (not (= (or (or (or (or (or (= (_ bv1 1) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (= (_ bv1 1) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2)))) (= (_ bv1 1) (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))))) (not (= (_ bv1 1) (ite (= RTL.id_ex_rd (_ bv1 2)) (_ bv1 1) (_ bv0 1))))) (= (ite (distinct ((_ extract 1 0) RTL.inst) (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (ite (not (distinct ((_ extract 1 0) RTL.inst) (_ bv0 2))) (_ bv1 1) (_ bv0 1))))) (= (distinct ((_ extract 1 0) RTL.inst) (_ bv0 2)) (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen))) (= RTL.id_ex_rd (_ bv0 2))))) (not (= (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) (_ bv3 2))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))) (not (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.20 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.21 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.22 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.rst (_ BitVec 1))) Bool (and (and true (or (or (not (= (_ bv1 1) RTL.id_ex_reg_wen)) (= (_ bv1 1) RTL.rst)) (not (= (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) (ite (= RTL.rst (_ bv1 1)) RTL.ex_wb_rd RTL.id_ex_rd))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.23 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.24 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.25 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.26 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.inst (_ BitVec 8)) (RTL.rst (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1))) Bool (and (and true (or (= (_ bv1 1) (ite (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (_ bv1 1) RTL.id_ex_reg_wen))) (not (= (_ bv1 1) (ite (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (_ bv1 1) (_ bv0 1))))) (_ bv1 1) (_ bv0 1))) (not (= (_ bv1 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) (_ bv3 2))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))))))) (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.27 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.28 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.29 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.30 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.31 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.32 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.33 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.34 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.35 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.inst (_ BitVec 8)) (RTL.rst (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) (ite (= RTL.id_ex_rd (_ bv3 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv1 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (ite (not (distinct ((_ extract 1 0) RTL.inst) (_ bv0 2))) (_ bv1 1) (_ bv0 1))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))))) (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.36 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.inst (_ BitVec 8))) Bool (and (and (and true (or (or (not (= (_ bv0 1) (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))))) (not (= (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (ite (= RTL.id_ex_rd (_ bv3 2)) (_ bv1 1) (_ bv0 1))))) (not (= (= (_ bv2 2) RTL.reg_3_w_stage) (and (and (and true (or (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)) (not (= (_ bv2 2) RTL.reg_3_w_stage)))) (or (not (= (_ bv2 2) RTL.reg_1_w_stage)) (not (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))) (or (not (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage))) (= RTL.id_ex_rd (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage))))))))) (or (or (or (not (= (_ bv0 1) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2)))) (not (= (_ bv0 1) (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1)))))) (= ((_ extract 1 1) RTL.reg_3_w_stage) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2)))) (not (= (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (ite (= RTL.id_ex_rd (_ bv3 2)) (_ bv1 1) (_ bv0 1)))))) (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv2 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.37 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.38 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.39 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.40 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.41 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.42 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.43 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv1 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.44 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.45 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.46 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.47 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.48 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.49 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv0 2))) (= RTL.id_ex_rd (_ bv1 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.50 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2)) (RTL.inst (_ BitVec 8)) (RTL.rst (_ BitVec 1)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.id_ex_rd (_ BitVec 2))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (or (or (= (_ bv1 1) (ite (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2)) (_ bv1 1) (_ bv0 1))) (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen)))) (not (= (_ bv1 1) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv1 1) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv2 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) (_ bv2 2))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))))))) (= (_ bv1 1) (ite (distinct (ite (not (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2))) RTL.reg_0_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (_ bv1 1)) RTL.reg_1_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2)) (_ bv1 1)) RTL.reg_2_w_stage RTL.reg_3_w_stage))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (or (or (not (= (_ bv2 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) ((_ zero_extend 1) (_ bv1 1)))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (= (_ bv1 1) (ite (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen)))) (not (= (_ bv1 1) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (_ bv1 1) (ite (distinct (ite (not (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2))) RTL.reg_0_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (_ bv1 1)) RTL.reg_1_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2)) (_ bv1 1)) RTL.reg_2_w_stage RTL.reg_3_w_stage))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (or (or (or (= (_ bv1 1) (ite (= RTL.id_ex_rd (_ bv1 2)) (_ bv1 1) (_ bv0 1))) (= (_ bv1 1) (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))))) (not (= (_ bv1 1) (ite (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen)))) (not (= (_ bv1 1) (ite (= RTL.reg_2_w_stage (_ bv1 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv1 1) (ite (= (or (not (= (_ bv1 1) (ite (= RTL.id_ex_rd (_ bv1 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv1 1) (ite (= (_ bv2 2) RTL.reg_0_w_stage) (_ bv1 1) (_ bv0 1))))) (= RTL.reg_0_w_stage (_ bv0 2))) (_ bv1 1) (_ bv0 1))))) (= (_ bv1 1) (ite (distinct (ite (not (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2))) RTL.reg_0_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (_ bv1 1)) RTL.reg_1_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2)) (_ bv1 1)) RTL.reg_2_w_stage RTL.reg_3_w_stage))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (not (= (_ bv1 1) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2)))) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen)))) (not (= (and (and (and (= RTL.ex_wb_rd (_ bv1 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (ite (= RTL.id_ex_rd (_ bv3 2)) (_ bv1 1) (_ bv0 1))))))) (or (or (or (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen))) (not (= (_ bv1 1) (ite (= RTL.reg_1_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (= (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) (_ bv3 2))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))))) (not (= (_ bv2 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) (_ bv2 2))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage)))))))) (or (or (or (or (not (= (_ bv2 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) ((_ zero_extend 1) (_ bv1 1)))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (not (= (_ bv1 1) (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2))))) (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen)))) (= (= (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) (_ bv3 2))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)))) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage))) (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv1 2))))) (= (_ bv1 1) (ite (distinct (ite (not (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2))) RTL.reg_0_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (_ bv1 1)) RTL.reg_1_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2)) (_ bv1 1)) RTL.reg_2_w_stage RTL.reg_3_w_stage))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (not (= (_ bv1 1) (ite (= RTL.reg_3_w_stage (_ bv1 2)) (_ bv1 1) (_ bv0 1)))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage)))) (not (= (= RTL.reg_0_w_stage (_ bv0 2)) (not (= ((_ extract 1 1) RTL.reg_1_w_stage) RTL.id_ex_reg_wen)))))) (not (= (_ bv1 1) (ite (and (= RTL.reg_0_w_stage (_ bv1 2)) (= RTL.reg_1_w_stage (_ bv1 2))) (_ bv1 1) (_ bv0 1))))) (or (or (or (or (or (or (not (= (_ bv2 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) ((_ zero_extend 1) (_ bv1 1)))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (= (_ bv1 1) (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2)))) (= (_ bv1 1) (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))))) (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen)))) (not (= (_ bv1 1) (ite (= RTL.reg_0_w_stage (_ bv1 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv1 1) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (_ bv1 1) (ite (distinct (ite (not (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2))) RTL.reg_0_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (_ bv1 1)) RTL.reg_1_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2)) (_ bv1 1)) RTL.reg_2_w_stage RTL.reg_3_w_stage))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (or (or (not (= (_ bv2 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) ((_ zero_extend 1) (_ bv1 1)))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (= (_ bv1 1) (ite (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv1 1) (bvcomp (ite (not (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2))) RTL.reg_0_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (_ bv1 1)) RTL.reg_1_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2)) (_ bv1 1)) RTL.reg_2_w_stage RTL.reg_3_w_stage))) ((_ zero_extend 1) (_ bv1 1)))))) (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen)))) (not (= (_ bv1 1) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv1 1) (ite (= RTL.reg_2_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1)))))) (or (or (or (or (or (not (= (_ bv2 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) ((_ zero_extend 1) (_ bv1 1)))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (= (_ bv1 1) (ite (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv1 1) (bvcomp (ite (not (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2))) RTL.reg_0_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (_ bv1 1)) RTL.reg_1_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2)) (_ bv1 1)) RTL.reg_2_w_stage RTL.reg_3_w_stage))) ((_ zero_extend 1) (_ bv1 1)))))) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen)))) (not (= (_ bv1 1) (ite (= RTL.reg_2_w_stage (_ bv1 2)) (_ bv1 1) (_ bv0 1)))))) (or (or (or (or (or (not (= (_ bv2 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) ((_ zero_extend 1) (_ bv1 1)))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= (_ bv1 1) (ite (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv1 1) (bvcomp (ite (not (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2))) RTL.reg_0_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (_ bv1 1)) RTL.reg_1_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2)) (_ bv1 1)) RTL.reg_2_w_stage RTL.reg_3_w_stage))) ((_ zero_extend 1) (_ bv1 1)))))) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen))))) (or (or (or (or (or (not (= (_ bv2 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) ((_ zero_extend 1) (_ bv1 1)))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (= (_ bv1 1) (ite (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_3_w_stage))) (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen)))) (not (= (_ bv1 1) (ite (= RTL.reg_2_w_stage (_ bv1 2)) (_ bv1 1) (_ bv0 1))))) (= (_ bv1 1) (ite (distinct (ite (not (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2))) RTL.reg_0_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (_ bv1 1)) RTL.reg_1_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2)) (_ bv1 1)) RTL.reg_2_w_stage RTL.reg_3_w_stage))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (= (_ bv1 1) (ite (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (_ bv1 1) RTL.id_ex_reg_wen))) (_ bv1 1) (_ bv0 1))) (not (= (_ bv2 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) (_ bv2 2))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_2_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_2_w_stage))))))) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (ite (not (distinct ((_ extract 1 0) RTL.inst) (_ bv0 2))) (_ bv1 1) (_ bv0 1))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))))) (or (or (or (not (= (_ bv1 1) RTL.id_ex_reg_wen)) (not (= (_ bv1 1) (ite (= RTL.reg_3_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv1 1) (ite (= RTL.reg_0_w_stage (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.reg_2_w_stage) ((_ extract 1 1) RTL.reg_1_w_stage))))) (or (or (or (or (or (not (= (_ bv2 2) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (bvcomp ((_ extract 1 0) RTL.inst) ((_ zero_extend 1) (_ bv1 1)))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_1_w_stage)))))) (= (_ bv1 1) (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))))) (not (= (_ bv1 1) (ite (= RTL.rst (_ bv1 1)) (_ bv0 1) RTL.id_ex_reg_wen)))) (not (= (_ bv1 1) (ite (= RTL.reg_2_w_stage (_ bv1 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv1 1) (ite (= RTL.reg_0_w_stage (_ bv1 2)) (_ bv1 1) (_ bv0 1))))) (= (_ bv1 1) (ite (distinct (ite (not (distinct ((_ extract 3 2) RTL.inst) (_ bv0 2))) RTL.reg_0_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (_ bv1 1)) RTL.reg_1_w_stage (ite (= (bvcomp ((_ extract 3 2) RTL.inst) (_ bv2 2)) (_ bv1 1)) RTL.reg_2_w_stage RTL.reg_3_w_stage))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (= (_ bv1 1) RTL.rst) (= (_ bv1 1) ((_ extract 1 1) RTL.reg_2_w_stage))) (= (_ bv1 1) (ite (or (= (_ bv1 1) ((_ extract 1 1) RTL.reg_1_w_stage)) (not (= (_ bv1 1) RTL.id_ex_reg_wen))) (_ bv1 1) (_ bv0 1)))) (not (= (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_3_w_stage)) (ite (= RTL.rst (_ bv1 1)) (_ bv0 2) (ite (= (bvand (bvor (bvor (bvcomp ((_ extract 7 6) RTL.inst) ((_ zero_extend 1) (_ bv1 1))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv2 2))) (bvcomp ((_ extract 7 6) RTL.inst) (_ bv3 2))) (ite (not (distinct ((_ extract 1 0) RTL.inst) (_ bv0 2))) (_ bv1 1) (_ bv0 1))) (_ bv1 1)) (bvor ((_ zero_extend 1) ((_ extract 1 1) RTL.reg_0_w_stage)) (_ bv2 2)) (concat (_ bv0 1) ((_ extract 1 1) RTL.reg_0_w_stage)))))))) (not (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.51 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_2_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.52 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv3 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv0 1))) (= RTL.reg_0_w_stage (_ bv0 2))) (= RTL.reg_1_w_stage (_ bv1 2))) (= RTL.reg_3_w_stage (_ bv0 2))))))
(define-fun assumption.53 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.id_ex_op (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_op (_ bv3 2))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.54 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.id_ex_rd (_ BitVec 2)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_rd (_ bv3 2))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.55 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_2_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_2_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
(define-fun assumption.56 ((RTL.reg_3_w_stage (_ BitVec 2)) (RTL.reg_1_w_stage (_ BitVec 2)) (RTL.reg_0_w_stage (_ BitVec 2)) (RTL.id_ex_reg_wen (_ BitVec 1)) (RTL.ex_wb_reg_wen (_ BitVec 1)) (RTL.ex_wb_rd (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (= RTL.ex_wb_rd (_ bv0 2)) (= RTL.ex_wb_reg_wen (_ bv1 1))) (= RTL.id_ex_reg_wen (_ bv1 1))) (= RTL.reg_0_w_stage (_ bv1 2))) (= RTL.reg_1_w_stage (_ bv0 2))) (= RTL.reg_3_w_stage (_ bv1 2))))))
