#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~3.data[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~549.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~549.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~3.data[0] (single_port_ram)                       0.609     3.262
data arrival time                                                                                                  3.262

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.262
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.728


#Path 2
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~7.addr[3] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~7.addr[3] (single_port_ram)                       0.606     3.259
data arrival time                                                                                                  3.259

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.259
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.726


#Path 3
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~1.addr[3] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~1.addr[3] (single_port_ram)                       0.606     3.259
data arrival time                                                                                                  3.259

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.259
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.726


#Path 4
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~2.addr[3] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~2.addr[3] (single_port_ram)                       0.606     3.259
data arrival time                                                                                                  3.259

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.259
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.726


#Path 5
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~3.addr[3] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~3.addr[3] (single_port_ram)                       0.606     3.259
data arrival time                                                                                                  3.259

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.259
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.726


#Path 6
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~4.addr[3] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~4.addr[3] (single_port_ram)                       0.606     3.259
data arrival time                                                                                                  3.259

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.259
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.726


#Path 7
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~5.addr[3] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~5.addr[3] (single_port_ram)                       0.606     3.259
data arrival time                                                                                                  3.259

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.259
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.726


#Path 8
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~6.addr[3] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~6.addr[3] (single_port_ram)                       0.606     3.259
data arrival time                                                                                                  3.259

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.259
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.726


#Path 9
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~0.addr[3] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~544.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~0.addr[3] (single_port_ram)                       0.606     3.259
data arrival time                                                                                                  3.259

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.259
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.726


#Path 10
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~2.data[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~548.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~548.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~2.data[0] (single_port_ram)                       0.604     3.257
data arrival time                                                                                                  3.257

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.257
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.724


#Path 11
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~0.data[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~546.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~546.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~0.data[0] (single_port_ram)                       0.603     3.256
data arrival time                                                                                                  3.256

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.256
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.723


#Path 12
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~4.addr[4] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~4.addr[4] (single_port_ram)                       0.597     3.250
data arrival time                                                                                                  3.250

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.250
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.717


#Path 13
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~7.addr[4] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~7.addr[4] (single_port_ram)                       0.597     3.250
data arrival time                                                                                                  3.250

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.250
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.717


#Path 14
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~0.addr[4] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~0.addr[4] (single_port_ram)                       0.597     3.250
data arrival time                                                                                                  3.250

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.250
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.717


#Path 15
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~1.addr[4] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~1.addr[4] (single_port_ram)                       0.597     3.250
data arrival time                                                                                                  3.250

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.250
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.717


#Path 16
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~2.addr[4] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~2.addr[4] (single_port_ram)                       0.597     3.250
data arrival time                                                                                                  3.250

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.250
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.717


#Path 17
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~3.addr[4] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~3.addr[4] (single_port_ram)                       0.597     3.250
data arrival time                                                                                                  3.250

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.250
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.717


#Path 18
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~5.addr[4] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~5.addr[4] (single_port_ram)                       0.597     3.250
data arrival time                                                                                                  3.250

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.250
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.717


#Path 19
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~6.addr[4] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~545.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~6.addr[4] (single_port_ram)                       0.597     3.250
data arrival time                                                                                                  3.250

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.250
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.717


#Path 20
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~4.data[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~550.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~550.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~4.data[0] (single_port_ram)                       0.545     3.198
data arrival time                                                                                                  3.198

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.198
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.665


#Path 21
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~6.data[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~552.in[5] (.names)                                 0.426     2.365
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~552.out[0] (.names)                                0.261     2.626
top.memory_controller+memtroll.single_port_ram+str^out~6.data[0] (single_port_ram)                       0.560     3.186
data arrival time                                                                                                  3.186

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.186
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.653


#Path 22
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~7.we[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                          0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                          0.124     0.166
n1136.in[3] (.names)                                                                                    0.491     0.658
n1136.out[0] (.names)                                                                                   0.261     0.919
n1132_1.in[3] (.names)                                                                                  0.451     1.369
n1132_1.out[0] (.names)                                                                                 0.235     1.604
n1131.in[0] (.names)                                                                                    0.100     1.704
n1131.out[0] (.names)                                                                                   0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.in[5] (.names)                                0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.out[0] (.names)                               0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~7.we[0] (single_port_ram)                        0.512     3.165
data arrival time                                                                                                 3.165

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~7.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.509    -0.467
data required time                                                                                               -0.467
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.467
data arrival time                                                                                                -3.165
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.631


#Path 23
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~0.we[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                          0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                          0.124     0.166
n1136.in[3] (.names)                                                                                    0.491     0.658
n1136.out[0] (.names)                                                                                   0.261     0.919
n1132_1.in[3] (.names)                                                                                  0.451     1.369
n1132_1.out[0] (.names)                                                                                 0.235     1.604
n1131.in[0] (.names)                                                                                    0.100     1.704
n1131.out[0] (.names)                                                                                   0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.in[5] (.names)                                0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.out[0] (.names)                               0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~0.we[0] (single_port_ram)                        0.512     3.165
data arrival time                                                                                                 3.165

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~0.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.509    -0.467
data required time                                                                                               -0.467
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.467
data arrival time                                                                                                -3.165
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.631


#Path 24
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~1.we[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                          0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                          0.124     0.166
n1136.in[3] (.names)                                                                                    0.491     0.658
n1136.out[0] (.names)                                                                                   0.261     0.919
n1132_1.in[3] (.names)                                                                                  0.451     1.369
n1132_1.out[0] (.names)                                                                                 0.235     1.604
n1131.in[0] (.names)                                                                                    0.100     1.704
n1131.out[0] (.names)                                                                                   0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.in[5] (.names)                                0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.out[0] (.names)                               0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~1.we[0] (single_port_ram)                        0.512     3.165
data arrival time                                                                                                 3.165

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~1.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.509    -0.467
data required time                                                                                               -0.467
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.467
data arrival time                                                                                                -3.165
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.631


#Path 25
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~2.we[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                          0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                          0.124     0.166
n1136.in[3] (.names)                                                                                    0.491     0.658
n1136.out[0] (.names)                                                                                   0.261     0.919
n1132_1.in[3] (.names)                                                                                  0.451     1.369
n1132_1.out[0] (.names)                                                                                 0.235     1.604
n1131.in[0] (.names)                                                                                    0.100     1.704
n1131.out[0] (.names)                                                                                   0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.in[5] (.names)                                0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.out[0] (.names)                               0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~2.we[0] (single_port_ram)                        0.512     3.165
data arrival time                                                                                                 3.165

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~2.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.509    -0.467
data required time                                                                                               -0.467
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.467
data arrival time                                                                                                -3.165
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.631


#Path 26
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~3.we[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                          0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                          0.124     0.166
n1136.in[3] (.names)                                                                                    0.491     0.658
n1136.out[0] (.names)                                                                                   0.261     0.919
n1132_1.in[3] (.names)                                                                                  0.451     1.369
n1132_1.out[0] (.names)                                                                                 0.235     1.604
n1131.in[0] (.names)                                                                                    0.100     1.704
n1131.out[0] (.names)                                                                                   0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.in[5] (.names)                                0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.out[0] (.names)                               0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~3.we[0] (single_port_ram)                        0.512     3.165
data arrival time                                                                                                 3.165

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~3.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.509    -0.467
data required time                                                                                               -0.467
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.467
data arrival time                                                                                                -3.165
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.631


#Path 27
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~4.we[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                          0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                          0.124     0.166
n1136.in[3] (.names)                                                                                    0.491     0.658
n1136.out[0] (.names)                                                                                   0.261     0.919
n1132_1.in[3] (.names)                                                                                  0.451     1.369
n1132_1.out[0] (.names)                                                                                 0.235     1.604
n1131.in[0] (.names)                                                                                    0.100     1.704
n1131.out[0] (.names)                                                                                   0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.in[5] (.names)                                0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.out[0] (.names)                               0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~4.we[0] (single_port_ram)                        0.512     3.165
data arrival time                                                                                                 3.165

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~4.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.509    -0.467
data required time                                                                                               -0.467
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.467
data arrival time                                                                                                -3.165
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.631


#Path 28
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~5.we[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                          0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                          0.124     0.166
n1136.in[3] (.names)                                                                                    0.491     0.658
n1136.out[0] (.names)                                                                                   0.261     0.919
n1132_1.in[3] (.names)                                                                                  0.451     1.369
n1132_1.out[0] (.names)                                                                                 0.235     1.604
n1131.in[0] (.names)                                                                                    0.100     1.704
n1131.out[0] (.names)                                                                                   0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.in[5] (.names)                                0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.out[0] (.names)                               0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~5.we[0] (single_port_ram)                        0.512     3.165
data arrival time                                                                                                 3.165

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~5.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.509    -0.467
data required time                                                                                               -0.467
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.467
data arrival time                                                                                                -3.165
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.631


#Path 29
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~6.we[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                          0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                          0.124     0.166
n1136.in[3] (.names)                                                                                    0.491     0.658
n1136.out[0] (.names)                                                                                   0.261     0.919
n1132_1.in[3] (.names)                                                                                  0.451     1.369
n1132_1.out[0] (.names)                                                                                 0.235     1.604
n1131.in[0] (.names)                                                                                    0.100     1.704
n1131.out[0] (.names)                                                                                   0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.in[5] (.names)                                0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~554.out[0] (.names)                               0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~6.we[0] (single_port_ram)                        0.512     3.165
data arrival time                                                                                                 3.165

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~6.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.509    -0.467
data required time                                                                                               -0.467
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.467
data arrival time                                                                                                -3.165
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -3.631


#Path 30
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~1.data[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~547.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~547.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~1.data[0] (single_port_ram)                       0.509     3.162
data arrival time                                                                                                  3.162

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.162
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.629


#Path 31
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~5.data[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~551.in[5] (.names)                                 0.453     2.392
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~551.out[0] (.names)                                0.261     2.653
top.memory_controller+memtroll.single_port_ram+str^out~5.data[0] (single_port_ram)                       0.463     3.116
data arrival time                                                                                                  3.116

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.116
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.583


#Path 32
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~7.data[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~553.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~553.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~7.data[0] (single_port_ram)                       0.583     3.093
data arrival time                                                                                                  3.093

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.093
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.560


#Path 33
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~0.addr[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~0.addr[0] (single_port_ram)                       0.535     3.045
data arrival time                                                                                                  3.045

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.045
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.512


#Path 34
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~1.addr[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~1.addr[0] (single_port_ram)                       0.535     3.045
data arrival time                                                                                                  3.045

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.045
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.512


#Path 35
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~2.addr[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~2.addr[0] (single_port_ram)                       0.535     3.045
data arrival time                                                                                                  3.045

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.045
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.512


#Path 36
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~3.addr[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~3.addr[0] (single_port_ram)                       0.535     3.045
data arrival time                                                                                                  3.045

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.045
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.512


#Path 37
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~4.addr[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~4.addr[0] (single_port_ram)                       0.535     3.045
data arrival time                                                                                                  3.045

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.045
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.512


#Path 38
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~5.addr[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~5.addr[0] (single_port_ram)                       0.535     3.045
data arrival time                                                                                                  3.045

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.045
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.512


#Path 39
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~6.addr[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~6.addr[0] (single_port_ram)                       0.535     3.045
data arrival time                                                                                                  3.045

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.045
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.512


#Path 40
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~7.addr[0] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~541.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~7.addr[0] (single_port_ram)                       0.535     3.045
data arrival time                                                                                                  3.045

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -3.045
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.512


#Path 41
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~6.addr[1] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~6.addr[1] (single_port_ram)                       0.463     2.972
data arrival time                                                                                                  2.972

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.972
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.439


#Path 42
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~5.addr[1] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~5.addr[1] (single_port_ram)                       0.463     2.972
data arrival time                                                                                                  2.972

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.972
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.439


#Path 43
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~4.addr[1] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~4.addr[1] (single_port_ram)                       0.463     2.972
data arrival time                                                                                                  2.972

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.972
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.439


#Path 44
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~3.addr[1] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~3.addr[1] (single_port_ram)                       0.463     2.972
data arrival time                                                                                                  2.972

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.972
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.439


#Path 45
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~7.addr[1] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~7.addr[1] (single_port_ram)                       0.463     2.972
data arrival time                                                                                                  2.972

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.972
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.439


#Path 46
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~2.addr[1] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~2.addr[1] (single_port_ram)                       0.463     2.972
data arrival time                                                                                                  2.972

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.972
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.439


#Path 47
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~1.addr[1] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~1.addr[1] (single_port_ram)                       0.463     2.972
data arrival time                                                                                                  2.972

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.972
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.439


#Path 48
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~0.addr[1] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~542.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~0.addr[1] (single_port_ram)                       0.463     2.972
data arrival time                                                                                                  2.972

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.972
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.439


#Path 49
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~4.addr[2] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~4.addr[2] (single_port_ram)                       0.347     2.856
data arrival time                                                                                                  2.856

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.856
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.323


#Path 50
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~7.addr[2] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~7.addr[2] (single_port_ram)                       0.347     2.856
data arrival time                                                                                                  2.856

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.856
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.323


#Path 51
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~0.addr[2] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~0.addr[2] (single_port_ram)                       0.347     2.856
data arrival time                                                                                                  2.856

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.856
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.323


#Path 52
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~1.addr[2] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~1.addr[2] (single_port_ram)                       0.347     2.856
data arrival time                                                                                                  2.856

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.856
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.323


#Path 53
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~2.addr[2] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~2.addr[2] (single_port_ram)                       0.347     2.856
data arrival time                                                                                                  2.856

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.856
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.323


#Path 54
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~3.addr[2] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~3.addr[2] (single_port_ram)                       0.347     2.856
data arrival time                                                                                                  2.856

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.856
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.323


#Path 55
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~5.addr[2] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~5.addr[2] (single_port_ram)                       0.347     2.856
data arrival time                                                                                                  2.856

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.856
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.323


#Path 56
Startpoint: top^FF_NODE~92.Q[0] (.latch clocked by top^clk)
Endpoint  : top.memory_controller+memtroll.single_port_ram+str^out~6.addr[2] (single_port_ram clocked by top^clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top^FF_NODE~92.clk[0] (.latch)                                                                           0.042     0.042
top^FF_NODE~92.Q[0] (.latch) [clock-to-output]                                                           0.124     0.166
n1136.in[3] (.names)                                                                                     0.491     0.658
n1136.out[0] (.names)                                                                                    0.261     0.919
n1132_1.in[3] (.names)                                                                                   0.451     1.369
n1132_1.out[0] (.names)                                                                                  0.235     1.604
n1131.in[0] (.names)                                                                                     0.100     1.704
n1131.out[0] (.names)                                                                                    0.235     1.939
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.in[5] (.names)                                 0.310     2.249
top.memory_controller+memtroll^MULTI_PORT_MUX~8^MUX_2~543.out[0] (.names)                                0.261     2.510
top.memory_controller+memtroll.single_port_ram+str^out~6.addr[2] (single_port_ram)                       0.347     2.856
data arrival time                                                                                                  2.856

clock top^clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                                                0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.509    -0.467
data required time                                                                                                -0.467
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.467
data arrival time                                                                                                 -2.856
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -3.323


#Path 57
Startpoint: top^FF_NODE~117.Q[0] (.latch clocked by top^clk)
Endpoint  : top^FF_NODE~95.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~117.clk[0] (.latch)                                  0.042     0.042
top^FF_NODE~117.Q[0] (.latch) [clock-to-output]                  0.124     0.166
n1183_1.in[1] (.names)                                           0.451     0.617
n1183_1.out[0] (.names)                                          0.261     0.878
n1181.in[5] (.names)                                             0.431     1.310
n1181.out[0] (.names)                                            0.261     1.571
n1180.in[4] (.names)                                             0.100     1.671
n1180.out[0] (.names)                                            0.261     1.932
n357.in[2] (.names)                                              0.335     2.267
n357.out[0] (.names)                                             0.261     2.528
top^FF_NODE~95.D[0] (.latch)                                     0.000     2.528
data arrival time                                                          2.528

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~95.clk[0] (.latch)                                   0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.528
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.551


#Path 58
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~164.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1187.in[2] (.names)                                             0.616     2.225
n1187.out[0] (.names)                                            0.235     2.460
top^FF_NODE~164.D[0] (.latch)                                    0.000     2.460
data arrival time                                                          2.460

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~164.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.460
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.484


#Path 59
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~163.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1182.in[2] (.names)                                             0.616     2.225
n1182.out[0] (.names)                                            0.235     2.460
top^FF_NODE~163.D[0] (.latch)                                    0.000     2.460
data arrival time                                                          2.460

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~163.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.460
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.484


#Path 60
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~162.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1177.in[2] (.names)                                             0.616     2.225
n1177.out[0] (.names)                                            0.235     2.460
top^FF_NODE~162.D[0] (.latch)                                    0.000     2.460
data arrival time                                                          2.460

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~162.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.460
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.484


#Path 61
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~161.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1172.in[2] (.names)                                             0.616     2.225
n1172.out[0] (.names)                                            0.235     2.460
top^FF_NODE~161.D[0] (.latch)                                    0.000     2.460
data arrival time                                                          2.460

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~161.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.460
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.484


#Path 62
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~179.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1262.in[2] (.names)                                             0.600     2.210
n1262.out[0] (.names)                                            0.235     2.445
top^FF_NODE~179.D[0] (.latch)                                    0.000     2.445
data arrival time                                                          2.445

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~179.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.469


#Path 63
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~178.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1257.in[2] (.names)                                             0.600     2.210
n1257.out[0] (.names)                                            0.235     2.445
top^FF_NODE~178.D[0] (.latch)                                    0.000     2.445
data arrival time                                                          2.445

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~178.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.469


#Path 64
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~177.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1252.in[2] (.names)                                             0.600     2.210
n1252.out[0] (.names)                                            0.235     2.445
top^FF_NODE~177.D[0] (.latch)                                    0.000     2.445
data arrival time                                                          2.445

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~177.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.469


#Path 65
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~176.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1247.in[2] (.names)                                             0.600     2.210
n1247.out[0] (.names)                                            0.235     2.445
top^FF_NODE~176.D[0] (.latch)                                    0.000     2.445
data arrival time                                                          2.445

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~176.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.469


#Path 66
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~175.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1242.in[2] (.names)                                             0.600     2.210
n1242.out[0] (.names)                                            0.235     2.445
top^FF_NODE~175.D[0] (.latch)                                    0.000     2.445
data arrival time                                                          2.445

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~175.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.469


#Path 67
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~180.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1267.in[2] (.names)                                             0.600     2.210
n1267.out[0] (.names)                                            0.235     2.445
top^FF_NODE~180.D[0] (.latch)                                    0.000     2.445
data arrival time                                                          2.445

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~180.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.469


#Path 68
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~181.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1272.in[2] (.names)                                             0.600     2.210
n1272.out[0] (.names)                                            0.235     2.445
top^FF_NODE~181.D[0] (.latch)                                    0.000     2.445
data arrival time                                                          2.445

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~181.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.469


#Path 69
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~182.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1277.in[2] (.names)                                             0.600     2.210
n1277.out[0] (.names)                                            0.235     2.445
top^FF_NODE~182.D[0] (.latch)                                    0.000     2.445
data arrival time                                                          2.445

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~182.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.469


#Path 70
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~183.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1282.in[2] (.names)                                             0.600     2.210
n1282.out[0] (.names)                                            0.235     2.445
top^FF_NODE~183.D[0] (.latch)                                    0.000     2.445
data arrival time                                                          2.445

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~183.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.469


#Path 71
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~230.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n502.in[3] (.names)                                              0.478     2.152
n502.out[0] (.names)                                             0.235     2.387
top^FF_NODE~230.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~230.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 72
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~238.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n702.in[3] (.names)                                              0.478     2.152
n702.out[0] (.names)                                             0.235     2.387
top^FF_NODE~238.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~238.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 73
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~241.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n777.in[3] (.names)                                              0.478     2.152
n777.out[0] (.names)                                             0.235     2.387
top^FF_NODE~241.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~241.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 74
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~234.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n602.in[3] (.names)                                              0.478     2.152
n602.out[0] (.names)                                             0.235     2.387
top^FF_NODE~234.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~234.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 75
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~233.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n577.in[3] (.names)                                              0.478     2.152
n577.out[0] (.names)                                             0.235     2.387
top^FF_NODE~233.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~233.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 76
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~248.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n952.in[3] (.names)                                              0.478     2.152
n952.out[0] (.names)                                             0.235     2.387
top^FF_NODE~248.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~248.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 77
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~249.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n977.in[3] (.names)                                              0.478     2.152
n977.out[0] (.names)                                             0.235     2.387
top^FF_NODE~249.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~249.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 78
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~232.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n552.in[3] (.names)                                              0.478     2.152
n552.out[0] (.names)                                             0.235     2.387
top^FF_NODE~232.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~232.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 79
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~251.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n1027.in[3] (.names)                                             0.478     2.152
n1027.out[0] (.names)                                            0.235     2.387
top^FF_NODE~251.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~251.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 80
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~253.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n1077.in[3] (.names)                                             0.478     2.152
n1077.out[0] (.names)                                            0.235     2.387
top^FF_NODE~253.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~253.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 81
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~254.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n1102.in[3] (.names)                                             0.478     2.152
n1102.out[0] (.names)                                            0.235     2.387
top^FF_NODE~254.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~254.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 82
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~255.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n1127.in[3] (.names)                                             0.478     2.152
n1127.out[0] (.names)                                            0.235     2.387
top^FF_NODE~255.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~255.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 83
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~231.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n527.in[3] (.names)                                              0.478     2.152
n527.out[0] (.names)                                             0.235     2.387
top^FF_NODE~231.D[0] (.latch)                                    0.000     2.387
data arrival time                                                          2.387

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~231.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.411


#Path 84
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~235.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n627.in[3] (.names)                                              0.477     2.151
n627.out[0] (.names)                                             0.235     2.386
top^FF_NODE~235.D[0] (.latch)                                    0.000     2.386
data arrival time                                                          2.386

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~235.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.410


#Path 85
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~252.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1204.in[4] (.names)                                             0.471     1.440
n1204.out[0] (.names)                                            0.235     1.675
n1052.in[3] (.names)                                             0.477     2.151
n1052.out[0] (.names)                                            0.235     2.386
top^FF_NODE~252.D[0] (.latch)                                    0.000     2.386
data arrival time                                                          2.386

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~252.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.410


#Path 86
Startpoint: top.memory_controller+memtroll.single_port_ram+str^out~2.out[0] (single_port_ram clocked by top^clk)
Endpoint  : out:top^memory_controller_out~2.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~2.clk[0] (single_port_ram)                       0.042     0.042
top.memory_controller+memtroll.single_port_ram+str^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
top^memory_controller_out~2.in[0] (.names)                                                              0.439     1.715
top^memory_controller_out~2.out[0] (.names)                                                             0.235     1.950
out:top^memory_controller_out~2.outpad[0] (.output)                                                     0.446     2.396
data arrival time                                                                                                 2.396

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.396
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.396


#Path 87
Startpoint: top.memory_controller+memtroll.single_port_ram+str^out~4.out[0] (single_port_ram clocked by top^clk)
Endpoint  : out:top^memory_controller_out~4.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~4.clk[0] (single_port_ram)                       0.042     0.042
top.memory_controller+memtroll.single_port_ram+str^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
top^memory_controller_out~4.in[0] (.names)                                                              0.459     1.736
top^memory_controller_out~4.out[0] (.names)                                                             0.235     1.971
out:top^memory_controller_out~4.outpad[0] (.output)                                                     0.419     2.390
data arrival time                                                                                                 2.390

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.390
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.390


#Path 88
Startpoint: top^FF_NODE~91.Q[0] (.latch clocked by top^clk)
Endpoint  : top^FF_NODE~91.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                0.000     0.000
clock source latency                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                0.000     0.000
top^FF_NODE~91.clk[0] (.latch)                                           0.042     0.042
top^FF_NODE~91.Q[0] (.latch) [clock-to-output]                           0.124     0.166
top^memory_controller_write_enable.in[0] (.names)                        0.120     0.286
top^memory_controller_write_enable.out[0] (.names)                       0.235     0.521
n1167_1.in[1] (.names)                                                   0.480     1.002
n1167_1.out[0] (.names)                                                  0.235     1.237
n1166.in[5] (.names)                                                     0.100     1.337
n1166.out[0] (.names)                                                    0.261     1.598
n337.in[1] (.names)                                                      0.479     2.077
n337.out[0] (.names)                                                     0.235     2.312
top^FF_NODE~91.D[0] (.latch)                                             0.000     2.312
data arrival time                                                                  2.312

clock top^clk (rise edge)                                                0.000     0.000
clock source latency                                                     0.000     0.000
top^clk.inpad[0] (.input)                                                0.000     0.000
top^FF_NODE~91.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                        0.000     0.042
cell setup time                                                         -0.066    -0.024
data required time                                                                -0.024
----------------------------------------------------------------------------------------
data required time                                                                -0.024
data arrival time                                                                 -2.312
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.335


#Path 89
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~165.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1192.in[2] (.names)                                             0.451     2.060
n1192.out[0] (.names)                                            0.235     2.295
top^FF_NODE~165.D[0] (.latch)                                    0.000     2.295
data arrival time                                                          2.295

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~165.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 90
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~168.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1207.in[2] (.names)                                             0.451     2.060
n1207.out[0] (.names)                                            0.235     2.295
top^FF_NODE~168.D[0] (.latch)                                    0.000     2.295
data arrival time                                                          2.295

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~168.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 91
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~167.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1202.in[2] (.names)                                             0.451     2.060
n1202.out[0] (.names)                                            0.235     2.295
top^FF_NODE~167.D[0] (.latch)                                    0.000     2.295
data arrival time                                                          2.295

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~167.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 92
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~166.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1197.in[2] (.names)                                             0.451     2.060
n1197.out[0] (.names)                                            0.235     2.295
top^FF_NODE~166.D[0] (.latch)                                    0.000     2.295
data arrival time                                                          2.295

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~166.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 93
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~174.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1237.in[2] (.names)                                             0.451     2.060
n1237.out[0] (.names)                                            0.235     2.295
top^FF_NODE~174.D[0] (.latch)                                    0.000     2.295
data arrival time                                                          2.295

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~174.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 94
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~173.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1232.in[2] (.names)                                             0.451     2.060
n1232.out[0] (.names)                                            0.235     2.295
top^FF_NODE~173.D[0] (.latch)                                    0.000     2.295
data arrival time                                                          2.295

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~173.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 95
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~172.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1227.in[2] (.names)                                             0.451     2.060
n1227.out[0] (.names)                                            0.235     2.295
top^FF_NODE~172.D[0] (.latch)                                    0.000     2.295
data arrival time                                                          2.295

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~172.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 96
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~171.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1222.in[2] (.names)                                             0.451     2.060
n1222.out[0] (.names)                                            0.235     2.295
top^FF_NODE~171.D[0] (.latch)                                    0.000     2.295
data arrival time                                                          2.295

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~171.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 97
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~170.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1217.in[2] (.names)                                             0.451     2.060
n1217.out[0] (.names)                                            0.235     2.295
top^FF_NODE~170.D[0] (.latch)                                    0.000     2.295
data arrival time                                                          2.295

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~170.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 98
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top^FF_NODE~169.D[0] (.latch clocked by top^clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
top^reset.inpad[0] (.input)                                      0.000     0.000
n1201.in[0] (.names)                                             0.733     0.733
n1201.out[0] (.names)                                            0.235     0.968
n1371.in[3] (.names)                                             0.406     1.375
n1371.out[0] (.names)                                            0.235     1.610
n1212.in[2] (.names)                                             0.451     2.060
n1212.out[0] (.names)                                            0.235     2.295
top^FF_NODE~169.D[0] (.latch)                                    0.000     2.295
data arrival time                                                          2.295

clock top^clk (rise edge)                                        0.000     0.000
clock source latency                                             0.000     0.000
top^clk.inpad[0] (.input)                                        0.000     0.000
top^FF_NODE~169.clk[0] (.latch)                                  0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.319


#Path 99
Startpoint: top.memory_controller+memtroll.single_port_ram+str^out~5.out[0] (single_port_ram clocked by top^clk)
Endpoint  : out:top^memory_controller_out~5.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~5.clk[0] (single_port_ram)                       0.042     0.042
top.memory_controller+memtroll.single_port_ram+str^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
top^memory_controller_out~5.in[0] (.names)                                                              0.349     1.625
top^memory_controller_out~5.out[0] (.names)                                                             0.235     1.860
out:top^memory_controller_out~5.outpad[0] (.output)                                                     0.447     2.307
data arrival time                                                                                                 2.307

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.307
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.307


#Path 100
Startpoint: top.memory_controller+memtroll.single_port_ram+str^out~3.out[0] (single_port_ram clocked by top^clk)
Endpoint  : out:top^memory_controller_out~3.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.memory_controller+memtroll.single_port_ram+str^out~3.clk[0] (single_port_ram)                       0.042     0.042
top.memory_controller+memtroll.single_port_ram+str^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
top^memory_controller_out~3.in[0] (.names)                                                              0.485     1.762
top^memory_controller_out~3.out[0] (.names)                                                             0.235     1.997
out:top^memory_controller_out~3.outpad[0] (.output)                                                     0.305     2.301
data arrival time                                                                                                 2.301

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.301
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.301


#End of timing report
