#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Oct 30 22:36:04 2021
# Process ID: 3328
# Current directory: /home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3385
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.105 ; gain = 40.812 ; free physical = 136 ; free virtual = 3701
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (1#1) [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:347]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:991]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (2#1) [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:991]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1123]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (3#1) [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (4#1) [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (5#1) [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1123]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1533]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (6#1) [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (7#1) [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (8#1) [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1533]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (9#1) [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:950]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:950]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:950]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (10#1) [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:347]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (11#1) [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:253]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:253]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:253]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:253]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:253]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (12#1) [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-3328-ksksho-HP-Spectre-x360-Convertible-13-ac0XX/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:260]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:260]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:260]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:260]
WARNING: [Synth 8-7071] port 'emio_uart0_dtrn' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:260]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 89 connections declared, but only 84 given [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:260]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (13#1) [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (14#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (15#1) [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2760.043 ; gain = 83.750 ; free physical = 164 ; free virtual = 3049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2780.855 ; gain = 104.562 ; free physical = 154 ; free virtual = 2773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2780.855 ; gain = 104.562 ; free physical = 154 ; free virtual = 2773
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2792.762 ; gain = 0.000 ; free physical = 146 ; free virtual = 2770
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.srcs/constrs_1/new/gpio_uart_pin.xdc]
Finished Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.srcs/constrs_1/new/gpio_uart_pin.xdc]
Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2910.527 ; gain = 0.000 ; free physical = 884 ; free virtual = 3527
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2910.527 ; gain = 0.000 ; free physical = 883 ; free virtual = 3527
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.527 ; gain = 234.234 ; free physical = 946 ; free virtual = 3594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.527 ; gain = 234.234 ; free physical = 949 ; free virtual = 3598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.527 ; gain = 234.234 ; free physical = 949 ; free virtual = 3598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2910.527 ; gain = 234.234 ; free physical = 948 ; free virtual = 3598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2910.527 ; gain = 234.234 ; free physical = 931 ; free virtual = 3588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3308.980 ; gain = 632.688 ; free physical = 319 ; free virtual = 3024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3308.980 ; gain = 632.688 ; free physical = 319 ; free virtual = 3023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3329.020 ; gain = 652.727 ; free physical = 317 ; free virtual = 3022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.957 ; gain = 658.664 ; free physical = 312 ; free virtual = 3020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.957 ; gain = 658.664 ; free physical = 312 ; free virtual = 3020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.957 ; gain = 658.664 ; free physical = 312 ; free virtual = 3020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.957 ; gain = 658.664 ; free physical = 312 ; free virtual = 3020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.957 ; gain = 658.664 ; free physical = 312 ; free virtual = 3020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.957 ; gain = 658.664 ; free physical = 312 ; free virtual = 3020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_axi_gpio_0_0        |         1|
|7     |design_1_rst_ps8_0_100M_0    |         1|
|8     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     2|
|3     |design_1_auto_pc           |     2|
|5     |design_1_axi_gpio_0        |     1|
|6     |design_1_rst_ps8_0_100M    |     1|
|7     |design_1_xbar              |     1|
|8     |design_1_zynq_ultra_ps_e_0 |     1|
|9     |IBUF                       |     1|
|10    |IOBUF                      |    16|
|11    |OBUF                       |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.957 ; gain = 658.664 ; free physical = 311 ; free virtual = 3020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3334.957 ; gain = 528.992 ; free physical = 351 ; free virtual = 3060
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.965 ; gain = 658.664 ; free physical = 351 ; free virtual = 3060
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3334.965 ; gain = 0.000 ; free physical = 339 ; free virtual = 3054
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3366.676 ; gain = 0.000 ; free physical = 361 ; free virtual = 3079
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 16 instances

Synth Design complete, checksum: aec0990e
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 3366.676 ; gain = 827.383 ; free physical = 501 ; free virtual = 3219
INFO: [Common 17-1381] The checkpoint '/home/ksksho/vitis/vivado/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 30 22:37:11 2021...
