
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.143896                       # Number of seconds simulated
sim_ticks                                143895880000                       # Number of ticks simulated
final_tick                               143895880000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 226884                       # Simulator instruction rate (inst/s)
host_op_rate                                   249550                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43010222                       # Simulator tick rate (ticks/s)
host_mem_usage                                 721296                       # Number of bytes of host memory used
host_seconds                                  3345.62                       # Real time elapsed on the host
sim_insts                                   759066914                       # Number of instructions simulated
sim_ops                                     834898888                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst         99185472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data          3599424                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst         23185152                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          1600896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst         23336320                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          1570304                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst         23206080                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          1683200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst         23155328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          1627456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst         23249984                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data          1701888                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst         23292800                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data          1627776                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst         15612288                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data          1131200                       # Number of bytes read from this memory
system.physmem.bytes_read::total            268765568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst     99185472                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst     23185152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst     23336320                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst     23206080                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst     23155328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst     23249984                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst     23292800                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst     15612288                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       254223424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5643008                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5643008                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst           1549773                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data             56241                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst            362268                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             25014                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst            364630                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             24536                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst            362595                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             26300                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst            361802                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             25429                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst            363281                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data             26592                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst            363950                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data             25434                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst            243942                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data             17675                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               4199462                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           88172                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                88172                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst           689286392                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data            25014087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst           161124502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            11125378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst           162175039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            10912779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst           161269940                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            11697347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst           160917241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            11309956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst           161575050                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data            11827218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst           161872598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data            11312179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst           108497116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data             7861240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1867778063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst      689286392                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst      161124502                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst      162175039                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst      161269940                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst      160917241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst      161575050                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst      161872598                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst      108497116                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total         1766717880                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39215911                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39215911                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39215911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst          689286392                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data           25014087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst          161124502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           11125378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst          162175039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           10912779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst          161269940                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           11697347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst          160917241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           11309956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst          161575050                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data           11827218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst          161872598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data           11312179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst          108497116                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data            7861240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1906993974                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               17639761                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         10718610                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           439084                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             9607151                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8357103                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.988359                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2218475                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             40939                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         560299                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            557332                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            2967                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9514                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              239984                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   143895880000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       143895881                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          49669782                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      98919444                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   17639761                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11132910                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     64638202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 886577                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 304                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2270                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 13812224                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               167991                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         114753856                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.973457                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.957986                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                54220324     47.25%     47.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9359124      8.16%     55.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                51174408     44.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           114753856                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.122587                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.687438                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                47309216                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              9835385                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 46783629                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             10416896                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                408730                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4799188                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                34948                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             110493620                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                61419                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                408730                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                49591761                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 970229                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        374562                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 54885340                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              8523234                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             110010904                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               6438168                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 64920                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  5206                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          137567146                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            507628137                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       140029417                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            123679264                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                13887882                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             22086                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         10757                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  9193744                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14371696                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8994451                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4328153                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1498496                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 109042398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              19935                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                101870946                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1138726                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        8701547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     33448990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           980                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    114753856                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.887734                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.676218                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           33401374     29.11%     29.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           60834018     53.01%     82.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20518464     17.88%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      114753856                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               57597924     93.06%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     93.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2604000      4.21%     97.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1692409      2.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78573332     77.13%     77.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              523254      0.51%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14000784     13.74%     91.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8762252      8.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             101870946                       # Type of FU issued
system.cpu0.iq.rate                          0.707949                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   61894333                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.607576                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         381528775                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        117765368                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    101583577                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             163765263                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1850533                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       810353                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          350                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1577                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       335164                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        63674                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         3073                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                408730                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 913434                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                50701                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          109062602                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            87489                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14371696                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8994451                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             10544                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  2191                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                20454                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1577                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        215239                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       210716                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              425955                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            101721414                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             13964779                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           149532                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                          269                       # number of nop insts executed
system.cpu0.iew.exec_refs                    22707750                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15871096                       # Number of branches executed
system.cpu0.iew.exec_stores                   8742971                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.706910                       # Inst execution rate
system.cpu0.iew.wb_sent                     101602233                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    101583593                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 70654746                       # num instructions producing a value
system.cpu0.iew.wb_consumers                160619152                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.705952                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.439890                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        8701861                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          18955                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           404526                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    113477112                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.884414                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.998386                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     37987501     33.48%     33.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62341171     54.94%     88.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8054519      7.10%     95.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2509121      2.21%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       948973      0.84%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       233485      0.21%     98.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       471135      0.42%     99.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       856569      0.75%     99.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        74638      0.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    113477112                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            88790700                       # Number of instructions committed
system.cpu0.commit.committedOps             100360786                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22220630                       # Number of memory references committed
system.cpu0.commit.loads                     13561343                       # Number of loads committed
system.cpu0.commit.membars                       9251                       # Number of memory barriers committed
system.cpu0.commit.branches                  15750287                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 90761733                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2565008                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77623700     77.34%     77.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505148      0.50%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13561343     13.51%     91.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8659271      8.63%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100360786                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                74638                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   222428494                       # The number of ROB reads
system.cpu0.rob.rob_writes                  219402163                       # The number of ROB writes
system.cpu0.timesIdled                        1406630                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                       29142025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   88790700                       # Number of Instructions Simulated
system.cpu0.committedOps                    100360786                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.620619                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.620619                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.617048                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.617048                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               119543571                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70662132                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                349885252                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                52869454                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22640603                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 16877                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            56168                       # number of replacements
system.cpu0.dcache.tags.tagsinuse           62.137421                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20002091                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            56232                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           355.706555                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle          9621000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    62.137421                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.970897                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.970897                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        160921621                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       160921621                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11524426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11524426                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8462012                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8462012                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         6272                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6272                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4337                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4337                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     19986438                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19986438                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     19986438                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19986438                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        66117                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66117                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        41325                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        41325                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          856                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          856                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         2175                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2175                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       107442                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        107442                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       107442                       # number of overall misses
system.cpu0.dcache.overall_misses::total       107442                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   2676552000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2676552000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1665569720                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1665569720                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     17246000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     17246000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     41186000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     41186000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      4562000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      4562000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   4342121720                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4342121720                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   4342121720                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4342121720                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11590543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11590543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8503337                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8503337                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         6512                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6512                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20093880                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20093880                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20093880                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20093880                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.005704                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005704                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.004860                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.004860                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120090                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120090                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.333999                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.333999                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.005347                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005347                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.005347                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005347                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 40482.054540                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40482.054540                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 40304.167453                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40304.167453                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 20147.196262                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20147.196262                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 18936.091954                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18936.091954                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 40413.634519                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40413.634519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 40413.634519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40413.634519                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        19341                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1186                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.307757                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        20895                       # number of writebacks
system.cpu0.dcache.writebacks::total            20895                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        23747                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        23747                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        20852                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        20852                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          390                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          390                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        44599                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        44599                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        44599                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        44599                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        42370                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        42370                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        20473                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        20473                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          466                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          466                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         2175                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2175                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        62843                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62843                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        62843                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62843                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1810733002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1810733002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    862183449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    862183449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      9762000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      9762000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     37089986                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     37089986                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      4308000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      4308000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2672916451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2672916451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2672916451                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2672916451                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003656                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.002408                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002408                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.065376                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.065376                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.333999                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.333999                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.003127                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003127                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.003127                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003127                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 42736.204909                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42736.204909                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 42113.195379                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42113.195379                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 20948.497854                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20948.497854                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 17052.867126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17052.867126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 42533.240791                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42533.240791                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 42533.240791                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42533.240791                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1549709                       # number of replacements
system.cpu0.icache.tags.tagsinuse           63.999090                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12191627                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1549773                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.866718                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle          5407000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    63.999090                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        112047569                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       112047569                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     12191627                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12191627                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     12191627                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12191627                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     12191627                       # number of overall hits
system.cpu0.icache.overall_hits::total       12191627                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1620597                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1620597                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1620597                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1620597                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1620597                       # number of overall misses
system.cpu0.icache.overall_misses::total      1620597                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  71899892000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  71899892000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  71899892000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  71899892000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  71899892000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  71899892000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     13812224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13812224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     13812224                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13812224                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     13812224                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13812224                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.117331                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.117331                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.117331                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.117331                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.117331                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.117331                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 44366.299580                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44366.299580                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 44366.299580                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44366.299580                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 44366.299580                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44366.299580                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          245                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    11.136364                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1549709                       # number of writebacks
system.cpu0.icache.writebacks::total          1549709                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        70819                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        70819                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        70819                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        70819                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        70819                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        70819                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1549778                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1549778                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      1549778                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1549778                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      1549778                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1549778                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  67275543000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  67275543000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  67275543000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  67275543000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  67275543000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  67275543000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.112203                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112203                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.112203                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112203                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.112203                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112203                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 43409.793532                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43409.793532                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 43409.793532                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43409.793532                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 43409.793532                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43409.793532                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14027850                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          7972177                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           356334                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             7694973                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6686768                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.897875                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1963626                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             39431                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         449685                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            447361                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            2324                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         2895                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   143895880000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        80022912                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          21211936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      80813782                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14027850                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9097755                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     53470090                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 719323                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         9654                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 11365110                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               122569                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          75051658                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.215917                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.919554                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                25378092     33.81%     33.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8090564     10.78%     44.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41583002     55.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            75051658                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.175298                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.009883                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                18938377                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              9271010                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36526928                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              9984610                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                330733                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4245985                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                29414                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              90295876                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                50902                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                330733                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                21108979                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 824220                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        258262                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 44326323                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              8203141                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              89886627                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6209679                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 64215                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   908                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          114683804                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            418052473                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       116709393                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            102505039                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                12178762                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             13277                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          7870                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  8816584                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11199802                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6683595                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4120525                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1418746                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  89051745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              16196                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 82909759                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           982445                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        7439278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     29084678                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           373                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     75051658                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.104703                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.577178                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            8983480     11.97%     11.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           49226597     65.59%     77.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16841581     22.44%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       75051658                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               50224329     95.08%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1917402      3.63%     98.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               681628      1.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64994689     78.39%     78.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              483592      0.58%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10941022     13.20%     92.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6485050      7.82%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              82909759                       # Type of FU issued
system.cpu1.iq.rate                          1.036075                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   52823359                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.637119                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         294676978                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         96508623                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     82689735                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             135733118                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1721492                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       605217                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          310                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1416                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       298619                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        57655                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         2083                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                330733                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 777998                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                40260                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           89068239                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            63606                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11199802                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6683595                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              7838                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  2178                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                18647                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1416                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        171799                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       174683                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              346482                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             82796451                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             10912627                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           113306                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                          298                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17384308                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12625231                       # Number of branches executed
system.cpu1.iew.exec_stores                   6471681                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.034659                       # Inst execution rate
system.cpu1.iew.wb_sent                      82699554                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     82689735                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 60734599                       # num instructions producing a value
system.cpu1.iew.wb_consumers                144097360                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.033326                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.421483                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        7439589                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          15823                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           327406                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     73975926                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.103449                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.028314                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     12614802     17.05%     17.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     51105580     69.08%     86.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6213773      8.40%     94.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1818849      2.46%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       780684      1.06%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       103242      0.14%     98.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       439121      0.59%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       833682      1.13%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        66193      0.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     73975926                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            72246941                       # Number of instructions committed
system.cpu1.commit.committedOps              81628663                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      16979561                       # Number of memory references committed
system.cpu1.commit.loads                     10594585                       # Number of loads committed
system.cpu1.commit.membars                       8175                       # Number of memory barriers committed
system.cpu1.commit.branches                  12525310                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 74622394                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2318597                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        64177962     78.62%     78.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465734      0.57%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10594585     12.98%     92.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6384976      7.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         81628663                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                66193                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   162951615                       # The number of ROB reads
system.cpu1.rob.rob_writes                  179212361                       # The number of ROB writes
system.cpu1.timesIdled                         249868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                        4971254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    63872968                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   72246941                       # Number of Instructions Simulated
system.cpu1.committedOps                     81628663                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.107630                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.107630                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.902828                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.902828                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                98362423                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59331756                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                284295591                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                43067832                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17125975                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 12672                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            25054                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           34.134640                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15133406                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            25115                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           602.564444                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      63922744000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    34.134640                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.533354                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.533354                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121399767                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121399767                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8758188                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8758188                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6364677                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6364677                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5071                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5071                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         4322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4322                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15122865                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15122865                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15122865                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15122865                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        25048                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        25048                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        12652                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12652                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          675                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          675                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          960                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          960                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        37700                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         37700                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        37700                       # number of overall misses
system.cpu1.dcache.overall_misses::total        37700                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1141968000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1141968000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    566043647                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    566043647                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     14444000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     14444000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     16200000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16200000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      4820000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4820000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1708011647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1708011647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1708011647                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1708011647                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8783236                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8783236                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6377329                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6377329                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5282                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5282                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15160565                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15160565                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15160565                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15160565                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.002852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002852                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.001984                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001984                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.117473                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.117473                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.181749                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.181749                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.002487                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002487                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.002487                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002487                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 45591.184925                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45591.184925                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 44739.459927                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44739.459927                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 21398.518519                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21398.518519                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        16875                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        16875                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 45305.348727                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45305.348727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 45305.348727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45305.348727                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        10834                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              642                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    16.875389                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         9817                       # number of writebacks
system.cpu1.dcache.writebacks::total             9817                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         6808                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6808                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         4338                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4338                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          220                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          220                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        11146                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11146                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        11146                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11146                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        18240                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        18240                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         8314                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8314                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          455                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          455                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          960                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          960                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        26554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        26554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        26554                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        26554                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    827481000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    827481000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    386765131                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    386765131                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      9370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      9370000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     14545996                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14545996                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      4554000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4554000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1214246131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1214246131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1214246131                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1214246131                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.002077                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002077                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.001304                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001304                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.079186                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.079186                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.181749                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.181749                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.001752                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001752                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.001752                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001752                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 45366.282895                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45366.282895                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 46519.741520                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46519.741520                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 20593.406593                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20593.406593                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 15152.079167                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 15152.079167                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 45727.428297                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45727.428297                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 45727.428297                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45727.428297                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           362204                       # number of replacements
system.cpu1.icache.tags.tagsinuse           35.587763                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10957650                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           362268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            30.247358                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      63913471000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    35.587763                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.556059                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.556059                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         91283148                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        91283148                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     10957650                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10957650                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     10957650                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10957650                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     10957650                       # number of overall hits
system.cpu1.icache.overall_hits::total       10957650                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       407460                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       407460                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       407460                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        407460                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       407460                       # number of overall misses
system.cpu1.icache.overall_misses::total       407460                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  18014557000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  18014557000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  18014557000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  18014557000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  18014557000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  18014557000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11365110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11365110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11365110                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11365110                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11365110                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11365110                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.035852                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.035852                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.035852                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.035852                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.035852                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.035852                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 44211.841653                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44211.841653                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 44211.841653                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44211.841653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 44211.841653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44211.841653                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       362204                       # number of writebacks
system.cpu1.icache.writebacks::total           362204                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        45192                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        45192                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst        45192                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        45192                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst        45192                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        45192                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       362268                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       362268                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       362268                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       362268                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       362268                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       362268                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  16443085000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  16443085000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  16443085000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  16443085000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  16443085000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  16443085000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.031875                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.031875                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.031875                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.031875                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.031875                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.031875                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 45389.283624                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45389.283624                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 45389.283624                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45389.283624                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 45389.283624                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45389.283624                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14036085                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          7953884                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           364287                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             7711573                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6689215                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.742549                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1973022                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             40455                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         452294                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            449885                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            2409                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         3011                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   143895880000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        80022619                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          21313605                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      80906766                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14036085                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9112122                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     53451093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 735931                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 296                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         7076                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 11420634                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               127228                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          75140035                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.216381                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.919313                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                25381396     33.78%     33.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8118404     10.80%     44.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                41640235     55.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            75140035                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.175401                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.011049                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                18989703                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              9218903                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 36675054                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              9917548                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                338827                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4262537                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                29598                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              90402303                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                51307                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                338827                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                21135244                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 837077                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        296773                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 44432649                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8099465                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              89982434                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6135960                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 66791                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   564                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          114676710                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            418509993                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       116874354                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            102275100                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                12401606                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             14420                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          8995                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  8720936                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11201208                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6707115                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4145801                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1413609                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  89128035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              17365                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 82859069                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           996514                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        7595753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     29715134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           646                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     75140035                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.102729                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.578916                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            9128326     12.15%     12.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           49164349     65.43%     77.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16847360     22.42%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       75140035                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               50135815     94.93%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     94.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1955488      3.70%     98.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               724471      1.37%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             64934238     78.37%     78.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              482871      0.58%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10933795     13.20%     92.15% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6502759      7.85%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              82859069                       # Type of FU issued
system.cpu2.iq.rate                          1.035446                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   52815774                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.637417                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         294670460                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         96742492                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     82632521                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             135674843                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1724906                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       614971                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          288                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1353                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       309376                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        58068                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         2574                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                338827                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 789105                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                41801                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           89145670                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            68924                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11201208                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6707115                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              8838                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  2007                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                19552                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1353                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        177562                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       176944                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              354506                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             82742589                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             10903670                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           116479                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                          270                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17393300                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12599613                       # Number of branches executed
system.cpu2.iew.exec_stores                   6489630                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.033990                       # Inst execution rate
system.cpu2.iew.wb_sent                      82642712                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     82632521                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 60667569                       # num instructions producing a value
system.cpu2.iew.wb_consumers                143956865                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.032615                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.421429                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        7596028                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          16719                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           335149                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     74042416                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.101391                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.030246                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     12779932     17.26%     17.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     51026247     68.91%     86.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6172524      8.34%     94.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1840470      2.49%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       765781      1.03%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       117838      0.16%     98.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       438846      0.59%     98.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       834672      1.13%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        66106      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     74042416                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            72156804                       # Number of instructions committed
system.cpu2.commit.committedOps              81549647                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      16983976                       # Number of memory references committed
system.cpu2.commit.loads                     10586237                       # Number of loads committed
system.cpu2.commit.membars                       8306                       # Number of memory barriers committed
system.cpu2.commit.branches                  12496933                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 74583390                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2323544                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64094574     78.60%     78.60% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.57%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10586237     12.98%     92.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6397739      7.85%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         81549647                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                66106                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   163090324                       # The number of ROB reads
system.cpu2.rob.rob_writes                  179389112                       # The number of ROB writes
system.cpu2.timesIdled                         252904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                        4882584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    63873261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   72156804                       # Number of Instructions Simulated
system.cpu2.committedOps                     81549647                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.109010                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.109010                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.901705                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.901705                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                98313622                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59345224                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                284113109                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                42848189                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17138531                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 15119                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            24825                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           34.093157                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15128446                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            24883                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           607.983201                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      63902119000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    34.093157                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.532706                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.532706                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        121397775                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       121397775                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8742109                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8742109                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6372745                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6372745                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5394                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5394                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3462                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3462                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     15114854                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15114854                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     15114854                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15114854                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        27524                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        27524                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        16876                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16876                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          762                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          762                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         2100                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2100                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        44400                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         44400                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        44400                       # number of overall misses
system.cpu2.dcache.overall_misses::total        44400                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1180296000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1180296000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    691628852                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    691628852                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     15850000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     15850000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     38945000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     38945000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      4113000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4113000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   1871924852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1871924852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   1871924852                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1871924852                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8769633                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8769633                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6389621                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6389621                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         6156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5562                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5562                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15159254                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15159254                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15159254                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15159254                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.003139                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.003139                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002641                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002641                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.123782                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.123782                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.377562                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.377562                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.002929                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002929                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.002929                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002929                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 42882.429879                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42882.429879                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 40982.984831                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 40982.984831                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 20800.524934                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20800.524934                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 18545.238095                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 18545.238095                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 42160.469640                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42160.469640                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 42160.469640                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42160.469640                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        15009                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              996                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    15.069277                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         9763                       # number of writebacks
system.cpu2.dcache.writebacks::total             9763                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         7070                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7070                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         6220                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         6220                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        13290                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13290                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        13290                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13290                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        20454                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        20454                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        10656                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        10656                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          455                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          455                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         2100                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2100                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        31110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        31110                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31110                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    851675002                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    851675002                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    448217786                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    448217786                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      9338000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      9338000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     34970993                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     34970993                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      3887000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3887000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1299892788                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1299892788                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1299892788                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1299892788                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.002332                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002332                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.001668                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001668                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.073912                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.073912                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.377562                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.377562                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.002052                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002052                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.002052                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002052                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 41638.554904                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41638.554904                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 42062.479917                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 42062.479917                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 20523.076923                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20523.076923                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 16652.853810                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 16652.853810                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 41783.760463                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 41783.760463                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 41783.760463                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 41783.760463                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           364572                       # number of replacements
system.cpu2.icache.tags.tagsinuse           35.589088                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11009987                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           364636                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            30.194460                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      63894803000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    35.589088                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.556080                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.556080                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         91729712                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        91729712                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11009987                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11009987                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11009987                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11009987                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11009987                       # number of overall hits
system.cpu2.icache.overall_hits::total       11009987                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       410647                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       410647                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       410647                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        410647                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       410647                       # number of overall misses
system.cpu2.icache.overall_misses::total       410647                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  18069009000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  18069009000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  18069009000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  18069009000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  18069009000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  18069009000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11420634                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11420634                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11420634                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11420634                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11420634                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11420634                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.035957                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.035957                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.035957                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.035957                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.035957                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.035957                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 44001.317433                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44001.317433                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 44001.317433                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44001.317433                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 44001.317433                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44001.317433                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    11.916667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       364572                       # number of writebacks
system.cpu2.icache.writebacks::total           364572                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst        46007                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        46007                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst        46007                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        46007                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst        46007                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        46007                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       364640                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       364640                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       364640                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       364640                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       364640                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       364640                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  16465620000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  16465620000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  16465620000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  16465620000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  16465620000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  16465620000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.031928                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.031928                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.031928                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.031928                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.031928                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.031928                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 45155.824923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45155.824923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 45155.824923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45155.824923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 45155.824923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45155.824923                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14035783                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          7941980                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           361053                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             7709690                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6690107                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.775305                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1976639                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             39841                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         453330                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            450801                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            2529                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2920                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   143895880000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        80022360                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          21251178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      80969277                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14035783                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9117547                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     53449814                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 728125                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                        75                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                 299                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         5329                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 11425904                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               126022                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          75070770                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.218466                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.918833                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                25280648     33.68%     33.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8109056     10.80%     44.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                41681066     55.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            75070770                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.175398                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.011833                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                18957994                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              9131759                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 36831080                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              9814815                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                335122                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4270138                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                29293                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              90486667                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                50937                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                335122                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                21096186                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 844594                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        242000                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 44492947                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8059921                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              90075241                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6101300                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 64677                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   708                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          114792977                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            418971519                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       117001373                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102358952                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                12434021                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             12720                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          7311                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  8663265                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11219764                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6715808                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4150115                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1438504                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  89233085                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              15277                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 82921295                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           999210                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        7638715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     29909066                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           301                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     75070770                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.104575                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.577731                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            9013507     12.01%     12.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           49193231     65.53%     77.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           16864032     22.46%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       75070770                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               50172707     95.08%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1916828      3.63%     98.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               682172      1.29%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             64979145     78.36%     78.36% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              482955      0.58%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10949305     13.20%     92.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6504484      7.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              82921295                       # Type of FU issued
system.cpu3.iq.rate                          1.036227                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   52771707                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.636407                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         294684276                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         96888432                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82701922                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             135693002                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1726674                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       618977                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          342                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1367                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       319113                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        57017                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         2105                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                335122                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 797464                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                40990                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           89248622                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            64308                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11219764                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6715808                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              7276                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  2094                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                19204                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1367                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        172821                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       178844                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              351665                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             82808821                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             10920955                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           112473                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                          260                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17412197                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12605948                       # Number of branches executed
system.cpu3.iew.exec_stores                   6491242                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.034821                       # Inst execution rate
system.cpu3.iew.wb_sent                      82711302                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82701922                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 60716770                       # num instructions producing a value
system.cpu3.iew.wb_consumers                144014739                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.033485                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.421601                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        7638961                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          14976                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           332113                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     73969855                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.103283                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.028845                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     12641459     17.09%     17.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     51068178     69.04%     86.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6212854      8.40%     94.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1822028      2.46%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       783595      1.06%     98.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       102216      0.14%     98.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       438285      0.59%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       835413      1.13%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        65827      0.09%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     73969855                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72211583                       # Number of instructions committed
system.cpu3.commit.committedOps              81609647                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      16997482                       # Number of memory references committed
system.cpu3.commit.loads                     10600787                       # Number of loads committed
system.cpu3.commit.membars                       7868                       # Number of memory barriers committed
system.cpu3.commit.branches                  12504176                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74643763                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2327178                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64141134     78.60%     78.60% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10600787     12.99%     92.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6396695      7.84%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81609647                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                65827                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   163130023                       # The number of ROB reads
system.cpu3.rob.rob_writes                  179598320                       # The number of ROB writes
system.cpu3.timesIdled                         249707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                        4951590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    63873520                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72211583                       # Number of Instructions Simulated
system.cpu3.committedOps                     81609647                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.108165                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.108165                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.902393                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.902393                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98388369                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59405903                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                284378682                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42876724                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17150001                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 11654                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            26270                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           34.421521                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15147493                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            26332                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           575.250380                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      63898220000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    34.421521                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.537836                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.537836                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        121526046                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       121526046                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8761392                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8761392                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6375658                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6375658                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         5057                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5057                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         4298                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         4298                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     15137050                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15137050                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     15137050                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15137050                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        25997                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        25997                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        13594                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        13594                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          407                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          407                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          849                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          849                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        39591                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         39591                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        39591                       # number of overall misses
system.cpu3.dcache.overall_misses::total        39591                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1201720000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1201720000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    606142964                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    606142964                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      9403000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      9403000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     15188000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     15188000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data      2482000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2482000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   1807862964                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1807862964                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   1807862964                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1807862964                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8787389                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8787389                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6389252                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6389252                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         5464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5147                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5147                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15176641                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15176641                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15176641                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15176641                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.002958                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.002958                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.002128                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002128                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.074488                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.074488                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.164950                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.164950                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.002609                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002609                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.002609                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002609                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 46225.333692                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46225.333692                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 44589.007209                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 44589.007209                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 23103.194103                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23103.194103                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 17889.281508                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17889.281508                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 45663.483216                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45663.483216                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 45663.483216                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45663.483216                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        10629                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              666                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    15.959459                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        10379                       # number of writebacks
system.cpu3.dcache.writebacks::total            10379                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         7262                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7262                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         4518                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4518                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        11780                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11780                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        11780                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11780                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        18735                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        18735                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         9076                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9076                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          276                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          276                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          849                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          849                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        27811                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        27811                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        27811                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        27811                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    857237000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    857237000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    419901131                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    419901131                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      5837000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      5837000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     13631998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     13631998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data      2340000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2340000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   1277138131                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1277138131                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   1277138131                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1277138131                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.002132                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002132                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.001421                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001421                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.050512                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.050512                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.164950                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.164950                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.001832                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001832                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.001832                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001832                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 45755.911396                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45755.911396                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 46264.999008                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 46264.999008                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 21148.550725                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21148.550725                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 16056.534747                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 16056.534747                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 45922.049944                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 45922.049944                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 45922.049944                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 45922.049944                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           362531                       # number of replacements
system.cpu3.icache.tags.tagsinuse           35.589299                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11017193                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           362595                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            30.384294                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      63890369000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    35.589299                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.556083                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.556083                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         91769831                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        91769831                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11017193                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11017193                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11017193                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11017193                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11017193                       # number of overall hits
system.cpu3.icache.overall_hits::total       11017193                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       408711                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       408711                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       408711                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        408711                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       408711                       # number of overall misses
system.cpu3.icache.overall_misses::total       408711                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst  18053390000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  18053390000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst  18053390000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  18053390000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst  18053390000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  18053390000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11425904                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11425904                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11425904                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11425904                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11425904                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11425904                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.035771                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.035771                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.035771                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.035771                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.035771                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.035771                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 44171.529516                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44171.529516                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 44171.529516                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44171.529516                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 44171.529516                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44171.529516                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    17.300000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       362531                       # number of writebacks
system.cpu3.icache.writebacks::total           362531                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst        46112                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        46112                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst        46112                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        46112                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst        46112                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        46112                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       362599                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       362599                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       362599                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       362599                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       362599                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       362599                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst  16449045000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  16449045000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst  16449045000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  16449045000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst  16449045000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  16449045000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.031735                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.031735                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.031735                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.031735                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.031735                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.031735                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 45364.286719                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45364.286719                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 45364.286719                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45364.286719                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 45364.286719                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45364.286719                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               24999053                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         18552114                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           413622                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            13380040                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               12296571                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.902349                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2091132                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39792                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         532474                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            530292                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            2182                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         2893                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON   143895880000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        80022100                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          20847002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     123809442                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   24999053                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          14917995                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     52125735                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 922141                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                 314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles         5108                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                 12244891                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               150304                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          73439243                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.830149                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.318915                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                22655937     30.85%     30.85% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3203545      4.36%     35.21% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                11538072     15.71%     50.92% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                36041689     49.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            73439243                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.312402                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.547191                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                20696128                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              4288298                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 46093221                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              1929444                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                432152                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4356131                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                29132                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             130574134                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                68751                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                432152                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                21861868                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 923172                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1510428                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 46845176                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              1866447                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             129693512                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                870234                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                180066                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                  1320                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          187949612                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            601240062                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       160473140                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            171908197                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                16041414                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             57252                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         51866                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  3583639                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            16486040                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6808740                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           783982                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1095541                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 128149834                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             104526                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                122551273                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           801044                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        8546929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     27110193                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           243                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     73439243                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.668744                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.966510                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           12315985     16.77%     16.77% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           13546223     18.45%     35.22% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           33726055     45.92%     81.14% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           13850980     18.86%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       73439243                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               26826134     79.75%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     79.75% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4702310     13.98%     93.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2111058      6.28%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             99063140     80.83%     80.83% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              478339      0.39%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.23% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            16284651     13.29%     94.52% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6719737      5.48%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             122551273                       # Type of FU issued
system.cpu4.iq.rate                          1.531468                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   33639502                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.274493                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         352982333                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        136802403                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    122158266                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             156190775                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1743777                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       873281                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1117                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       192212                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        14129                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked         2019                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                432152                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 871604                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                43481                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          128254682                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           108132                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             16486040                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6808740                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             51812                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  4473                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                20329                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1117                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        177968                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       228802                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              406770                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            122294203                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             16240107                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           257068                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          322                       # number of nop insts executed
system.cpu4.iew.exec_refs                    22939510                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                22324693                       # Number of branches executed
system.cpu4.iew.exec_stores                   6699403                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.528255                       # Inst execution rate
system.cpu4.iew.wb_sent                     122218720                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    122158266                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 83760438                       # num instructions producing a value
system.cpu4.iew.wb_consumers                177562225                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.526557                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.471724                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts        8547284                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         104283                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           384704                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     72178933                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.658482                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.867024                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     15564241     21.56%     21.56% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     34436313     47.71%     69.27% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8392643     11.63%     80.90% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3115986      4.32%     85.22% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      4961227      6.87%     92.09% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       438611      0.61%     92.70% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1176489      1.63%     94.33% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      2706407      3.75%     98.08% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1387016      1.92%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     72178933                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           109998944                       # Number of instructions committed
system.cpu4.commit.committedOps             119707431                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      22229287                       # Number of memory references committed
system.cpu4.commit.loads                     15612759                       # Number of loads committed
system.cpu4.commit.membars                      52600                       # Number of memory barriers committed
system.cpu4.commit.branches                  21997849                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                103423182                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2415056                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        97007133     81.04%     81.04% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465605      0.39%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.43% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       15612759     13.04%     94.47% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6616528      5.53%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        119707431                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1387016                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   198442607                       # The number of ROB reads
system.cpu4.rob.rob_writes                  257771354                       # The number of ROB writes
system.cpu4.timesIdled                         321104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                        6582857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    63873780                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  109998944                       # Number of Instructions Simulated
system.cpu4.committedOps                    119707431                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.727481                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.727481                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.374607                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.374607                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               142193178                       # number of integer regfile reads
system.cpu4.int_regfile_writes               75329582                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                418854592                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                98565166                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               23012184                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 11075                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            25371                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           33.361873                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           20712780                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            25430                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           814.501770                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      63885155000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    33.361873                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.521279                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.521279                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        166042894                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       166042894                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     14106326                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14106326                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6596285                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6596285                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         4967                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         4967                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         4290                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         4290                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     20702611                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        20702611                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     20702611                       # number of overall hits
system.cpu4.dcache.overall_hits::total       20702611                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        25943                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        25943                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        13030                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        13030                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          305                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          305                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          780                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          780                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        38973                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         38973                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        38973                       # number of overall misses
system.cpu4.dcache.overall_misses::total        38973                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   1171643000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1171643000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    571198663                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    571198663                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data      7444000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      7444000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     13166000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     13166000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data      2540000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      2540000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   1742841663                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1742841663                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   1742841663                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1742841663                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     14132269                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14132269                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6609315                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6609315                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         5272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         5272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5070                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5070                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     20741584                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     20741584                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     20741584                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     20741584                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.001836                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.001836                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.001971                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001971                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.057853                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.057853                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.153846                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.153846                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.001879                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.001879                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.001879                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.001879                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 45162.201750                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 45162.201750                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 43837.195932                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 43837.195932                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 24406.557377                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 24406.557377                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 16879.487179                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 16879.487179                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 44719.207220                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 44719.207220                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 44719.207220                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 44719.207220                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs        10252                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              650                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    15.772308                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         9974                       # number of writebacks
system.cpu4.dcache.writebacks::total             9974                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         7105                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         7105                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         4535                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         4535                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data          118                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data        11640                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        11640                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data        11640                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        11640                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        18838                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        18838                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         8495                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         8495                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          187                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          187                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data          780                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          780                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data        27333                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        27333                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data        27333                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        27333                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data    834695001                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    834695001                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data    386779774                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    386779774                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      4145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      4145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     11739999                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     11739999                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data      2406000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      2406000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   1221474775                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1221474775                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   1221474775                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1221474775                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.001333                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.001333                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.001285                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.001285                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.035470                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.035470                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.153846                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.001318                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001318                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.001318                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001318                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 44309.109300                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 44309.109300                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 45530.285344                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 45530.285344                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 22165.775401                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22165.775401                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 15051.280769                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 15051.280769                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 44688.646508                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 44688.646508                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 44688.646508                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 44688.646508                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements           361738                       # number of replacements
system.cpu4.icache.tags.tagsinuse           35.590020                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           11834360                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           361802                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            32.709493                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      63880060000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    35.590020                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.556094                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.556094                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         98320930                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        98320930                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     11834360                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11834360                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     11834360                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11834360                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     11834360                       # number of overall hits
system.cpu4.icache.overall_hits::total       11834360                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       410531                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       410531                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       410531                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        410531                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       410531                       # number of overall misses
system.cpu4.icache.overall_misses::total       410531                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst  18332429000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total  18332429000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst  18332429000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total  18332429000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst  18332429000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total  18332429000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12244891                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12244891                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12244891                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12244891                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12244891                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12244891                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.033527                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.033527                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.033527                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.033527                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.033527                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.033527                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 44655.407265                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 44655.407265                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 44655.407265                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 44655.407265                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 44655.407265                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 44655.407265                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    14.090909                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks       361738                       # number of writebacks
system.cpu4.icache.writebacks::total           361738                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst        48729                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total        48729                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst        48729                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total        48729                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst        48729                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total        48729                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst       361802                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       361802                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst       361802                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       361802                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst       361802                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       361802                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst  16372061000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total  16372061000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst  16372061000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total  16372061000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst  16372061000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total  16372061000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.029547                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.029547                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.029547                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.029547                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.029547                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.029547                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 45251.438632                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 45251.438632                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 45251.438632                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 45251.438632                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 45251.438632                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 45251.438632                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               24839728                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         18321194                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           422846                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            13319777                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               12214385                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            91.701122                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2109973                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             42453                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         538751                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            536208                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            2543                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         3021                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON   143895880000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        80021833                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          21020457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     123387133                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   24839728                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          14860566                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     51973608                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 939655                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                 342                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles        12788                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                 12350620                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               162154                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          73477033                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.824740                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.320998                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                22823405     31.06%     31.06% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3207027      4.36%     35.43% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                11470349     15.61%     51.04% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                35976252     48.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            73477033                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.310412                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.541918                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                20823052                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4277324                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 46038204                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              1897654                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                440799                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4402339                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                29277                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             130283070                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                69028                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                440799                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                21969692                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 934152                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1529617                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 46777153                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              1825620                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             129399042                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                850223                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                179967                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                   790                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          186882636                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            599912340                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       160268550                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            170716899                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                16165737                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             57870                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         52519                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  3504910                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            16442214                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6871711                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           810082                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1082824                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 127817567                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             104472                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                122180579                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           793362                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        8673247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     27325767                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           649                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     73477033                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.662840                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.967887                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0           12442944     16.93%     16.93% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           13651086     18.58%     35.51% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           33619516     45.76%     81.27% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           13763487     18.73%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       73477033                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               26427960     79.37%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     2      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     79.37% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4744231     14.25%     93.62% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2124526      6.38%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu             98671585     80.76%     80.76% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              478762      0.39%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.16% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.16% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.16% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.16% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            16244216     13.30%     94.45% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6780610      5.55%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             122180579                       # Type of FU issued
system.cpu5.iq.rate                          1.526841                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   33296719                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.272521                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         351928272                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        136596443                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    121781427                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             155477298                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1765253                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       863911                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1160                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       221210                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        14667                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked         2166                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                440799                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 882766                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                43289                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          127922486                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           107619                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             16442214                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6871711                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             52362                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                  4822                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                19498                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1160                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        180694                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       235450                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              416144                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            121919245                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             16198299                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           261334                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          447                       # number of nop insts executed
system.cpu5.iew.exec_refs                    22956834                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                22172698                       # Number of branches executed
system.cpu5.iew.exec_stores                   6758535                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.523575                       # Inst execution rate
system.cpu5.iew.wb_sent                     121841496                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    121781427                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 83366722                       # num instructions producing a value
system.cpu5.iew.wb_consumers                176742538                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.521853                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.471685                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts        8673732                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         103823                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           393818                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     72198869                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.651671                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.862118                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     15730520     21.79%     21.79% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     34301612     47.51%     69.30% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8442260     11.69%     80.99% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3141972      4.35%     85.34% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      4915895      6.81%     92.15% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       444287      0.62%     92.77% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1186226      1.64%     94.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      2654403      3.68%     98.09% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1381694      1.91%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     72198869                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           109489927                       # Number of instructions committed
system.cpu5.commit.committedOps             119248792                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      22228804                       # Number of memory references committed
system.cpu5.commit.loads                     15578303                       # Number of loads committed
system.cpu5.commit.membars                      51903                       # Number of memory barriers committed
system.cpu5.commit.branches                  21835574                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                103187032                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2441572                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu        96549380     80.96%     80.96% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.39%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       15578303     13.06%     94.42% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6650501      5.58%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        119248792                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1381694                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   198142217                       # The number of ROB reads
system.cpu5.rob.rob_writes                  257124706                       # The number of ROB writes
system.cpu5.timesIdled                         322828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                        6544800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    63874047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  109489927                       # Number of Instructions Simulated
system.cpu5.committedOps                    119248792                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.730860                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.730860                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.368251                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.368251                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               141764471                       # number of integer regfile reads
system.cpu5.int_regfile_writes               75364087                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                417677561                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                97391310                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               23028556                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 14530                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            26714                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           33.031307                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           20677476                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            26774                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           772.296855                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      63906493000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    33.031307                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.516114                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.516114                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        165805037                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       165805037                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     14037973                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14037973                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6626962                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6626962                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         5378                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         5378                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         3748                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         3748                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     20664935                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20664935                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     20664935                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20664935                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        29515                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        29515                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        15554                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        15554                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          771                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          771                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         1825                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1825                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        45069                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         45069                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        45069                       # number of overall misses
system.cpu5.dcache.overall_misses::total        45069                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   1287207000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1287207000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    634209899                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    634209899                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data     15861000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     15861000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data     30636000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     30636000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data      4020000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      4020000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   1921416899                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1921416899                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   1921416899                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1921416899                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     14067488                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14067488                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6642516                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6642516                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         6149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         6149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5573                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5573                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     20710004                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20710004                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     20710004                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20710004                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.002098                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.002098                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.002342                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.002342                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.125386                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.125386                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.327472                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.327472                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.002176                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.002176                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.002176                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.002176                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 43611.960020                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 43611.960020                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 40774.713836                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 40774.713836                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 20571.984436                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 20571.984436                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 16786.849315                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 16786.849315                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 42632.783044                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 42632.783044                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 42632.783044                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 42632.783044                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs        10939                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              804                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    13.605721                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks        10316                       # number of writebacks
system.cpu5.dcache.writebacks::total            10316                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         7861                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         7861                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         5601                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         5601                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data          317                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          317                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data        13462                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13462                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data        13462                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13462                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data        21654                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        21654                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         9953                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         9953                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          454                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          454                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data         1825                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         1825                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data        31607                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        31607                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data        31607                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        31607                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data    915758000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    915758000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data    422766745                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    422766745                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      9278000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      9278000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data     27213645                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     27213645                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data      3792000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      3792000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   1338524745                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1338524745                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   1338524745                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1338524745                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.001539                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.001539                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.001498                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001498                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.073833                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.073833                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.327472                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.327472                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.001526                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001526                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.001526                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001526                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 42290.477510                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 42290.477510                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 42476.313172                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 42476.313172                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 20436.123348                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20436.123348                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 14911.586301                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 14911.586301                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 42348.996899                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 42348.996899                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 42348.996899                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 42348.996899                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements           363221                       # number of replacements
system.cpu5.icache.tags.tagsinuse           35.588522                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           11937889                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           363285                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            32.860947                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      63899181000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    35.588522                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.556071                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.556071                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         99168250                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        99168250                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     11937889                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11937889                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     11937889                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11937889                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     11937889                       # number of overall hits
system.cpu5.icache.overall_hits::total       11937889                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       412731                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       412731                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       412731                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        412731                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       412731                       # number of overall misses
system.cpu5.icache.overall_misses::total       412731                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst  18419759999                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total  18419759999                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst  18419759999                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total  18419759999                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst  18419759999                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total  18419759999                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12350620                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12350620                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12350620                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12350620                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12350620                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12350620                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.033418                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.033418                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.033418                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.033418                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.033418                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.033418                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 44628.971410                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 44628.971410                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 44628.971410                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 44628.971410                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 44628.971410                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 44628.971410                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs     9.461538                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks       363221                       # number of writebacks
system.cpu5.icache.writebacks::total           363221                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst        49441                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total        49441                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst        49441                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total        49441                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst        49441                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total        49441                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst       363290                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       363290                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst       363290                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       363290                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst       363290                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       363290                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst  16436173999                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total  16436173999                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst  16436173999                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total  16436173999                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst  16436173999                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total  16436173999                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.029415                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.029415                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.029415                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.029415                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.029415                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.029415                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 45242.572047                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 45242.572047                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 45242.572047                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 45242.572047                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 45242.572047                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 45242.572047                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               24855038                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         18378621                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           416663                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            13317720                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               12224693                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.792687                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2097367                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             41219                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         534844                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            532507                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            2337                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         2933                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON   143895880000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        80021551                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          20941688                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     123326835                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   24855038                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          14854567                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     51940994                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 927067                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.TlbCycles                        70                       # Number of cycles fetch has spent waiting for tlb
system.cpu6.fetch.MiscStallCycles                 286                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles        21525                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                 12286381                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               155330                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          73368099                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.825811                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.320539                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                22756956     31.02%     31.02% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3202644      4.37%     35.38% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                11471859     15.64%     51.02% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                35936640     48.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            73368099                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.310604                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.541170                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                20776283                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4273199                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 45976699                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              1907332                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                434586                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4376567                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                29169                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             130162464                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                68637                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                434586                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                21927576                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 928634                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1521248                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 46720824                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              1835231                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             129285397                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                858602                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                174748                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                  1098                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          186946930                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            599363533                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       160071309                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            170910181                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                16036747                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             57384                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         51999                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  3530895                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            16429168                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6842782                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           793808                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1090842                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 127729645                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             104068                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                122135992                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           794382                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        8571830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     27100285                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           482                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     73368099                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.664702                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.967590                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0           12391471     16.89%     16.89% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           13594616     18.53%     35.42% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           33604660     45.80%     81.22% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           13777352     18.78%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       73368099                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               26544947     79.50%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     2      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     79.50% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4725445     14.15%     93.66% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2118380      6.34%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu             98671208     80.79%     80.79% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              478035      0.39%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            16228875     13.29%     94.47% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6752468      5.53%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             122135992                       # Type of FU issued
system.cpu6.iq.rate                          1.526289                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   33388774                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.273374                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         351823237                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        136406714                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    121742338                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             155524766                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1753747                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       863764                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1173                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       207672                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        14282                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         2184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                434586                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 874811                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                45069                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          127834213                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           107082                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             16429168                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6842782                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             51891                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                  4544                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                21362                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1173                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        179052                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       230723                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              409775                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            121878196                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             16183858                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           257794                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                          500                       # number of nop insts executed
system.cpu6.iew.exec_refs                    22914841                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                22193774                       # Number of branches executed
system.cpu6.iew.exec_stores                   6730983                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.523067                       # Inst execution rate
system.cpu6.iew.wb_sent                     121802256                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    121742338                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 83397169                       # num instructions producing a value
system.cpu6.iew.wb_consumers                176822339                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.521369                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.471644                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts        8572364                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         103586                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           387716                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     72103837                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.654030                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.863753                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     15649385     21.70%     21.70% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     34309852     47.58%     69.29% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8419638     11.68%     80.97% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3126839      4.34%     85.30% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      4924046      6.83%     92.13% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       441350      0.61%     92.74% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      1182717      1.64%     94.38% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      2667078      3.70%     98.08% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1382932      1.92%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     72103837                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           109532279                       # Number of instructions committed
system.cpu6.commit.committedOps             119261883                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      22200514                       # Number of memory references committed
system.cpu6.commit.loads                     15565404                       # Number of loads committed
system.cpu6.commit.membars                      51973                       # Number of memory barriers committed
system.cpu6.commit.branches                  21863144                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                103139453                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2426878                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu        96590341     80.99%     80.99% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465622      0.39%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.38% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.39% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       15565404     13.05%     94.44% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6635110      5.56%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        119261883                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1382932                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   197959252                       # The number of ROB reads
system.cpu6.rob.rob_writes                  256934243                       # The number of ROB writes
system.cpu6.timesIdled                         323515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                        6653452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    63874329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  109532279                       # Number of Instructions Simulated
system.cpu6.committedOps                    119261883                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.730575                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.730575                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.368785                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.368785                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               141731267                       # number of integer regfile reads
system.cpu6.int_regfile_writes               75244182                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                417473465                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                97664058                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               22985309                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 13278                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements            25409                       # number of replacements
system.cpu6.dcache.tags.tagsinuse           32.612800                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           20664119                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            25468                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           811.375805                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle      63931274000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data    32.612800                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.509575                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.509575                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        165658411                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       165658411                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     14039356                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14039356                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6613949                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6613949                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         5196                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         5196                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         4296                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         4296                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     20653305                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        20653305                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     20653305                       # number of overall hits
system.cpu6.dcache.overall_hits::total       20653305                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        25968                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        25968                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        13157                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        13157                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          759                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          759                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         1090                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1090                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        39125                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         39125                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        39125                       # number of overall misses
system.cpu6.dcache.overall_misses::total        39125                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   1176748000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1176748000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    584913293                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    584913293                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data     17733000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     17733000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     17267000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     17267000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data      5712000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      5712000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   1761661293                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1761661293                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   1761661293                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1761661293                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     14065324                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14065324                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6627106                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6627106                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         5955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         5955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         5386                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5386                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     20692430                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     20692430                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     20692430                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     20692430                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.001846                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.001846                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.001985                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001985                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.127456                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.127456                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.202377                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.202377                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.001891                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.001891                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.001891                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.001891                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 45315.311152                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 45315.311152                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 44456.433305                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 44456.433305                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 23363.636364                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 23363.636364                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 15841.284404                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 15841.284404                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 45026.486722                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 45026.486722                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 45026.486722                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 45026.486722                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs        16783                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs              902                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    18.606430                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks        10349                       # number of writebacks
system.cpu6.dcache.writebacks::total            10349                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         6968                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         6968                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         4438                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         4438                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data          262                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          262                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data        11406                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        11406                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data        11406                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        11406                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data        19000                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        19000                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         8719                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         8719                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          497                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          497                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data         1090                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         1090                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        27719                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        27719                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        27719                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        27719                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data    841665000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    841665000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data    403423444                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    403423444                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data     11024000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     11024000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     15410650                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     15410650                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data      5388000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      5388000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   1245088444                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1245088444                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   1245088444                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1245088444                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.001351                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.001351                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.001316                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001316                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.083459                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.083459                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.202377                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.202377                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.001340                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001340                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.001340                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001340                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 44298.157895                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 44298.157895                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 46269.462553                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 46269.462553                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 22181.086519                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22181.086519                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 14138.211009                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 14138.211009                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 44918.230961                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 44918.230961                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 44918.230961                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 44918.230961                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements           363886                       # number of replacements
system.cpu6.icache.tags.tagsinuse           35.587308                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           11873777                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           363950                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            32.624748                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      63924478000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    35.587308                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.556052                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.556052                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         98654998                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        98654998                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     11873777                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11873777                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     11873777                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11873777                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     11873777                       # number of overall hits
system.cpu6.icache.overall_hits::total       11873777                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       412604                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       412604                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       412604                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        412604                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       412604                       # number of overall misses
system.cpu6.icache.overall_misses::total       412604                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst  18476571999                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total  18476571999                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst  18476571999                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total  18476571999                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst  18476571999                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total  18476571999                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12286381                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12286381                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12286381                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12286381                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12286381                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12286381                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.033582                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.033582                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.033582                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.033582                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.033582                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.033582                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 44780.399606                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 44780.399606                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 44780.399606                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 44780.399606                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 44780.399606                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 44780.399606                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    10.750000                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks       363886                       # number of writebacks
system.cpu6.icache.writebacks::total           363886                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst        48654                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total        48654                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst        48654                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total        48654                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst        48654                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total        48654                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst       363950                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       363950                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst       363950                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       363950                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst       363950                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       363950                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst  16507331999                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total  16507331999                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst  16507331999                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total  16507331999                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst  16507331999                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total  16507331999                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.029622                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.029622                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.029622                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.029622                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.029622                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.029622                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 45356.043410                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 45356.043410                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 45356.043410                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 45356.043410                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 45356.043410                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 45356.043410                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               32000347                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         27033432                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           338362                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            16813292                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               15979162                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            95.038866                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1635684                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             26894                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         477757                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            475531                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            2226                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2102                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON   143895880000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        80021282                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          15522936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     142993028                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   32000347                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          18090377                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     59600855                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 863537                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.TlbCycles                        85                       # Number of cycles fetch has spent waiting for tlb
system.cpu7.fetch.MiscStallCycles                 215                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles        13161                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  9583848                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes               101050                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          75569020                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.992803                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.237466                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                18421610     24.38%     24.38% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2869347      3.80%     28.17% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                15109400     19.99%     48.17% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                39168663     51.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            75569020                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.399898                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.786937                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                15813705                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              7213534                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 48714081                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3415732                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                411968                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3143536                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                19967                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             143925442                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                47237                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                411968                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                17748964                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1102014                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2808276                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 50186852                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              3310946                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             142904392                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1615261                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                117316                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                   721                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          228441817                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            660781300                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       169652693                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            209030436                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                19411378                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts            101567                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         97967                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6716060                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            18343496                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4838794                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           707216                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          723837                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 141388888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             194680                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                134575962                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued          1020269                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined       10051529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     32901240                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           765                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     75569020                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.780835                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.945522                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           11343354     15.01%     15.01% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9845722     13.03%     28.04% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           38409592     50.83%     78.87% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           15970352     21.13%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       75569020                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               39276327     88.79%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     88.79% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3436179      7.77%     96.56% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1521581      3.44%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            111263089     82.68%     82.68% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              319048      0.24%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.91% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.92% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            18210437     13.53%     96.45% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4779784      3.55%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             134575962                       # Type of FU issued
system.cpu7.iq.rate                          1.681752                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   44234087                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.328692                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         389975299                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        151635896                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    134248119                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             178810049                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1159020                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1131617                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          803                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       124066                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        10956                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked         1680                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                411968                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1067338                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                28815                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          141583910                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            72606                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             18343496                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4838794                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             97798                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                  3344                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                12273                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           803                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        119215                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       214131                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              333346                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            134403836                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             18180157                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           172125                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                          342                       # number of nop insts executed
system.cpu7.iew.exec_refs                    22946753                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                27957939                       # Number of branches executed
system.cpu7.iew.exec_stores                   4766596                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.679601                       # Inst execution rate
system.cpu7.iew.wb_sent                     134350293                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    134248119                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 94007092                       # num instructions producing a value
system.cpu7.iew.wb_consumers                193700392                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.677655                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.485322                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts       10051905                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         193915                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           318562                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     74121184                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.774554                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.982365                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     13704359     18.49%     18.49% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     38887061     52.46%     70.95% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5896897      7.96%     78.91% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2196992      2.96%     81.87% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      6404539      8.64%     90.51% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       418808      0.57%     91.08% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       790510      1.07%     92.15% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      4771192      6.44%     98.58% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1050826      1.42%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     74121184                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           124639736                       # Number of instructions committed
system.cpu7.commit.committedOps             131532039                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      21926607                       # Number of memory references committed
system.cpu7.commit.loads                     17211879                       # Number of loads committed
system.cpu7.commit.membars                      96611                       # Number of memory barriers committed
system.cpu7.commit.branches                  27558609                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                108017764                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1727786                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       109291438     83.09%     83.09% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310390      0.24%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.33% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       17211879     13.09%     96.42% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4714728      3.58%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        131532039                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1050826                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   213449146                       # The number of ROB reads
system.cpu7.rob.rob_writes                  284616928                       # The number of ROB writes
system.cpu7.timesIdled                         217251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                        4452262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    63874598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  124639736                       # Number of Instructions Simulated
system.cpu7.committedOps                    131532039                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.642021                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.642021                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.557582                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.557582                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               153376664                       # number of integer regfile reads
system.cpu7.int_regfile_writes               71344573                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                459903324                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               140582155                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               23433171                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                 12132                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            17539                       # number of replacements
system.cpu7.dcache.tags.tagsinuse           31.385544                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           21460696                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            17599                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          1219.427013                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle      63936903000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    31.385544                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.490399                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.490399                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        171968972                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       171968972                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     16753839                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16753839                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4697302                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4697302                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3903                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3903                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2433                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2433                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     21451141                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21451141                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     21451141                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21451141                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        21679                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        21679                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        11415                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        11415                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          934                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          934                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         1686                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1686                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        33094                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         33094                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        33094                       # number of overall misses
system.cpu7.dcache.overall_misses::total        33094                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data    884296000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    884296000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    455009017                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    455009017                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data     20083000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     20083000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data     28077000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     28077000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data      5007000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      5007000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   1339305017                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1339305017                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   1339305017                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1339305017                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     16775518                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16775518                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4708717                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4708717                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         4837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         4837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         4119                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         4119                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     21484235                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21484235                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     21484235                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21484235                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.001292                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.001292                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.002424                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.002424                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.193095                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.193095                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.409323                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.409323                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.001540                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.001540                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.001540                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.001540                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 40790.442364                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 40790.442364                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 39860.623478                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 39860.623478                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 21502.141328                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 21502.141328                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 16653.024911                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 16653.024911                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 40469.723122                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 40469.723122                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 40469.723122                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 40469.723122                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         8781                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs              642                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    13.677570                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         6682                       # number of writebacks
system.cpu7.dcache.writebacks::total             6682                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         5079                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5079                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         4288                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         4288                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data          357                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          357                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         9367                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         9367                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         9367                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         9367                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data        16600                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        16600                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         7127                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         7127                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          577                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          577                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data         1686                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         1686                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data        23727                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        23727                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data        23727                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        23727                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data    642356001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    642356001                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data    290301832                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    290301832                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data     11915000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     11915000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data     24984986                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     24984986                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data      4727000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      4727000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data    932657833                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    932657833                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data    932657833                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    932657833                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.000990                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000990                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.001514                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.001514                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.119289                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.119289                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.409323                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.409323                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.001104                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001104                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.001104                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001104                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 38696.144639                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 38696.144639                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 40732.683036                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 40732.683036                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 20649.913345                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20649.913345                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 14819.090154                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 14819.090154                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 39307.870064                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 39307.870064                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 39307.870064                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 39307.870064                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements           243878                       # number of replacements
system.cpu7.icache.tags.tagsinuse           35.587950                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9307218                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           243942                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            38.153405                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      63928930000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    35.587950                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.556062                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.556062                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         76914728                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        76914728                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      9307218                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9307218                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9307218                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9307218                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9307218                       # number of overall hits
system.cpu7.icache.overall_hits::total        9307218                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst       276630                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       276630                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst       276630                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        276630                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst       276630                       # number of overall misses
system.cpu7.icache.overall_misses::total       276630                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst  12433046000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total  12433046000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst  12433046000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total  12433046000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst  12433046000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total  12433046000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9583848                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9583848                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9583848                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9583848                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9583848                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9583848                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.028864                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.028864                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.028864                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.028864                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.028864                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.028864                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 44944.677005                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 44944.677005                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 44944.677005                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 44944.677005                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 44944.677005                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 44944.677005                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs     9.714286                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks       243878                       # number of writebacks
system.cpu7.icache.writebacks::total           243878                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst        32686                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total        32686                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst        32686                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total        32686                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst        32686                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total        32686                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst       243944                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       243944                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst       243944                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       243944                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst       243944                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       243944                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst  11105942000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total  11105942000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst  11105942000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total  11105942000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst  11105942000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total  11105942000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.025454                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.025454                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.025454                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.025454                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.025454                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.025454                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 45526.604467                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 45526.604467                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 45526.604467                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 45526.604467                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 45526.604467                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 45526.604467                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests       9377674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3702218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests      3051688                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 143895880000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4151410                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           60                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88172                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3971739                       # Transaction distribution
system.membus.trans_dist::CleanEvict           139175                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6266                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10538                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           13676                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          927                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp          927                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76788                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76788                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3972271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        179200                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.physmem.port      4649259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.physmem.port       177923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.physmem.port      1086740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.physmem.port        78061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.physmem.port      1093842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.physmem.port        83047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.physmem.port      1087725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.physmem.port        81542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.physmem.port      1085342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.physmem.port        79111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.physmem.port      1089792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.physmem.port        87212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.physmem.port      1091786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.physmem.port        80171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.physmem.port       731764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.physmem.port        61220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12644537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.physmem.port    198366784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.physmem.port      4936576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.physmem.port     46366208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.physmem.port      2229184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.physmem.port     46668928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.physmem.port      2195136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.physmem.port     46408064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.physmem.port      2347456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.physmem.port     46306560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.physmem.port      2265792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.physmem.port     46496128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.physmem.port      2362112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.physmem.port     46581504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.physmem.port      2290112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.physmem.port     31220480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.physmem.port      1558784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               528599808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            43400                       # Total snoops (count)
system.membus.snoopTraffic                    1902336                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4885798                       # Request fanout histogram
system.membus.snoop_fanout::mean             1.056533                       # Request fanout histogram
system.membus.snoop_fanout::stdev            1.676895                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2624107     53.71%     53.71% # Request fanout histogram
system.membus.snoop_fanout::1                 1048901     21.47%     75.18% # Request fanout histogram
system.membus.snoop_fanout::2                  538632     11.02%     86.20% # Request fanout histogram
system.membus.snoop_fanout::3                  285686      5.85%     92.05% # Request fanout histogram
system.membus.snoop_fanout::4                  121956      2.50%     94.55% # Request fanout histogram
system.membus.snoop_fanout::5                   96254      1.97%     96.52% # Request fanout histogram
system.membus.snoop_fanout::6                   77969      1.60%     98.11% # Request fanout histogram
system.membus.snoop_fanout::7                   59570      1.22%     99.33% # Request fanout histogram
system.membus.snoop_fanout::8                    8347      0.17%     99.50% # Request fanout histogram
system.membus.snoop_fanout::9                    8172      0.17%     99.67% # Request fanout histogram
system.membus.snoop_fanout::10                   6373      0.13%     99.80% # Request fanout histogram
system.membus.snoop_fanout::11                   3677      0.08%     99.87% # Request fanout histogram
system.membus.snoop_fanout::12                   2263      0.05%     99.92% # Request fanout histogram
system.membus.snoop_fanout::13                   1865      0.04%     99.96% # Request fanout histogram
system.membus.snoop_fanout::14                   1405      0.03%     99.99% # Request fanout histogram
system.membus.snoop_fanout::15                    621      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total             4885798                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25985080253                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7748885000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy          310583591                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1811340000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy          136173819                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1823200000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer10.occupancy         153167604                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer13.occupancy        1812995000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer14.occupancy         141139588                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer17.occupancy        1809010000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer18.occupancy         138206618                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer21.occupancy        1816450000                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer22.occupancy         158472836                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer25.occupancy        1819750000                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             1.3                       # Layer utilization (%)
system.membus.respLayer26.occupancy         142340035                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer29.occupancy        1219720000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer30.occupancy         119416809                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
