[2025-09-17 19:38:33] START suite=cs trace=nutch_phase2_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2002476 heartbeat IPC: 4.994 cumulative IPC: 4.994 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4005628 cumulative IPC: 4.993 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4005628 cumulative IPC: 4.993 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4005629 heartbeat IPC: 4.992 cumulative IPC: 5 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 23931552 heartbeat IPC: 0.5019 cumulative IPC: 0.5019 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 43909379 heartbeat IPC: 0.5006 cumulative IPC: 0.5012 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 63836949 heartbeat IPC: 0.5018 cumulative IPC: 0.5014 (Simulation time: 00 hr 05 min 34 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 87921085 heartbeat IPC: 0.4152 cumulative IPC: 0.4767 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 113834288 heartbeat IPC: 0.3859 cumulative IPC: 0.4553 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 139748040 heartbeat IPC: 0.3859 cumulative IPC: 0.442 (Simulation time: 00 hr 11 min 06 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 165665393 heartbeat IPC: 0.3858 cumulative IPC: 0.433 (Simulation time: 00 hr 13 min 09 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000012 cycles: 191563676 heartbeat IPC: 0.3861 cumulative IPC: 0.4265 (Simulation time: 00 hr 15 min 10 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 217471147 heartbeat IPC: 0.386 cumulative IPC: 0.4216 (Simulation time: 00 hr 17 min 02 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 239367146 cumulative IPC: 0.4178 (Simulation time: 00 hr 18 min 48 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 239367146 cumulative IPC: 0.4178 (Simulation time: 00 hr 18 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4178 instructions: 100000002 cycles: 239367146
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.00423 Average ROB Occupancy at Mispredict: 7.601e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0004
BRANCH_INDIRECT: 0.00193
BRANCH_CONDITIONAL: 0.0019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 20498
LQ_STALL: 0
SQ_STALL: 1528


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 314.1875
REPLAY_LOAD: 264.75
NON_REPLAY_LOAD: 93.32

== Total ==
ADDR_TRANS: 5027
REPLAY_LOAD: 8472
NON_REPLAY_LOAD: 6999

== Counts ==
ADDR_TRANS: 16
REPLAY_LOAD: 32
NON_REPLAY_LOAD: 75

cpu0->cpu0_STLB TOTAL        ACCESS:       1138 HIT:        648 MISS:        490 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       1138 HIT:        648 MISS:        490 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 702.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       5054 HIT:       1553 MISS:       3501 MSHR_MERGE:         18
cpu0->cpu0_L2C LOAD         ACCESS:       3391 HIT:       1084 MISS:       2307 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:        210 HIT:         36 MISS:        174 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:         74 HIT:         11 MISS:         63 MSHR_MERGE:         17
cpu0->cpu0_L2C WRITE        ACCESS:        369 HIT:        369 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1010 HIT:         53 MISS:        957 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:         36 ISSUED:         36 USEFUL:          2 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 127.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:       9977 HIT:       6618 MISS:       3359 MSHR_MERGE:       1000
cpu0->cpu0_L1I LOAD         ACCESS:       9977 HIT:       6618 MISS:       3359 MSHR_MERGE:       1000
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 93.04 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24590390 HIT:   24586956 MISS:       3434 MSHR_MERGE:       1144
cpu0->cpu0_L1D LOAD         ACCESS:   22945594 HIT:   22944054 MISS:       1540 MSHR_MERGE:        508
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:        120 HIT:         67 MISS:         53 MSHR_MERGE:         15
cpu0->cpu0_L1D WRITE        ACCESS:    1643566 HIT:    1642754 MISS:        812 MSHR_MERGE:        602
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1110 HIT:         81 MISS:       1029 MSHR_MERGE:         19
cpu0->cpu0_L1D PREFETCH REQUESTED:        124 ISSUED:        120 USEFUL:          7 USELESS:         18
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 116.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:       7850 HIT:       7168 MISS:        682 MSHR_MERGE:        373
cpu0->cpu0_ITLB LOAD         ACCESS:       7850 HIT:       7168 MISS:        682 MSHR_MERGE:        373
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 359.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24588691 HIT:   24587335 MISS:       1356 MSHR_MERGE:        527
cpu0->cpu0_DTLB LOAD         ACCESS:   24588691 HIT:   24587335 MISS:       1356 MSHR_MERGE:        527
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 286.3 cycles
cpu0->LLC TOTAL        ACCESS:       3486 HIT:          3 MISS:       3483 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       2306 HIT:          0 MISS:       2306 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        174 HIT:          0 MISS:        174 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:         46 HIT:          0 MISS:         46 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          3 HIT:          3 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        957 HIT:          0 MISS:        957 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         29
  ROW_BUFFER_MISS:       3454
  AVG DBUS CONGESTED CYCLE: 2.952
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:      19948

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0          398           86            0          190
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            6            0          103
  STLB miss resolved @ L2C                0            1            3            0           73
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            5           22            0          609

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                115           10          103            0          142
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            3            0           75
  STLB miss resolved @ L2C                0            0            2            0           29
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            2            6            0          358
[2025-09-17 19:57:21] END   suite=cs trace=nutch_phase2_core1 (rc=0)
