Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Sat Dec  2 22:32:43 2023
| Host             : ITE00611774 running 64-bit major release  (build 9200)
| Command          : report_power -file xilinx_pcie_2_1_ep_7x_power_routed.rpt -pb xilinx_pcie_2_1_ep_7x_power_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_power_routed.rpx
| Design           : xilinx_pcie_2_1_ep_7x
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.786        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.516        |
| Device Static (W)        | 0.270        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 83.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.037 |       11 |       --- |             --- |
| Slice Logic             |     0.004 |     5061 |       --- |             --- |
|   LUT as Logic          |     0.004 |     1737 |    303600 |            0.57 |
|   Register              |    <0.001 |     2643 |    607200 |            0.44 |
|   CARRY4                |    <0.001 |       61 |     75900 |            0.08 |
|   F7/F8 Muxes           |    <0.001 |       48 |    303600 |            0.02 |
|   LUT as Shift Register |    <0.001 |       32 |    130800 |            0.02 |
|   Others                |     0.000 |      159 |       --- |             --- |
| Signals                 |     0.010 |     4814 |       --- |             --- |
| Block RAM               |     0.045 |       12 |      1030 |            1.17 |
| MMCM                    |     0.108 |        1 |        14 |            7.14 |
| I/O                     |    <0.001 |        5 |       700 |            0.71 |
| GTX                     |     1.253 |        4 |        28 |           14.29 |
| Hard IPs                |     0.058 |        1 |       --- |             --- |
|   PCIE                  |     0.058 |        1 |         4 |           25.00 |
| Static Power            |     0.270 |          |           |                 |
| Total                   |     1.786 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.442 |       0.298 |      0.145 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.097 |       0.059 |      0.038 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.003 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.644 |       0.637 |      0.007 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.385 |       0.377 |      0.008 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                                                | Constraint (ns) |
+---------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x1y0 | vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                                                       |             4.0 |
| clk_125mhz_x1y0     | vc707_pcie_ep_support_i/pipe_clock_i/clk_125mhz                                                                       |             8.0 |
| clk_250mhz_mux_x1y0 | vc707_pcie_ep_support_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0                                                       |             4.0 |
| clk_250mhz_x1y0     | vc707_pcie_ep_support_i/pipe_clock_i/clk_250mhz                                                                       |             4.0 |
| mmcm_fb             | vc707_pcie_ep_support_i/pipe_clock_i/mmcm_fb                                                                          |            10.0 |
| sys_clk             | sys_clk_p                                                                                                             |            10.0 |
| txoutclk_x1y0       | vc707_pcie_ep_support_i/vc707_pcie_ep_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| userclk1            | vc707_pcie_ep_support_i/pipe_clock_i/userclk1                                                                         |             4.0 |
| userclk2            | vc707_pcie_ep_support_i/pipe_clock_i/userclk2                                                                         |             8.0 |
+---------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| xilinx_pcie_2_1_ep_7x     |     1.516 |
|   app                     |     0.008 |
|     PIO                   |     0.008 |
|       PIO_EP_inst         |     0.008 |
|   vc707_pcie_ep_support_i |     1.507 |
|     pipe_clock_i          |     0.110 |
|     vc707_pcie_ep_i       |     1.397 |
|       inst                |     1.397 |
+---------------------------+-----------+


