{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510865365236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510865365236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 15:49:25 2017 " "Processing started: Thu Nov 16 15:49:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510865365236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510865365236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510865365236 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510865365707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/g07_debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/g07_debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_debouncer " "Found entity 1: g07_debouncer" {  } { { "../Lab3/g07_debouncer.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab3/g07_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865365768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865365768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/g07_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/g07_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_decoder-g07_7_segment_decoder_arc " "Found design unit 1: g07_7_segment_decoder-g07_7_segment_decoder_arc" {  } { { "../Lab3/g07_7_segment_decoder.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/g07_7_segment_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366302 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_decoder " "Found entity 1: g07_7_segment_decoder" {  } { { "../Lab3/g07_7_segment_decoder.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/g07_7_segment_decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/g07_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/g07_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_stack52 " "Found entity 1: g07_stack52" {  } { { "../Lab3/g07_stack52.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab3/g07_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/g07_randu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/g07_randu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_RANDU-g07_RANDU_arch " "Found design unit 1: g07_RANDU-g07_RANDU_arch" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366309 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_RANDU " "Found entity 1: g07_RANDU" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules-g07_rules_arch " "Found design unit 1: g07_rules-g07_rules_arch" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366312 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules " "Found entity 1: g07_rules" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_card_values.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_card_values.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_card_values-SYN " "Found design unit 1: add_card_values-SYN" {  } { { "add_card_values.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/add_card_values.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366315 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_card_values " "Found entity 1: add_card_values" {  } { { "add_card_values.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/add_card_values.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modn-SYN " "Found design unit 1: modn-SYN" {  } { { "modN.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/modN.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366318 ""} { "Info" "ISGN_ENTITY_NAME" "1 modN " "Found entity 1: modN" {  } { { "modN.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/modN.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_dealer_FSM-g07_dealer_FSM_arch " "Found design unit 1: g07_dealer_FSM-g07_dealer_FSM_arch" {  } { { "g07_dealer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366322 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_FSM " "Found entity 1: g07_dealer_FSM" {  } { { "g07_dealer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_dealer_testbed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_dealer_testbed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_testbed " "Found entity 1: g07_dealer_testbed" {  } { { "g07_dealer_testbed.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_testbed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366328 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide10-SYN " "Found design unit 1: lpm_divide10-SYN" {  } { { "lpm_divide10.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/lpm_divide10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366331 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide10 " "Found entity 1: lpm_divide10" {  } { { "lpm_divide10.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/lpm_divide10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366335 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constantpop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constantpop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantpop-SYN " "Found design unit 1: lpm_constantpop-SYN" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantPOP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366339 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantPOP " "Found entity 1: lpm_constantPOP" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantPOP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510865366339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510865366339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_dealer_FSM " "Elaborating entity \"g07_dealer_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510865366375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510865367173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510865367173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510865367240 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510865367240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510865367240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510865367240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510865367293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 15:49:27 2017 " "Processing ended: Thu Nov 16 15:49:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510865367293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510865367293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510865367293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510865367293 ""}
