// Seed: 3905281111
module module_0 ();
  assign id_1 = id_1;
  id_2(
      -1, id_3, 1, {id_1}, 1, id_3, id_1, id_1, id_3
  );
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  always_comb begin : LABEL_0
    id_1[""] <= "";
  end
  tri0 id_4;
  id_5(
      .id_0(-1'b0)
  );
  assign id_4 = 1 ? -1'b0 : 1;
  wor id_6, id_7;
  supply0 id_8;
  wire id_9;
  assign id_7 = 1'b0;
  assign id_7 = id_8;
  assign id_5 = id_5;
  wire id_10;
  module_0 modCall_1 ();
  assign id_3 = id_9;
endmodule
