# rtl digital design projects (verilog/systemverilog)

## overview

this repository contains a collection of **rtl-level digital design projects** implemented using **verilog hdl**.  
the focus is on **core combinational and arithmetic logic**, written in a **clean, synthesizable, industry-aligned style**.

every project includes:
- modular rtl code
- structured testbenches
- waveform-based verification
- clear documentation

---

## tools & environment

- verilog hdl
- vscode
- iverilog
- gtkwave

---

## projects included

### 1. 8-bit alu
**path:** `ALU_8bit_Verilog/`

---

### 2. parameterized n-bit adder
**path:** `N_Bit_Adder/`

---

### 3. multiplexer using case statement
**path:** `Mux_case/`

---

### 4. magnitude comparator
**path:** `Comparator_1&4/`

---

### 5. binary to gray code converter
**path:** `BinarytoGray/`

---
