$date
	Mon Oct 28 17:52:27 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fcd_reg_tb $end
$var wire 1 ! finished $end
$var reg 1 " clk $end
$var reg 5 # data_in [4:0] $end
$var reg 1 $ dset $end
$var reg 1 % enable $end
$scope module testreg $end
$var wire 1 " clk $end
$var wire 5 & dread_data [4:0] $end
$var wire 1 $ dset $end
$var wire 1 % enable $end
$var wire 1 ! finished $end
$var reg 5 ' data_int [4:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
bx '
bx &
x%
x$
bx #
x"
x!
$end
#1
0"
0%
0$
b111 #
b111 &
#2
0!
b111 '
1"
1$
#3
0"
#4
b110 '
b1 (
1"
1%
0$
#5
b10 (
0"
#6
b101 '
b11 (
1"
#7
b100 (
0"
#8
b100 '
b101 (
1"
#9
b110 (
0"
#10
b11 '
b111 (
1"
#11
b1000 (
0"
#12
b10 '
b1001 (
1"
#13
b1010 (
0"
#14
b1 '
b1011 (
1"
#15
b1100 (
0"
#16
1!
b0 '
b1101 (
1"
#17
b1110 (
0"
#18
b1111 (
1"
#19
b10000 (
0"
#20
b10001 (
1"
#21
b10010 (
0"
#22
b10011 (
1"
#23
b10100 (
0"
#24
b10101 (
1"
#25
b10110 (
0"
#26
1"
0%
#27
0"
#28
b1 )
1"
#29
b10 )
0"
#30
b11 )
1"
#31
b100 )
0"
#32
b101 )
1"
#33
b110 )
0"
#34
0!
b111 '
b1 *
1"
1%
1$
#35
b10 *
0"
#36
b11 *
1"
#37
b100 *
0"
#38
b101 *
1"
#39
b110 *
0"
#40
