
build/debug/MotorTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001c34  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001df8  08001df8  00002df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001e10  08001e10  00002e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001e18  08001e18  00002e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001e1c  08001e1c  00002e1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08001e20  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000b0  2000000c  08001e2c  0000300c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200000bc  08001e2c  000030bc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 10 .comment      00000039  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00010027  00000000  00000000  00003075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00001d34  00000000  00000000  0001309c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 00009bab  00000000  00000000  00014dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c28  00000000  00000000  0001e980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009bb  00000000  00000000  0001f5a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000e633  00000000  00000000  0001ff63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000043d7  00000000  00000000  0002e596  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00001f3c  00000000  00000000  00032970  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000015f  00000000  00000000  000348ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b80c 	b.w	80001f4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f001 fc9e 	bl	8001b24 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__aeabi_idiv0>:
 80001f4:	4770      	bx	lr
 80001f6:	bf00      	nop

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	08001de0 	.word	0x08001de0

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	08001de0 	.word	0x08001de0

08000238 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000238:	b530      	push	{r4, r5, lr}
 800023a:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023c:	2400      	movs	r4, #0
 800023e:	9405      	str	r4, [sp, #20]
 8000240:	9406      	str	r4, [sp, #24]
 8000242:	9407      	str	r4, [sp, #28]
 8000244:	9408      	str	r4, [sp, #32]
 8000246:	9409      	str	r4, [sp, #36]	@ 0x24
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000248:	9401      	str	r4, [sp, #4]
 800024a:	4b22      	ldr	r3, [pc, #136]	@ (80002d4 <MX_GPIO_Init+0x9c>)
 800024c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800024e:	f042 0204 	orr.w	r2, r2, #4
 8000252:	631a      	str	r2, [r3, #48]	@ 0x30
 8000254:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000256:	f002 0204 	and.w	r2, r2, #4
 800025a:	9201      	str	r2, [sp, #4]
 800025c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800025e:	9402      	str	r4, [sp, #8]
 8000260:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000262:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000266:	631a      	str	r2, [r3, #48]	@ 0x30
 8000268:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800026a:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800026e:	9202      	str	r2, [sp, #8]
 8000270:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000272:	9403      	str	r4, [sp, #12]
 8000274:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000276:	f042 0201 	orr.w	r2, r2, #1
 800027a:	631a      	str	r2, [r3, #48]	@ 0x30
 800027c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800027e:	f002 0201 	and.w	r2, r2, #1
 8000282:	9203      	str	r2, [sp, #12]
 8000284:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000286:	9404      	str	r4, [sp, #16]
 8000288:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800028a:	f042 0202 	orr.w	r2, r2, #2
 800028e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000292:	f003 0302 	and.w	r3, r3, #2
 8000296:	9304      	str	r3, [sp, #16]
 8000298:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800029a:	4d0f      	ldr	r5, [pc, #60]	@ (80002d8 <MX_GPIO_Init+0xa0>)
 800029c:	4622      	mov	r2, r4
 800029e:	2120      	movs	r1, #32
 80002a0:	4628      	mov	r0, r5
 80002a2:	f000 fae0 	bl	8000866 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80002aa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80002ac:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80002b0:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002b2:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80002b4:	a905      	add	r1, sp, #20
 80002b6:	4809      	ldr	r0, [pc, #36]	@ (80002dc <MX_GPIO_Init+0xa4>)
 80002b8:	f000 f9de 	bl	8000678 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80002bc:	2320      	movs	r3, #32
 80002be:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002c0:	2301      	movs	r3, #1
 80002c2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002c6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80002c8:	a905      	add	r1, sp, #20
 80002ca:	4628      	mov	r0, r5
 80002cc:	f000 f9d4 	bl	8000678 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002d0:	b00b      	add	sp, #44	@ 0x2c
 80002d2:	bd30      	pop	{r4, r5, pc}
 80002d4:	40023800 	.word	0x40023800
 80002d8:	40020000 	.word	0x40020000
 80002dc:	40020800 	.word	0x40020800

080002e0 <increment_counter>:
  if (button_state == PRESSED && *counter % 2 == 0) { *counter = 0; }
 80002e0:	b959      	cbnz	r1, 80002fa <increment_counter+0x1a>
 80002e2:	7803      	ldrb	r3, [r0, #0]
 80002e4:	f013 0f01 	tst.w	r3, #1
 80002e8:	d101      	bne.n	80002ee <increment_counter+0xe>
 80002ea:	2300      	movs	r3, #0
 80002ec:	7003      	strb	r3, [r0, #0]
  if (button_state == PRESSED && *counter % 2 != 0) { (*counter)++; }
 80002ee:	7803      	ldrb	r3, [r0, #0]
 80002f0:	f013 0f01 	tst.w	r3, #1
 80002f4:	d001      	beq.n	80002fa <increment_counter+0x1a>
 80002f6:	3301      	adds	r3, #1
 80002f8:	7003      	strb	r3, [r0, #0]
}
 80002fa:	4770      	bx	lr

080002fc <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002fc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002fe:	e7fe      	b.n	80002fe <Error_Handler+0x2>

08000300 <MX_USART2_UART_Init>:
{
 8000300:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 8000302:	480a      	ldr	r0, [pc, #40]	@ (800032c <MX_USART2_UART_Init+0x2c>)
 8000304:	4b0a      	ldr	r3, [pc, #40]	@ (8000330 <MX_USART2_UART_Init+0x30>)
 8000306:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8000308:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800030c:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800030e:	2300      	movs	r3, #0
 8000310:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000312:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000314:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000316:	220c      	movs	r2, #12
 8000318:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800031a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800031c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800031e:	f001 fb65 	bl	80019ec <HAL_UART_Init>
 8000322:	b900      	cbnz	r0, 8000326 <MX_USART2_UART_Init+0x26>
}
 8000324:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000326:	f7ff ffe9 	bl	80002fc <Error_Handler>
 800032a:	bf00      	nop
 800032c:	20000028 	.word	0x20000028
 8000330:	40004400 	.word	0x40004400

08000334 <MX_TIM2_Init>:
{
 8000334:	b500      	push	{lr}
 8000336:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000338:	2300      	movs	r3, #0
 800033a:	930a      	str	r3, [sp, #40]	@ 0x28
 800033c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800033e:	930c      	str	r3, [sp, #48]	@ 0x30
 8000340:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000342:	9308      	str	r3, [sp, #32]
 8000344:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000346:	9301      	str	r3, [sp, #4]
 8000348:	9302      	str	r3, [sp, #8]
 800034a:	9303      	str	r3, [sp, #12]
 800034c:	9304      	str	r3, [sp, #16]
 800034e:	9305      	str	r3, [sp, #20]
 8000350:	9306      	str	r3, [sp, #24]
 8000352:	9307      	str	r3, [sp, #28]
  htim2.Instance = TIM2;
 8000354:	4824      	ldr	r0, [pc, #144]	@ (80003e8 <MX_TIM2_Init+0xb4>)
 8000356:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800035a:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 800035c:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800035e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 65535;
 8000360:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000364:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000366:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000368:	2380      	movs	r3, #128	@ 0x80
 800036a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800036c:	f001 f80e 	bl	800138c <HAL_TIM_Base_Init>
 8000370:	bb68      	cbnz	r0, 80003ce <MX_TIM2_Init+0x9a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000372:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000376:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000378:	a90a      	add	r1, sp, #40	@ 0x28
 800037a:	481b      	ldr	r0, [pc, #108]	@ (80003e8 <MX_TIM2_Init+0xb4>)
 800037c:	f001 f911 	bl	80015a2 <HAL_TIM_ConfigClockSource>
 8000380:	bb38      	cbnz	r0, 80003d2 <MX_TIM2_Init+0x9e>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000382:	4819      	ldr	r0, [pc, #100]	@ (80003e8 <MX_TIM2_Init+0xb4>)
 8000384:	f001 f82e 	bl	80013e4 <HAL_TIM_PWM_Init>
 8000388:	bb28      	cbnz	r0, 80003d6 <MX_TIM2_Init+0xa2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800038a:	2300      	movs	r3, #0
 800038c:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800038e:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000390:	a908      	add	r1, sp, #32
 8000392:	4815      	ldr	r0, [pc, #84]	@ (80003e8 <MX_TIM2_Init+0xb4>)
 8000394:	f001 fa5c 	bl	8001850 <HAL_TIMEx_MasterConfigSynchronization>
 8000398:	b9f8      	cbnz	r0, 80003da <MX_TIM2_Init+0xa6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800039a:	2360      	movs	r3, #96	@ 0x60
 800039c:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 50000;
 800039e:	f24c 3350 	movw	r3, #50000	@ 0xc350
 80003a2:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003a4:	2200      	movs	r2, #0
 80003a6:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003a8:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80003aa:	a901      	add	r1, sp, #4
 80003ac:	480e      	ldr	r0, [pc, #56]	@ (80003e8 <MX_TIM2_Init+0xb4>)
 80003ae:	f001 f87d 	bl	80014ac <HAL_TIM_PWM_ConfigChannel>
 80003b2:	b9a0      	cbnz	r0, 80003de <MX_TIM2_Init+0xaa>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80003b4:	2204      	movs	r2, #4
 80003b6:	eb0d 0102 	add.w	r1, sp, r2
 80003ba:	480b      	ldr	r0, [pc, #44]	@ (80003e8 <MX_TIM2_Init+0xb4>)
 80003bc:	f001 f876 	bl	80014ac <HAL_TIM_PWM_ConfigChannel>
 80003c0:	b978      	cbnz	r0, 80003e2 <MX_TIM2_Init+0xae>
  HAL_TIM_MspPostInit(&htim2);
 80003c2:	4809      	ldr	r0, [pc, #36]	@ (80003e8 <MX_TIM2_Init+0xb4>)
 80003c4:	f000 fa8c 	bl	80008e0 <HAL_TIM_MspPostInit>
}
 80003c8:	b00f      	add	sp, #60	@ 0x3c
 80003ca:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80003ce:	f7ff ff95 	bl	80002fc <Error_Handler>
    Error_Handler();
 80003d2:	f7ff ff93 	bl	80002fc <Error_Handler>
    Error_Handler();
 80003d6:	f7ff ff91 	bl	80002fc <Error_Handler>
    Error_Handler();
 80003da:	f7ff ff8f 	bl	80002fc <Error_Handler>
    Error_Handler();
 80003de:	f7ff ff8d 	bl	80002fc <Error_Handler>
    Error_Handler();
 80003e2:	f7ff ff8b 	bl	80002fc <Error_Handler>
 80003e6:	bf00      	nop
 80003e8:	20000070 	.word	0x20000070

080003ec <SystemClock_Config>:
{
 80003ec:	b500      	push	{lr}
 80003ee:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003f0:	2234      	movs	r2, #52	@ 0x34
 80003f2:	2100      	movs	r1, #0
 80003f4:	a807      	add	r0, sp, #28
 80003f6:	f001 fb68 	bl	8001aca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003fa:	2300      	movs	r3, #0
 80003fc:	9302      	str	r3, [sp, #8]
 80003fe:	9303      	str	r3, [sp, #12]
 8000400:	9304      	str	r3, [sp, #16]
 8000402:	9305      	str	r3, [sp, #20]
 8000404:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000406:	9300      	str	r3, [sp, #0]
 8000408:	4a1f      	ldr	r2, [pc, #124]	@ (8000488 <SystemClock_Config+0x9c>)
 800040a:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800040c:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000410:	6411      	str	r1, [r2, #64]	@ 0x40
 8000412:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000414:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000418:	9200      	str	r2, [sp, #0]
 800041a:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800041c:	9301      	str	r3, [sp, #4]
 800041e:	491b      	ldr	r1, [pc, #108]	@ (800048c <SystemClock_Config+0xa0>)
 8000420:	680a      	ldr	r2, [r1, #0]
 8000422:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8000426:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800042a:	600a      	str	r2, [r1, #0]
 800042c:	680a      	ldr	r2, [r1, #0]
 800042e:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8000432:	9201      	str	r2, [sp, #4]
 8000434:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000436:	2202      	movs	r2, #2
 8000438:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800043a:	2101      	movs	r1, #1
 800043c:	910a      	str	r1, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800043e:	2110      	movs	r1, #16
 8000440:	910b      	str	r1, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000442:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000444:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000446:	910f      	str	r1, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000448:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800044c:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800044e:	2304      	movs	r3, #4
 8000450:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000452:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000454:	9213      	str	r2, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000456:	a807      	add	r0, sp, #28
 8000458:	f000 fc42 	bl	8000ce0 <HAL_RCC_OscConfig>
 800045c:	b980      	cbnz	r0, 8000480 <SystemClock_Config+0x94>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800045e:	230f      	movs	r3, #15
 8000460:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000462:	2102      	movs	r1, #2
 8000464:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000466:	2300      	movs	r3, #0
 8000468:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800046a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800046e:	9205      	str	r2, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000470:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000472:	a802      	add	r0, sp, #8
 8000474:	f000 fa96 	bl	80009a4 <HAL_RCC_ClockConfig>
 8000478:	b920      	cbnz	r0, 8000484 <SystemClock_Config+0x98>
}
 800047a:	b015      	add	sp, #84	@ 0x54
 800047c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000480:	f7ff ff3c 	bl	80002fc <Error_Handler>
    Error_Handler();
 8000484:	f7ff ff3a 	bl	80002fc <Error_Handler>
 8000488:	40023800 	.word	0x40023800
 800048c:	40007000 	.word	0x40007000

08000490 <main>:
{
 8000490:	b510      	push	{r4, lr}
 8000492:	b082      	sub	sp, #8
  HAL_Init();
 8000494:	f000 f85a 	bl	800054c <HAL_Init>
  SystemClock_Config();
 8000498:	f7ff ffa8 	bl	80003ec <SystemClock_Config>
  MX_GPIO_Init();
 800049c:	f7ff fecc 	bl	8000238 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004a0:	f7ff ff2e 	bl	8000300 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80004a4:	f7ff ff46 	bl	8000334 <MX_TIM2_Init>
  HAL_TIM_PWM_Init(&htim2);
 80004a8:	4813      	ldr	r0, [pc, #76]	@ (80004f8 <main+0x68>)
 80004aa:	f000 ff9b 	bl	80013e4 <HAL_TIM_PWM_Init>
  uint8_t button_counter = 0;
 80004ae:	2300      	movs	r3, #0
 80004b0:	f88d 3007 	strb.w	r3, [sp, #7]
 80004b4:	e008      	b.n	80004c8 <main+0x38>
      HAL_TIM_PWM_Stop(&htim2, CCW);
 80004b6:	4c10      	ldr	r4, [pc, #64]	@ (80004f8 <main+0x68>)
 80004b8:	2104      	movs	r1, #4
 80004ba:	4620      	mov	r0, r4
 80004bc:	f001 f982 	bl	80017c4 <HAL_TIM_PWM_Stop>
      HAL_TIM_PWM_Start(&htim2, CW); 
 80004c0:	2100      	movs	r1, #0
 80004c2:	4620      	mov	r0, r4
 80004c4:	f001 f8fc 	bl	80016c0 <HAL_TIM_PWM_Start>
    button_state = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 80004c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004cc:	480b      	ldr	r0, [pc, #44]	@ (80004fc <main+0x6c>)
 80004ce:	f000 f9c3 	bl	8000858 <HAL_GPIO_ReadPin>
 80004d2:	4601      	mov	r1, r0
    increment_counter(&button_counter, button_state);
 80004d4:	f10d 0007 	add.w	r0, sp, #7
 80004d8:	f7ff ff02 	bl	80002e0 <increment_counter>
    if (button_counter == 0) { 
 80004dc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d0e8      	beq.n	80004b6 <main+0x26>
      HAL_TIM_PWM_Stop(&htim2, CW);
 80004e4:	4c04      	ldr	r4, [pc, #16]	@ (80004f8 <main+0x68>)
 80004e6:	2100      	movs	r1, #0
 80004e8:	4620      	mov	r0, r4
 80004ea:	f001 f96b 	bl	80017c4 <HAL_TIM_PWM_Stop>
      HAL_TIM_PWM_Start(&htim2, CCW);
 80004ee:	2104      	movs	r1, #4
 80004f0:	4620      	mov	r0, r4
 80004f2:	f001 f8e5 	bl	80016c0 <HAL_TIM_PWM_Start>
 80004f6:	e7e7      	b.n	80004c8 <main+0x38>
 80004f8:	20000070 	.word	0x20000070
 80004fc:	40020800 	.word	0x40020800

08000500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000500:	b510      	push	{r4, lr}
 8000502:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000504:	4b0e      	ldr	r3, [pc, #56]	@ (8000540 <HAL_InitTick+0x40>)
 8000506:	781a      	ldrb	r2, [r3, #0]
 8000508:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800050c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000510:	4a0c      	ldr	r2, [pc, #48]	@ (8000544 <HAL_InitTick+0x44>)
 8000512:	6810      	ldr	r0, [r2, #0]
 8000514:	fbb0 f0f3 	udiv	r0, r0, r3
 8000518:	f000 f89a 	bl	8000650 <HAL_SYSTICK_Config>
 800051c:	b968      	cbnz	r0, 800053a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800051e:	2c0f      	cmp	r4, #15
 8000520:	d901      	bls.n	8000526 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000522:	2001      	movs	r0, #1
 8000524:	e00a      	b.n	800053c <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000526:	2200      	movs	r2, #0
 8000528:	4621      	mov	r1, r4
 800052a:	f04f 30ff 	mov.w	r0, #4294967295
 800052e:	f000 f87f 	bl	8000630 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000532:	4b05      	ldr	r3, [pc, #20]	@ (8000548 <HAL_InitTick+0x48>)
 8000534:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000536:	2000      	movs	r0, #0
 8000538:	e000      	b.n	800053c <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800053a:	2001      	movs	r0, #1
}
 800053c:	bd10      	pop	{r4, pc}
 800053e:	bf00      	nop
 8000540:	20000000 	.word	0x20000000
 8000544:	20000008 	.word	0x20000008
 8000548:	20000004 	.word	0x20000004

0800054c <HAL_Init>:
{
 800054c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800054e:	4b0b      	ldr	r3, [pc, #44]	@ (800057c <HAL_Init+0x30>)
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000556:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800055e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000560:	681a      	ldr	r2, [r3, #0]
 8000562:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000566:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000568:	2003      	movs	r0, #3
 800056a:	f000 f84f 	bl	800060c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800056e:	2000      	movs	r0, #0
 8000570:	f7ff ffc6 	bl	8000500 <HAL_InitTick>
  HAL_MspInit();
 8000574:	f000 f97e 	bl	8000874 <HAL_MspInit>
}
 8000578:	2000      	movs	r0, #0
 800057a:	bd08      	pop	{r3, pc}
 800057c:	40023c00 	.word	0x40023c00

08000580 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000580:	4a03      	ldr	r2, [pc, #12]	@ (8000590 <HAL_IncTick+0x10>)
 8000582:	6811      	ldr	r1, [r2, #0]
 8000584:	4b03      	ldr	r3, [pc, #12]	@ (8000594 <HAL_IncTick+0x14>)
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	440b      	add	r3, r1
 800058a:	6013      	str	r3, [r2, #0]
}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	200000b8 	.word	0x200000b8
 8000594:	20000000 	.word	0x20000000

08000598 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000598:	4b01      	ldr	r3, [pc, #4]	@ (80005a0 <HAL_GetTick+0x8>)
 800059a:	6818      	ldr	r0, [r3, #0]
}
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	200000b8 	.word	0x200000b8

080005a4 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80005a4:	2800      	cmp	r0, #0
 80005a6:	db08      	blt.n	80005ba <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a8:	0109      	lsls	r1, r1, #4
 80005aa:	b2c9      	uxtb	r1, r1
 80005ac:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80005b0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80005b4:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 80005b8:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ba:	f000 000f 	and.w	r0, r0, #15
 80005be:	0109      	lsls	r1, r1, #4
 80005c0:	b2c9      	uxtb	r1, r1
 80005c2:	4b01      	ldr	r3, [pc, #4]	@ (80005c8 <__NVIC_SetPriority+0x24>)
 80005c4:	5419      	strb	r1, [r3, r0]
  }
}
 80005c6:	4770      	bx	lr
 80005c8:	e000ed14 	.word	0xe000ed14

080005cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005cc:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005ce:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005d2:	f1c0 0c07 	rsb	ip, r0, #7
 80005d6:	f1bc 0f04 	cmp.w	ip, #4
 80005da:	bf28      	it	cs
 80005dc:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005e0:	1d03      	adds	r3, r0, #4
 80005e2:	2b06      	cmp	r3, #6
 80005e4:	d90f      	bls.n	8000606 <NVIC_EncodePriority+0x3a>
 80005e6:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005e8:	f04f 3eff 	mov.w	lr, #4294967295
 80005ec:	fa0e f00c 	lsl.w	r0, lr, ip
 80005f0:	ea21 0100 	bic.w	r1, r1, r0
 80005f4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005f6:	fa0e fe03 	lsl.w	lr, lr, r3
 80005fa:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80005fe:	ea41 0002 	orr.w	r0, r1, r2
 8000602:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000606:	2300      	movs	r3, #0
 8000608:	e7ee      	b.n	80005e8 <NVIC_EncodePriority+0x1c>
	...

0800060c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800060c:	4a07      	ldr	r2, [pc, #28]	@ (800062c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800060e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000610:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000614:	041b      	lsls	r3, r3, #16
 8000616:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000618:	0200      	lsls	r0, r0, #8
 800061a:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800061e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000620:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000624:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000628:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800062a:	4770      	bx	lr
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000630:	b510      	push	{r4, lr}
 8000632:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000634:	4b05      	ldr	r3, [pc, #20]	@ (800064c <HAL_NVIC_SetPriority+0x1c>)
 8000636:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000638:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800063c:	f7ff ffc6 	bl	80005cc <NVIC_EncodePriority>
 8000640:	4601      	mov	r1, r0
 8000642:	4620      	mov	r0, r4
 8000644:	f7ff ffae 	bl	80005a4 <__NVIC_SetPriority>
}
 8000648:	bd10      	pop	{r4, pc}
 800064a:	bf00      	nop
 800064c:	e000ed00 	.word	0xe000ed00

08000650 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000650:	3801      	subs	r0, #1
 8000652:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000656:	d20b      	bcs.n	8000670 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000658:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800065c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065e:	4a05      	ldr	r2, [pc, #20]	@ (8000674 <HAL_SYSTICK_Config+0x24>)
 8000660:	21f0      	movs	r1, #240	@ 0xf0
 8000662:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000666:	2000      	movs	r0, #0
 8000668:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800066a:	2207      	movs	r2, #7
 800066c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800066e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000670:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000672:	4770      	bx	lr
 8000674:	e000ed00 	.word	0xe000ed00

08000678 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000678:	2300      	movs	r3, #0
 800067a:	2b0f      	cmp	r3, #15
 800067c:	f200 80e3 	bhi.w	8000846 <HAL_GPIO_Init+0x1ce>
{
 8000680:	b570      	push	{r4, r5, r6, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	e065      	b.n	8000752 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000686:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000688:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800068c:	2403      	movs	r4, #3
 800068e:	fa04 f40e 	lsl.w	r4, r4, lr
 8000692:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000696:	68cc      	ldr	r4, [r1, #12]
 8000698:	fa04 f40e 	lsl.w	r4, r4, lr
 800069c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800069e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80006a0:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80006a2:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80006a6:	684a      	ldr	r2, [r1, #4]
 80006a8:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80006ac:	409a      	lsls	r2, r3
 80006ae:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80006b0:	6042      	str	r2, [r0, #4]
 80006b2:	e05c      	b.n	800076e <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80006b4:	08dc      	lsrs	r4, r3, #3
 80006b6:	3408      	adds	r4, #8
 80006b8:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006bc:	f003 0507 	and.w	r5, r3, #7
 80006c0:	00ad      	lsls	r5, r5, #2
 80006c2:	f04f 0e0f 	mov.w	lr, #15
 80006c6:	fa0e fe05 	lsl.w	lr, lr, r5
 80006ca:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80006ce:	690a      	ldr	r2, [r1, #16]
 80006d0:	40aa      	lsls	r2, r5
 80006d2:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 80006d6:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80006da:	e05c      	b.n	8000796 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006dc:	2206      	movs	r2, #6
 80006de:	e000      	b.n	80006e2 <HAL_GPIO_Init+0x6a>
 80006e0:	2200      	movs	r2, #0
 80006e2:	fa02 f20e 	lsl.w	r2, r2, lr
 80006e6:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80006e8:	3402      	adds	r4, #2
 80006ea:	4d57      	ldr	r5, [pc, #348]	@ (8000848 <HAL_GPIO_Init+0x1d0>)
 80006ec:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80006f0:	4a56      	ldr	r2, [pc, #344]	@ (800084c <HAL_GPIO_Init+0x1d4>)
 80006f2:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80006f4:	ea6f 020c 	mvn.w	r2, ip
 80006f8:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80006fc:	684e      	ldr	r6, [r1, #4]
 80006fe:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8000702:	d001      	beq.n	8000708 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8000704:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8000708:	4c50      	ldr	r4, [pc, #320]	@ (800084c <HAL_GPIO_Init+0x1d4>)
 800070a:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 800070c:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 800070e:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000712:	684e      	ldr	r6, [r1, #4]
 8000714:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8000718:	d001      	beq.n	800071e <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 800071a:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 800071e:	4c4b      	ldr	r4, [pc, #300]	@ (800084c <HAL_GPIO_Init+0x1d4>)
 8000720:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8000722:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000724:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000728:	684e      	ldr	r6, [r1, #4]
 800072a:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 800072e:	d001      	beq.n	8000734 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8000730:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8000734:	4c45      	ldr	r4, [pc, #276]	@ (800084c <HAL_GPIO_Init+0x1d4>)
 8000736:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000738:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 800073a:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800073c:	684d      	ldr	r5, [r1, #4]
 800073e:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8000742:	d001      	beq.n	8000748 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8000744:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8000748:	4c40      	ldr	r4, [pc, #256]	@ (800084c <HAL_GPIO_Init+0x1d4>)
 800074a:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800074c:	3301      	adds	r3, #1
 800074e:	2b0f      	cmp	r3, #15
 8000750:	d877      	bhi.n	8000842 <HAL_GPIO_Init+0x1ca>
    ioposition = 0x01U << position;
 8000752:	2201      	movs	r2, #1
 8000754:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000756:	680c      	ldr	r4, [r1, #0]
 8000758:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 800075c:	ea32 0404 	bics.w	r4, r2, r4
 8000760:	d1f4      	bne.n	800074c <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000762:	684c      	ldr	r4, [r1, #4]
 8000764:	f004 0403 	and.w	r4, r4, #3
 8000768:	3c01      	subs	r4, #1
 800076a:	2c01      	cmp	r4, #1
 800076c:	d98b      	bls.n	8000686 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800076e:	684a      	ldr	r2, [r1, #4]
 8000770:	f002 0203 	and.w	r2, r2, #3
 8000774:	2a03      	cmp	r2, #3
 8000776:	d009      	beq.n	800078c <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8000778:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800077a:	005d      	lsls	r5, r3, #1
 800077c:	2203      	movs	r2, #3
 800077e:	40aa      	lsls	r2, r5
 8000780:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000784:	688a      	ldr	r2, [r1, #8]
 8000786:	40aa      	lsls	r2, r5
 8000788:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 800078a:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800078c:	684a      	ldr	r2, [r1, #4]
 800078e:	f002 0203 	and.w	r2, r2, #3
 8000792:	2a02      	cmp	r2, #2
 8000794:	d08e      	beq.n	80006b4 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8000796:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000798:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800079c:	2203      	movs	r2, #3
 800079e:	fa02 f20e 	lsl.w	r2, r2, lr
 80007a2:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007a6:	684a      	ldr	r2, [r1, #4]
 80007a8:	f002 0203 	and.w	r2, r2, #3
 80007ac:	fa02 f20e 	lsl.w	r2, r2, lr
 80007b0:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 80007b2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80007b4:	684a      	ldr	r2, [r1, #4]
 80007b6:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 80007ba:	d0c7      	beq.n	800074c <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007bc:	2200      	movs	r2, #0
 80007be:	9201      	str	r2, [sp, #4]
 80007c0:	4a23      	ldr	r2, [pc, #140]	@ (8000850 <HAL_GPIO_Init+0x1d8>)
 80007c2:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 80007c4:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 80007c8:	6454      	str	r4, [r2, #68]	@ 0x44
 80007ca:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80007cc:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80007d0:	9201      	str	r2, [sp, #4]
 80007d2:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80007d4:	089c      	lsrs	r4, r3, #2
 80007d6:	1ca5      	adds	r5, r4, #2
 80007d8:	4a1b      	ldr	r2, [pc, #108]	@ (8000848 <HAL_GPIO_Init+0x1d0>)
 80007da:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80007de:	f003 0e03 	and.w	lr, r3, #3
 80007e2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80007e6:	220f      	movs	r2, #15
 80007e8:	fa02 f20e 	lsl.w	r2, r2, lr
 80007ec:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007f0:	4a18      	ldr	r2, [pc, #96]	@ (8000854 <HAL_GPIO_Init+0x1dc>)
 80007f2:	4290      	cmp	r0, r2
 80007f4:	f43f af74 	beq.w	80006e0 <HAL_GPIO_Init+0x68>
 80007f8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80007fc:	4290      	cmp	r0, r2
 80007fe:	d016      	beq.n	800082e <HAL_GPIO_Init+0x1b6>
 8000800:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000804:	4290      	cmp	r0, r2
 8000806:	d014      	beq.n	8000832 <HAL_GPIO_Init+0x1ba>
 8000808:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800080c:	4290      	cmp	r0, r2
 800080e:	d012      	beq.n	8000836 <HAL_GPIO_Init+0x1be>
 8000810:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000814:	4290      	cmp	r0, r2
 8000816:	d010      	beq.n	800083a <HAL_GPIO_Init+0x1c2>
 8000818:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800081c:	4290      	cmp	r0, r2
 800081e:	d00e      	beq.n	800083e <HAL_GPIO_Init+0x1c6>
 8000820:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000824:	4290      	cmp	r0, r2
 8000826:	f43f af59 	beq.w	80006dc <HAL_GPIO_Init+0x64>
 800082a:	2207      	movs	r2, #7
 800082c:	e759      	b.n	80006e2 <HAL_GPIO_Init+0x6a>
 800082e:	2201      	movs	r2, #1
 8000830:	e757      	b.n	80006e2 <HAL_GPIO_Init+0x6a>
 8000832:	2202      	movs	r2, #2
 8000834:	e755      	b.n	80006e2 <HAL_GPIO_Init+0x6a>
 8000836:	2203      	movs	r2, #3
 8000838:	e753      	b.n	80006e2 <HAL_GPIO_Init+0x6a>
 800083a:	2204      	movs	r2, #4
 800083c:	e751      	b.n	80006e2 <HAL_GPIO_Init+0x6a>
 800083e:	2205      	movs	r2, #5
 8000840:	e74f      	b.n	80006e2 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8000842:	b002      	add	sp, #8
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	4770      	bx	lr
 8000848:	40013800 	.word	0x40013800
 800084c:	40013c00 	.word	0x40013c00
 8000850:	40023800 	.word	0x40023800
 8000854:	40020000 	.word	0x40020000

08000858 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000858:	6903      	ldr	r3, [r0, #16]
 800085a:	4219      	tst	r1, r3
 800085c:	d001      	beq.n	8000862 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 800085e:	2001      	movs	r0, #1
 8000860:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000862:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8000864:	4770      	bx	lr

08000866 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000866:	b10a      	cbz	r2, 800086c <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000868:	6181      	str	r1, [r0, #24]
 800086a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800086c:	0409      	lsls	r1, r1, #16
 800086e:	6181      	str	r1, [r0, #24]
  }
}
 8000870:	4770      	bx	lr
	...

08000874 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000874:	b500      	push	{lr}
 8000876:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000878:	2100      	movs	r1, #0
 800087a:	9100      	str	r1, [sp, #0]
 800087c:	4b0c      	ldr	r3, [pc, #48]	@ (80008b0 <HAL_MspInit+0x3c>)
 800087e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000880:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000884:	645a      	str	r2, [r3, #68]	@ 0x44
 8000886:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000888:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800088c:	9200      	str	r2, [sp, #0]
 800088e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000890:	9101      	str	r1, [sp, #4]
 8000892:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000894:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000898:	641a      	str	r2, [r3, #64]	@ 0x40
 800089a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800089c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008a0:	9301      	str	r3, [sp, #4]
 80008a2:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008a4:	2007      	movs	r0, #7
 80008a6:	f7ff feb1 	bl	800060c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008aa:	b003      	add	sp, #12
 80008ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80008b0:	40023800 	.word	0x40023800

080008b4 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 80008b4:	6803      	ldr	r3, [r0, #0]
 80008b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008ba:	d000      	beq.n	80008be <HAL_TIM_Base_MspInit+0xa>
 80008bc:	4770      	bx	lr
{
 80008be:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80008c0:	2300      	movs	r3, #0
 80008c2:	9301      	str	r3, [sp, #4]
 80008c4:	4b05      	ldr	r3, [pc, #20]	@ (80008dc <HAL_TIM_Base_MspInit+0x28>)
 80008c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008c8:	f042 0201 	orr.w	r2, r2, #1
 80008cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80008ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d0:	f003 0301 	and.w	r3, r3, #1
 80008d4:	9301      	str	r3, [sp, #4]
 80008d6:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80008d8:	b002      	add	sp, #8
 80008da:	4770      	bx	lr
 80008dc:	40023800 	.word	0x40023800

080008e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80008e0:	b500      	push	{lr}
 80008e2:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e4:	2300      	movs	r3, #0
 80008e6:	9301      	str	r3, [sp, #4]
 80008e8:	9302      	str	r3, [sp, #8]
 80008ea:	9303      	str	r3, [sp, #12]
 80008ec:	9304      	str	r3, [sp, #16]
 80008ee:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM2)
 80008f0:	6803      	ldr	r3, [r0, #0]
 80008f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008f6:	d002      	beq.n	80008fe <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80008f8:	b007      	add	sp, #28
 80008fa:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	9300      	str	r3, [sp, #0]
 8000902:	4b0a      	ldr	r3, [pc, #40]	@ (800092c <HAL_TIM_MspPostInit+0x4c>)
 8000904:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000906:	f042 0201 	orr.w	r2, r2, #1
 800090a:	631a      	str	r2, [r3, #48]	@ 0x30
 800090c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	9300      	str	r3, [sp, #0]
 8000914:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000916:	2303      	movs	r3, #3
 8000918:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091a:	2302      	movs	r3, #2
 800091c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800091e:	2301      	movs	r3, #1
 8000920:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000922:	a901      	add	r1, sp, #4
 8000924:	4802      	ldr	r0, [pc, #8]	@ (8000930 <HAL_TIM_MspPostInit+0x50>)
 8000926:	f7ff fea7 	bl	8000678 <HAL_GPIO_Init>
}
 800092a:	e7e5      	b.n	80008f8 <HAL_TIM_MspPostInit+0x18>
 800092c:	40023800 	.word	0x40023800
 8000930:	40020000 	.word	0x40020000

08000934 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000934:	b500      	push	{lr}
 8000936:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000938:	2300      	movs	r3, #0
 800093a:	9303      	str	r3, [sp, #12]
 800093c:	9304      	str	r3, [sp, #16]
 800093e:	9305      	str	r3, [sp, #20]
 8000940:	9306      	str	r3, [sp, #24]
 8000942:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8000944:	6802      	ldr	r2, [r0, #0]
 8000946:	4b15      	ldr	r3, [pc, #84]	@ (800099c <HAL_UART_MspInit+0x68>)
 8000948:	429a      	cmp	r2, r3
 800094a:	d002      	beq.n	8000952 <HAL_UART_MspInit+0x1e>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800094c:	b009      	add	sp, #36	@ 0x24
 800094e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8000952:	2100      	movs	r1, #0
 8000954:	9101      	str	r1, [sp, #4]
 8000956:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 800095a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800095c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000960:	641a      	str	r2, [r3, #64]	@ 0x40
 8000962:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000964:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8000968:	9201      	str	r2, [sp, #4]
 800096a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800096c:	9102      	str	r1, [sp, #8]
 800096e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000970:	f042 0201 	orr.w	r2, r2, #1
 8000974:	631a      	str	r2, [r3, #48]	@ 0x30
 8000976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000978:	f003 0301 	and.w	r3, r3, #1
 800097c:	9302      	str	r3, [sp, #8]
 800097e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000980:	230c      	movs	r3, #12
 8000982:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000984:	2302      	movs	r3, #2
 8000986:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000988:	2303      	movs	r3, #3
 800098a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800098c:	2307      	movs	r3, #7
 800098e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000990:	a903      	add	r1, sp, #12
 8000992:	4803      	ldr	r0, [pc, #12]	@ (80009a0 <HAL_UART_MspInit+0x6c>)
 8000994:	f7ff fe70 	bl	8000678 <HAL_GPIO_Init>
}
 8000998:	e7d8      	b.n	800094c <HAL_UART_MspInit+0x18>
 800099a:	bf00      	nop
 800099c:	40004400 	.word	0x40004400
 80009a0:	40020000 	.word	0x40020000

080009a4 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80009a4:	2800      	cmp	r0, #0
 80009a6:	f000 809b 	beq.w	8000ae0 <HAL_RCC_ClockConfig+0x13c>
{
 80009aa:	b570      	push	{r4, r5, r6, lr}
 80009ac:	460d      	mov	r5, r1
 80009ae:	4604      	mov	r4, r0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80009b0:	4b4f      	ldr	r3, [pc, #316]	@ (8000af0 <HAL_RCC_ClockConfig+0x14c>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f003 030f 	and.w	r3, r3, #15
 80009b8:	428b      	cmp	r3, r1
 80009ba:	d208      	bcs.n	80009ce <HAL_RCC_ClockConfig+0x2a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009bc:	b2cb      	uxtb	r3, r1
 80009be:	4a4c      	ldr	r2, [pc, #304]	@ (8000af0 <HAL_RCC_ClockConfig+0x14c>)
 80009c0:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80009c2:	6813      	ldr	r3, [r2, #0]
 80009c4:	f003 030f 	and.w	r3, r3, #15
 80009c8:	428b      	cmp	r3, r1
 80009ca:	f040 808b 	bne.w	8000ae4 <HAL_RCC_ClockConfig+0x140>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80009ce:	6823      	ldr	r3, [r4, #0]
 80009d0:	f013 0f02 	tst.w	r3, #2
 80009d4:	d017      	beq.n	8000a06 <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80009d6:	f013 0f04 	tst.w	r3, #4
 80009da:	d004      	beq.n	80009e6 <HAL_RCC_ClockConfig+0x42>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80009dc:	4a45      	ldr	r2, [pc, #276]	@ (8000af4 <HAL_RCC_ClockConfig+0x150>)
 80009de:	6893      	ldr	r3, [r2, #8]
 80009e0:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80009e4:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80009e6:	6823      	ldr	r3, [r4, #0]
 80009e8:	f013 0f08 	tst.w	r3, #8
 80009ec:	d004      	beq.n	80009f8 <HAL_RCC_ClockConfig+0x54>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80009ee:	4a41      	ldr	r2, [pc, #260]	@ (8000af4 <HAL_RCC_ClockConfig+0x150>)
 80009f0:	6893      	ldr	r3, [r2, #8]
 80009f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80009f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80009f8:	4a3e      	ldr	r2, [pc, #248]	@ (8000af4 <HAL_RCC_ClockConfig+0x150>)
 80009fa:	6893      	ldr	r3, [r2, #8]
 80009fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000a00:	68a1      	ldr	r1, [r4, #8]
 8000a02:	430b      	orrs	r3, r1
 8000a04:	6093      	str	r3, [r2, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a06:	6823      	ldr	r3, [r4, #0]
 8000a08:	f013 0f01 	tst.w	r3, #1
 8000a0c:	d032      	beq.n	8000a74 <HAL_RCC_ClockConfig+0xd0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a0e:	6863      	ldr	r3, [r4, #4]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d021      	beq.n	8000a58 <HAL_RCC_ClockConfig+0xb4>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000a14:	1e9a      	subs	r2, r3, #2
 8000a16:	2a01      	cmp	r2, #1
 8000a18:	d925      	bls.n	8000a66 <HAL_RCC_ClockConfig+0xc2>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a1a:	4a36      	ldr	r2, [pc, #216]	@ (8000af4 <HAL_RCC_ClockConfig+0x150>)
 8000a1c:	6812      	ldr	r2, [r2, #0]
 8000a1e:	f012 0f02 	tst.w	r2, #2
 8000a22:	d061      	beq.n	8000ae8 <HAL_RCC_ClockConfig+0x144>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a24:	4933      	ldr	r1, [pc, #204]	@ (8000af4 <HAL_RCC_ClockConfig+0x150>)
 8000a26:	688a      	ldr	r2, [r1, #8]
 8000a28:	f022 0203 	bic.w	r2, r2, #3
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000a30:	f7ff fdb2 	bl	8000598 <HAL_GetTick>
 8000a34:	4606      	mov	r6, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000a36:	4b2f      	ldr	r3, [pc, #188]	@ (8000af4 <HAL_RCC_ClockConfig+0x150>)
 8000a38:	689b      	ldr	r3, [r3, #8]
 8000a3a:	f003 030c 	and.w	r3, r3, #12
 8000a3e:	6862      	ldr	r2, [r4, #4]
 8000a40:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000a44:	d016      	beq.n	8000a74 <HAL_RCC_ClockConfig+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a46:	f7ff fda7 	bl	8000598 <HAL_GetTick>
 8000a4a:	1b80      	subs	r0, r0, r6
 8000a4c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000a50:	4298      	cmp	r0, r3
 8000a52:	d9f0      	bls.n	8000a36 <HAL_RCC_ClockConfig+0x92>
      {
        return HAL_TIMEOUT;
 8000a54:	2003      	movs	r0, #3
 8000a56:	e042      	b.n	8000ade <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a58:	4a26      	ldr	r2, [pc, #152]	@ (8000af4 <HAL_RCC_ClockConfig+0x150>)
 8000a5a:	6812      	ldr	r2, [r2, #0]
 8000a5c:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8000a60:	d1e0      	bne.n	8000a24 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8000a62:	2001      	movs	r0, #1
 8000a64:	e03b      	b.n	8000ade <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a66:	4a23      	ldr	r2, [pc, #140]	@ (8000af4 <HAL_RCC_ClockConfig+0x150>)
 8000a68:	6812      	ldr	r2, [r2, #0]
 8000a6a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8000a6e:	d1d9      	bne.n	8000a24 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8000a70:	2001      	movs	r0, #1
 8000a72:	e034      	b.n	8000ade <HAL_RCC_ClockConfig+0x13a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000a74:	4b1e      	ldr	r3, [pc, #120]	@ (8000af0 <HAL_RCC_ClockConfig+0x14c>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f003 030f 	and.w	r3, r3, #15
 8000a7c:	42ab      	cmp	r3, r5
 8000a7e:	d907      	bls.n	8000a90 <HAL_RCC_ClockConfig+0xec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a80:	b2ea      	uxtb	r2, r5
 8000a82:	4b1b      	ldr	r3, [pc, #108]	@ (8000af0 <HAL_RCC_ClockConfig+0x14c>)
 8000a84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f003 030f 	and.w	r3, r3, #15
 8000a8c:	42ab      	cmp	r3, r5
 8000a8e:	d12d      	bne.n	8000aec <HAL_RCC_ClockConfig+0x148>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a90:	6823      	ldr	r3, [r4, #0]
 8000a92:	f013 0f04 	tst.w	r3, #4
 8000a96:	d006      	beq.n	8000aa6 <HAL_RCC_ClockConfig+0x102>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000a98:	4a16      	ldr	r2, [pc, #88]	@ (8000af4 <HAL_RCC_ClockConfig+0x150>)
 8000a9a:	6893      	ldr	r3, [r2, #8]
 8000a9c:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8000aa0:	68e1      	ldr	r1, [r4, #12]
 8000aa2:	430b      	orrs	r3, r1
 8000aa4:	6093      	str	r3, [r2, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000aa6:	6823      	ldr	r3, [r4, #0]
 8000aa8:	f013 0f08 	tst.w	r3, #8
 8000aac:	d007      	beq.n	8000abe <HAL_RCC_ClockConfig+0x11a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000aae:	4a11      	ldr	r2, [pc, #68]	@ (8000af4 <HAL_RCC_ClockConfig+0x150>)
 8000ab0:	6893      	ldr	r3, [r2, #8]
 8000ab2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8000ab6:	6921      	ldr	r1, [r4, #16]
 8000ab8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000abc:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000abe:	f000 f847 	bl	8000b50 <HAL_RCC_GetSysClockFreq>
 8000ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8000af4 <HAL_RCC_ClockConfig+0x150>)
 8000ac4:	689b      	ldr	r3, [r3, #8]
 8000ac6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000aca:	4a0b      	ldr	r2, [pc, #44]	@ (8000af8 <HAL_RCC_ClockConfig+0x154>)
 8000acc:	5cd3      	ldrb	r3, [r2, r3]
 8000ace:	40d8      	lsrs	r0, r3
 8000ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8000afc <HAL_RCC_ClockConfig+0x158>)
 8000ad2:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8000ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b00 <HAL_RCC_ClockConfig+0x15c>)
 8000ad6:	6818      	ldr	r0, [r3, #0]
 8000ad8:	f7ff fd12 	bl	8000500 <HAL_InitTick>

  return HAL_OK;
 8000adc:	2000      	movs	r0, #0
}
 8000ade:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000ae0:	2001      	movs	r0, #1
}
 8000ae2:	4770      	bx	lr
      return HAL_ERROR;
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	e7fa      	b.n	8000ade <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8000ae8:	2001      	movs	r0, #1
 8000aea:	e7f8      	b.n	8000ade <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8000aec:	2001      	movs	r0, #1
 8000aee:	e7f6      	b.n	8000ade <HAL_RCC_ClockConfig+0x13a>
 8000af0:	40023c00 	.word	0x40023c00
 8000af4:	40023800 	.word	0x40023800
 8000af8:	08001e00 	.word	0x08001e00
 8000afc:	20000008 	.word	0x20000008
 8000b00:	20000004 	.word	0x20000004

08000b04 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000b04:	4b01      	ldr	r3, [pc, #4]	@ (8000b0c <HAL_RCC_GetHCLKFreq+0x8>)
 8000b06:	6818      	ldr	r0, [r3, #0]
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	20000008 	.word	0x20000008

08000b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000b10:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000b12:	f7ff fff7 	bl	8000b04 <HAL_RCC_GetHCLKFreq>
 8000b16:	4b04      	ldr	r3, [pc, #16]	@ (8000b28 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000b18:	689b      	ldr	r3, [r3, #8]
 8000b1a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000b1e:	4a03      	ldr	r2, [pc, #12]	@ (8000b2c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000b20:	5cd3      	ldrb	r3, [r2, r3]
}
 8000b22:	40d8      	lsrs	r0, r3
 8000b24:	bd08      	pop	{r3, pc}
 8000b26:	bf00      	nop
 8000b28:	40023800 	.word	0x40023800
 8000b2c:	08001df8 	.word	0x08001df8

08000b30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000b30:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000b32:	f7ff ffe7 	bl	8000b04 <HAL_RCC_GetHCLKFreq>
 8000b36:	4b04      	ldr	r3, [pc, #16]	@ (8000b48 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000b3e:	4a03      	ldr	r2, [pc, #12]	@ (8000b4c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000b40:	5cd3      	ldrb	r3, [r2, r3]
}
 8000b42:	40d8      	lsrs	r0, r3
 8000b44:	bd08      	pop	{r3, pc}
 8000b46:	bf00      	nop
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	08001df8 	.word	0x08001df8

08000b50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000b50:	b508      	push	{r3, lr}
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b52:	4b60      	ldr	r3, [pc, #384]	@ (8000cd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8000b54:	689b      	ldr	r3, [r3, #8]
 8000b56:	f003 030c 	and.w	r3, r3, #12
 8000b5a:	2b08      	cmp	r3, #8
 8000b5c:	d006      	beq.n	8000b6c <HAL_RCC_GetSysClockFreq+0x1c>
 8000b5e:	2b0c      	cmp	r3, #12
 8000b60:	d05e      	beq.n	8000c20 <HAL_RCC_GetSysClockFreq+0xd0>
 8000b62:	2b04      	cmp	r3, #4
 8000b64:	f040 80b4 	bne.w	8000cd0 <HAL_RCC_GetSysClockFreq+0x180>
      sysclockfreq = HSI_VALUE;
      break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000b68:	485b      	ldr	r0, [pc, #364]	@ (8000cd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8000b6a:	e033      	b.n	8000bd4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b6c:	4b59      	ldr	r3, [pc, #356]	@ (8000cd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8000b6e:	685a      	ldr	r2, [r3, #4]
 8000b70:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000b7a:	d02c      	beq.n	8000bd6 <HAL_RCC_GetSysClockFreq+0x86>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b7c:	4b55      	ldr	r3, [pc, #340]	@ (8000cd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8000b7e:	6858      	ldr	r0, [r3, #4]
 8000b80:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8000b84:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8000b88:	ebbc 0c00 	subs.w	ip, ip, r0
 8000b8c:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8000b90:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8000b94:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8000b98:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8000b9c:	ebb1 010c 	subs.w	r1, r1, ip
 8000ba0:	eb63 030e 	sbc.w	r3, r3, lr
 8000ba4:	00db      	lsls	r3, r3, #3
 8000ba6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000baa:	00c9      	lsls	r1, r1, #3
 8000bac:	eb11 0c00 	adds.w	ip, r1, r0
 8000bb0:	f143 0300 	adc.w	r3, r3, #0
 8000bb4:	0259      	lsls	r1, r3, #9
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	ea4f 204c 	mov.w	r0, ip, lsl #9
 8000bbc:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8000bc0:	f7ff fb00 	bl	80001c4 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8000bc4:	4b43      	ldr	r3, [pc, #268]	@ (8000cd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000bcc:	3301      	adds	r3, #1
 8000bce:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8000bd0:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000bd4:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bd6:	4b3f      	ldr	r3, [pc, #252]	@ (8000cd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8000bd8:	6858      	ldr	r0, [r3, #4]
 8000bda:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8000bde:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8000be2:	ebbc 0c00 	subs.w	ip, ip, r0
 8000be6:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8000bea:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8000bee:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8000bf2:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8000bf6:	ebb1 010c 	subs.w	r1, r1, ip
 8000bfa:	eb63 030e 	sbc.w	r3, r3, lr
 8000bfe:	00db      	lsls	r3, r3, #3
 8000c00:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000c04:	00c9      	lsls	r1, r1, #3
 8000c06:	eb11 0c00 	adds.w	ip, r1, r0
 8000c0a:	f143 0300 	adc.w	r3, r3, #0
 8000c0e:	0299      	lsls	r1, r3, #10
 8000c10:	2300      	movs	r3, #0
 8000c12:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8000c16:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8000c1a:	f7ff fad3 	bl	80001c4 <__aeabi_uldivmod>
 8000c1e:	e7d1      	b.n	8000bc4 <HAL_RCC_GetSysClockFreq+0x74>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c20:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8000c22:	685a      	ldr	r2, [r3, #4]
 8000c24:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000c2e:	d02a      	beq.n	8000c86 <HAL_RCC_GetSysClockFreq+0x136>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c30:	4b28      	ldr	r3, [pc, #160]	@ (8000cd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8000c32:	6858      	ldr	r0, [r3, #4]
 8000c34:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8000c38:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8000c3c:	ebbc 0c00 	subs.w	ip, ip, r0
 8000c40:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8000c44:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8000c48:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8000c4c:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8000c50:	ebb1 010c 	subs.w	r1, r1, ip
 8000c54:	eb63 030e 	sbc.w	r3, r3, lr
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000c5e:	00c9      	lsls	r1, r1, #3
 8000c60:	eb11 0c00 	adds.w	ip, r1, r0
 8000c64:	f143 0300 	adc.w	r3, r3, #0
 8000c68:	0259      	lsls	r1, r3, #9
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	ea4f 204c 	mov.w	r0, ip, lsl #9
 8000c70:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8000c74:	f7ff faa6 	bl	80001c4 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8000c78:	4b16      	ldr	r3, [pc, #88]	@ (8000cd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f3c3 7302 	ubfx	r3, r3, #28, #3
      sysclockfreq = pllvco / pllr;
 8000c80:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8000c84:	e7a6      	b.n	8000bd4 <HAL_RCC_GetSysClockFreq+0x84>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c86:	4b13      	ldr	r3, [pc, #76]	@ (8000cd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8000c88:	6858      	ldr	r0, [r3, #4]
 8000c8a:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8000c8e:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8000c92:	ebbc 0c00 	subs.w	ip, ip, r0
 8000c96:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8000c9a:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8000c9e:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8000ca2:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8000ca6:	ebb1 010c 	subs.w	r1, r1, ip
 8000caa:	eb63 030e 	sbc.w	r3, r3, lr
 8000cae:	00db      	lsls	r3, r3, #3
 8000cb0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000cb4:	00c9      	lsls	r1, r1, #3
 8000cb6:	eb11 0c00 	adds.w	ip, r1, r0
 8000cba:	f143 0300 	adc.w	r3, r3, #0
 8000cbe:	0299      	lsls	r1, r3, #10
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8000cc6:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8000cca:	f7ff fa7b 	bl	80001c4 <__aeabi_uldivmod>
 8000cce:	e7d3      	b.n	8000c78 <HAL_RCC_GetSysClockFreq+0x128>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000cd0:	4802      	ldr	r0, [pc, #8]	@ (8000cdc <HAL_RCC_GetSysClockFreq+0x18c>)
  return sysclockfreq;
 8000cd2:	e77f      	b.n	8000bd4 <HAL_RCC_GetSysClockFreq+0x84>
 8000cd4:	40023800 	.word	0x40023800
 8000cd8:	007a1200 	.word	0x007a1200
 8000cdc:	00f42400 	.word	0x00f42400

08000ce0 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ce0:	2800      	cmp	r0, #0
 8000ce2:	f000 8201 	beq.w	80010e8 <HAL_RCC_OscConfig+0x408>
{
 8000ce6:	b570      	push	{r4, r5, r6, lr}
 8000ce8:	b082      	sub	sp, #8
 8000cea:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cec:	6803      	ldr	r3, [r0, #0]
 8000cee:	f013 0f01 	tst.w	r3, #1
 8000cf2:	d041      	beq.n	8000d78 <HAL_RCC_OscConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8000cf4:	4b99      	ldr	r3, [pc, #612]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000cf6:	689b      	ldr	r3, [r3, #8]
 8000cf8:	f003 030c 	and.w	r3, r3, #12
 8000cfc:	2b04      	cmp	r3, #4
 8000cfe:	d032      	beq.n	8000d66 <HAL_RCC_OscConfig+0x86>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8000d00:	4b96      	ldr	r3, [pc, #600]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000d02:	689b      	ldr	r3, [r3, #8]
 8000d04:	f003 030c 	and.w	r3, r3, #12
        || \
 8000d08:	2b08      	cmp	r3, #8
 8000d0a:	d027      	beq.n	8000d5c <HAL_RCC_OscConfig+0x7c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d0c:	4b93      	ldr	r3, [pc, #588]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8000d14:	2b0c      	cmp	r3, #12
 8000d16:	d059      	beq.n	8000dcc <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d18:	6863      	ldr	r3, [r4, #4]
 8000d1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d1e:	d05b      	beq.n	8000dd8 <HAL_RCC_OscConfig+0xf8>
 8000d20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d24:	d05e      	beq.n	8000de4 <HAL_RCC_OscConfig+0x104>
 8000d26:	4b8d      	ldr	r3, [pc, #564]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000d36:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000d38:	6863      	ldr	r3, [r4, #4]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d05c      	beq.n	8000df8 <HAL_RCC_OscConfig+0x118>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d3e:	f7ff fc2b 	bl	8000598 <HAL_GetTick>
 8000d42:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d44:	4b85      	ldr	r3, [pc, #532]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000d4c:	d114      	bne.n	8000d78 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d4e:	f7ff fc23 	bl	8000598 <HAL_GetTick>
 8000d52:	1b40      	subs	r0, r0, r5
 8000d54:	2864      	cmp	r0, #100	@ 0x64
 8000d56:	d9f5      	bls.n	8000d44 <HAL_RCC_OscConfig+0x64>
          {
            return HAL_TIMEOUT;
 8000d58:	2003      	movs	r0, #3
 8000d5a:	e1cc      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8000d5c:	4b7f      	ldr	r3, [pc, #508]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000d64:	d0d2      	beq.n	8000d0c <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d66:	4b7d      	ldr	r3, [pc, #500]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000d6e:	d003      	beq.n	8000d78 <HAL_RCC_OscConfig+0x98>
 8000d70:	6863      	ldr	r3, [r4, #4]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f000 81ba 	beq.w	80010ec <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d78:	6823      	ldr	r3, [r4, #0]
 8000d7a:	f013 0f02 	tst.w	r3, #2
 8000d7e:	d060      	beq.n	8000e42 <HAL_RCC_OscConfig+0x162>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8000d80:	4b76      	ldr	r3, [pc, #472]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	f013 0f0c 	tst.w	r3, #12
 8000d88:	d04a      	beq.n	8000e20 <HAL_RCC_OscConfig+0x140>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8000d8a:	4b74      	ldr	r3, [pc, #464]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000d8c:	689b      	ldr	r3, [r3, #8]
 8000d8e:	f003 030c 	and.w	r3, r3, #12
        || \
 8000d92:	2b08      	cmp	r3, #8
 8000d94:	d03f      	beq.n	8000e16 <HAL_RCC_OscConfig+0x136>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d96:	4b71      	ldr	r3, [pc, #452]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8000d9e:	2b0c      	cmp	r3, #12
 8000da0:	d069      	beq.n	8000e76 <HAL_RCC_OscConfig+0x196>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000da2:	68e3      	ldr	r3, [r4, #12]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d075      	beq.n	8000e94 <HAL_RCC_OscConfig+0x1b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000da8:	4b6d      	ldr	r3, [pc, #436]	@ (8000f60 <HAL_RCC_OscConfig+0x280>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dae:	f7ff fbf3 	bl	8000598 <HAL_GetTick>
 8000db2:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000db4:	4b69      	ldr	r3, [pc, #420]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f013 0f02 	tst.w	r3, #2
 8000dbc:	d161      	bne.n	8000e82 <HAL_RCC_OscConfig+0x1a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dbe:	f7ff fbeb 	bl	8000598 <HAL_GetTick>
 8000dc2:	1b40      	subs	r0, r0, r5
 8000dc4:	2802      	cmp	r0, #2
 8000dc6:	d9f5      	bls.n	8000db4 <HAL_RCC_OscConfig+0xd4>
          {
            return HAL_TIMEOUT;
 8000dc8:	2003      	movs	r0, #3
 8000dca:	e194      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000dcc:	4b63      	ldr	r3, [pc, #396]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000dd4:	d0a0      	beq.n	8000d18 <HAL_RCC_OscConfig+0x38>
 8000dd6:	e7c6      	b.n	8000d66 <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd8:	4a60      	ldr	r2, [pc, #384]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000dda:	6813      	ldr	r3, [r2, #0]
 8000ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000de0:	6013      	str	r3, [r2, #0]
 8000de2:	e7a9      	b.n	8000d38 <HAL_RCC_OscConfig+0x58>
 8000de4:	4b5d      	ldr	r3, [pc, #372]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000df4:	601a      	str	r2, [r3, #0]
 8000df6:	e79f      	b.n	8000d38 <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 8000df8:	f7ff fbce 	bl	8000598 <HAL_GetTick>
 8000dfc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dfe:	4b57      	ldr	r3, [pc, #348]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000e06:	d0b7      	beq.n	8000d78 <HAL_RCC_OscConfig+0x98>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e08:	f7ff fbc6 	bl	8000598 <HAL_GetTick>
 8000e0c:	1b40      	subs	r0, r0, r5
 8000e0e:	2864      	cmp	r0, #100	@ 0x64
 8000e10:	d9f5      	bls.n	8000dfe <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8000e12:	2003      	movs	r0, #3
 8000e14:	e16f      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8000e16:	4b51      	ldr	r3, [pc, #324]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000e1e:	d1ba      	bne.n	8000d96 <HAL_RCC_OscConfig+0xb6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e20:	4b4e      	ldr	r3, [pc, #312]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f013 0f02 	tst.w	r3, #2
 8000e28:	d003      	beq.n	8000e32 <HAL_RCC_OscConfig+0x152>
 8000e2a:	68e3      	ldr	r3, [r4, #12]
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	f040 815f 	bne.w	80010f0 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e32:	4a4a      	ldr	r2, [pc, #296]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000e34:	6813      	ldr	r3, [r2, #0]
 8000e36:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000e3a:	6921      	ldr	r1, [r4, #16]
 8000e3c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e40:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e42:	6823      	ldr	r3, [r4, #0]
 8000e44:	f013 0f08 	tst.w	r3, #8
 8000e48:	d049      	beq.n	8000ede <HAL_RCC_OscConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000e4a:	6963      	ldr	r3, [r4, #20]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d033      	beq.n	8000eb8 <HAL_RCC_OscConfig+0x1d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e50:	4b43      	ldr	r3, [pc, #268]	@ (8000f60 <HAL_RCC_OscConfig+0x280>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e58:	f7ff fb9e 	bl	8000598 <HAL_GetTick>
 8000e5c:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e5e:	4b3f      	ldr	r3, [pc, #252]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000e60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e62:	f013 0f02 	tst.w	r3, #2
 8000e66:	d13a      	bne.n	8000ede <HAL_RCC_OscConfig+0x1fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e68:	f7ff fb96 	bl	8000598 <HAL_GetTick>
 8000e6c:	1b40      	subs	r0, r0, r5
 8000e6e:	2802      	cmp	r0, #2
 8000e70:	d9f5      	bls.n	8000e5e <HAL_RCC_OscConfig+0x17e>
        {
          return HAL_TIMEOUT;
 8000e72:	2003      	movs	r0, #3
 8000e74:	e13f      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e76:	4b39      	ldr	r3, [pc, #228]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000e7e:	d190      	bne.n	8000da2 <HAL_RCC_OscConfig+0xc2>
 8000e80:	e7ce      	b.n	8000e20 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e82:	4a36      	ldr	r2, [pc, #216]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000e84:	6813      	ldr	r3, [r2, #0]
 8000e86:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000e8a:	6921      	ldr	r1, [r4, #16]
 8000e8c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e90:	6013      	str	r3, [r2, #0]
 8000e92:	e7d6      	b.n	8000e42 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8000e94:	4b32      	ldr	r3, [pc, #200]	@ (8000f60 <HAL_RCC_OscConfig+0x280>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e9a:	f7ff fb7d 	bl	8000598 <HAL_GetTick>
 8000e9e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ea0:	4b2e      	ldr	r3, [pc, #184]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f013 0f02 	tst.w	r3, #2
 8000ea8:	d0cb      	beq.n	8000e42 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eaa:	f7ff fb75 	bl	8000598 <HAL_GetTick>
 8000eae:	1b40      	subs	r0, r0, r5
 8000eb0:	2802      	cmp	r0, #2
 8000eb2:	d9f5      	bls.n	8000ea0 <HAL_RCC_OscConfig+0x1c0>
            return HAL_TIMEOUT;
 8000eb4:	2003      	movs	r0, #3
 8000eb6:	e11e      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000eb8:	4b29      	ldr	r3, [pc, #164]	@ (8000f60 <HAL_RCC_OscConfig+0x280>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ec0:	f7ff fb6a 	bl	8000598 <HAL_GetTick>
 8000ec4:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ec6:	4b25      	ldr	r3, [pc, #148]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000ec8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000eca:	f013 0f02 	tst.w	r3, #2
 8000ece:	d006      	beq.n	8000ede <HAL_RCC_OscConfig+0x1fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ed0:	f7ff fb62 	bl	8000598 <HAL_GetTick>
 8000ed4:	1b40      	subs	r0, r0, r5
 8000ed6:	2802      	cmp	r0, #2
 8000ed8:	d9f5      	bls.n	8000ec6 <HAL_RCC_OscConfig+0x1e6>
        {
          return HAL_TIMEOUT;
 8000eda:	2003      	movs	r0, #3
 8000edc:	e10b      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ede:	6823      	ldr	r3, [r4, #0]
 8000ee0:	f013 0f04 	tst.w	r3, #4
 8000ee4:	d076      	beq.n	8000fd4 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eea:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8000eee:	d133      	bne.n	8000f58 <HAL_RCC_OscConfig+0x278>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	9301      	str	r3, [sp, #4]
 8000ef4:	4b19      	ldr	r3, [pc, #100]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000ef6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ef8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000efc:	641a      	str	r2, [r3, #64]	@ 0x40
 8000efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f04:	9301      	str	r3, [sp, #4]
 8000f06:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000f08:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f0a:	4b16      	ldr	r3, [pc, #88]	@ (8000f64 <HAL_RCC_OscConfig+0x284>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000f12:	d029      	beq.n	8000f68 <HAL_RCC_OscConfig+0x288>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f14:	68a3      	ldr	r3, [r4, #8]
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d03a      	beq.n	8000f90 <HAL_RCC_OscConfig+0x2b0>
 8000f1a:	2b05      	cmp	r3, #5
 8000f1c:	d03e      	beq.n	8000f9c <HAL_RCC_OscConfig+0x2bc>
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000f20:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000f22:	f022 0201 	bic.w	r2, r2, #1
 8000f26:	671a      	str	r2, [r3, #112]	@ 0x70
 8000f28:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000f2a:	f022 0204 	bic.w	r2, r2, #4
 8000f2e:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f30:	68a3      	ldr	r3, [r4, #8]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d03c      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f36:	f7ff fb2f 	bl	8000598 <HAL_GetTick>
 8000f3a:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f3c:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <HAL_RCC_OscConfig+0x27c>)
 8000f3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f40:	f013 0f02 	tst.w	r3, #2
 8000f44:	d145      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f46:	f7ff fb27 	bl	8000598 <HAL_GetTick>
 8000f4a:	1b80      	subs	r0, r0, r6
 8000f4c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000f50:	4298      	cmp	r0, r3
 8000f52:	d9f3      	bls.n	8000f3c <HAL_RCC_OscConfig+0x25c>
        {
          return HAL_TIMEOUT;
 8000f54:	2003      	movs	r0, #3
 8000f56:	e0ce      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 8000f58:	2500      	movs	r5, #0
 8000f5a:	e7d6      	b.n	8000f0a <HAL_RCC_OscConfig+0x22a>
 8000f5c:	40023800 	.word	0x40023800
 8000f60:	42470000 	.word	0x42470000
 8000f64:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f68:	4a6b      	ldr	r2, [pc, #428]	@ (8001118 <HAL_RCC_OscConfig+0x438>)
 8000f6a:	6813      	ldr	r3, [r2, #0]
 8000f6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f70:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000f72:	f7ff fb11 	bl	8000598 <HAL_GetTick>
 8000f76:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f78:	4b67      	ldr	r3, [pc, #412]	@ (8001118 <HAL_RCC_OscConfig+0x438>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000f80:	d1c8      	bne.n	8000f14 <HAL_RCC_OscConfig+0x234>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f82:	f7ff fb09 	bl	8000598 <HAL_GetTick>
 8000f86:	1b80      	subs	r0, r0, r6
 8000f88:	2802      	cmp	r0, #2
 8000f8a:	d9f5      	bls.n	8000f78 <HAL_RCC_OscConfig+0x298>
          return HAL_TIMEOUT;
 8000f8c:	2003      	movs	r0, #3
 8000f8e:	e0b2      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f90:	4a62      	ldr	r2, [pc, #392]	@ (800111c <HAL_RCC_OscConfig+0x43c>)
 8000f92:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f9a:	e7c9      	b.n	8000f30 <HAL_RCC_OscConfig+0x250>
 8000f9c:	4b5f      	ldr	r3, [pc, #380]	@ (800111c <HAL_RCC_OscConfig+0x43c>)
 8000f9e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000fa0:	f042 0204 	orr.w	r2, r2, #4
 8000fa4:	671a      	str	r2, [r3, #112]	@ 0x70
 8000fa6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000fa8:	f042 0201 	orr.w	r2, r2, #1
 8000fac:	671a      	str	r2, [r3, #112]	@ 0x70
 8000fae:	e7bf      	b.n	8000f30 <HAL_RCC_OscConfig+0x250>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fb0:	f7ff faf2 	bl	8000598 <HAL_GetTick>
 8000fb4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fb6:	4b59      	ldr	r3, [pc, #356]	@ (800111c <HAL_RCC_OscConfig+0x43c>)
 8000fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fba:	f013 0f02 	tst.w	r3, #2
 8000fbe:	d008      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fc0:	f7ff faea 	bl	8000598 <HAL_GetTick>
 8000fc4:	1b80      	subs	r0, r0, r6
 8000fc6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000fca:	4298      	cmp	r0, r3
 8000fcc:	d9f3      	bls.n	8000fb6 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 8000fce:	2003      	movs	r0, #3
 8000fd0:	e091      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000fd2:	b9ed      	cbnz	r5, 8001010 <HAL_RCC_OscConfig+0x330>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fd4:	69a3      	ldr	r3, [r4, #24]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	f000 808c 	beq.w	80010f4 <HAL_RCC_OscConfig+0x414>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000fdc:	4a4f      	ldr	r2, [pc, #316]	@ (800111c <HAL_RCC_OscConfig+0x43c>)
 8000fde:	6892      	ldr	r2, [r2, #8]
 8000fe0:	f002 020c 	and.w	r2, r2, #12
 8000fe4:	2a08      	cmp	r2, #8
 8000fe6:	d054      	beq.n	8001092 <HAL_RCC_OscConfig+0x3b2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d017      	beq.n	800101c <HAL_RCC_OscConfig+0x33c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fec:	4b4c      	ldr	r3, [pc, #304]	@ (8001120 <HAL_RCC_OscConfig+0x440>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ff2:	f7ff fad1 	bl	8000598 <HAL_GetTick>
 8000ff6:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ff8:	4b48      	ldr	r3, [pc, #288]	@ (800111c <HAL_RCC_OscConfig+0x43c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001000:	d045      	beq.n	800108e <HAL_RCC_OscConfig+0x3ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001002:	f7ff fac9 	bl	8000598 <HAL_GetTick>
 8001006:	1b00      	subs	r0, r0, r4
 8001008:	2802      	cmp	r0, #2
 800100a:	d9f5      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 800100c:	2003      	movs	r0, #3
 800100e:	e072      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001010:	4a42      	ldr	r2, [pc, #264]	@ (800111c <HAL_RCC_OscConfig+0x43c>)
 8001012:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001014:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001018:	6413      	str	r3, [r2, #64]	@ 0x40
 800101a:	e7db      	b.n	8000fd4 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 800101c:	4b40      	ldr	r3, [pc, #256]	@ (8001120 <HAL_RCC_OscConfig+0x440>)
 800101e:	2200      	movs	r2, #0
 8001020:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001022:	f7ff fab9 	bl	8000598 <HAL_GetTick>
 8001026:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001028:	4b3c      	ldr	r3, [pc, #240]	@ (800111c <HAL_RCC_OscConfig+0x43c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001030:	d006      	beq.n	8001040 <HAL_RCC_OscConfig+0x360>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001032:	f7ff fab1 	bl	8000598 <HAL_GetTick>
 8001036:	1b40      	subs	r0, r0, r5
 8001038:	2802      	cmp	r0, #2
 800103a:	d9f5      	bls.n	8001028 <HAL_RCC_OscConfig+0x348>
            return HAL_TIMEOUT;
 800103c:	2003      	movs	r0, #3
 800103e:	e05a      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001040:	69e3      	ldr	r3, [r4, #28]
 8001042:	6a22      	ldr	r2, [r4, #32]
 8001044:	4313      	orrs	r3, r2
 8001046:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001048:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800104c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800104e:	0852      	lsrs	r2, r2, #1
 8001050:	3a01      	subs	r2, #1
 8001052:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001056:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001058:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800105c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800105e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001062:	4a2e      	ldr	r2, [pc, #184]	@ (800111c <HAL_RCC_OscConfig+0x43c>)
 8001064:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8001066:	4b2e      	ldr	r3, [pc, #184]	@ (8001120 <HAL_RCC_OscConfig+0x440>)
 8001068:	2201      	movs	r2, #1
 800106a:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800106c:	f7ff fa94 	bl	8000598 <HAL_GetTick>
 8001070:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001072:	4b2a      	ldr	r3, [pc, #168]	@ (800111c <HAL_RCC_OscConfig+0x43c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800107a:	d106      	bne.n	800108a <HAL_RCC_OscConfig+0x3aa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800107c:	f7ff fa8c 	bl	8000598 <HAL_GetTick>
 8001080:	1b00      	subs	r0, r0, r4
 8001082:	2802      	cmp	r0, #2
 8001084:	d9f5      	bls.n	8001072 <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 8001086:	2003      	movs	r0, #3
 8001088:	e035      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800108a:	2000      	movs	r0, #0
 800108c:	e033      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
 800108e:	2000      	movs	r0, #0
 8001090:	e031      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001092:	2b01      	cmp	r3, #1
 8001094:	d031      	beq.n	80010fa <HAL_RCC_OscConfig+0x41a>
        pll_config = RCC->PLLCFGR;
 8001096:	4b21      	ldr	r3, [pc, #132]	@ (800111c <HAL_RCC_OscConfig+0x43c>)
 8001098:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800109a:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 800109e:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80010a0:	4291      	cmp	r1, r2
 80010a2:	d12c      	bne.n	80010fe <HAL_RCC_OscConfig+0x41e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80010a4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80010a8:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010aa:	428a      	cmp	r2, r1
 80010ac:	d129      	bne.n	8001102 <HAL_RCC_OscConfig+0x422>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80010ae:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80010b0:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80010b4:	401a      	ands	r2, r3
 80010b6:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80010ba:	d124      	bne.n	8001106 <HAL_RCC_OscConfig+0x426>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80010bc:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80010c0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80010c2:	0852      	lsrs	r2, r2, #1
 80010c4:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80010c6:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80010ca:	d11e      	bne.n	800110a <HAL_RCC_OscConfig+0x42a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80010cc:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80010d0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80010d2:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 80010d6:	d11a      	bne.n	800110e <HAL_RCC_OscConfig+0x42e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80010d8:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80010dc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80010de:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 80010e2:	d116      	bne.n	8001112 <HAL_RCC_OscConfig+0x432>
  return HAL_OK;
 80010e4:	2000      	movs	r0, #0
 80010e6:	e006      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 80010e8:	2001      	movs	r0, #1
}
 80010ea:	4770      	bx	lr
        return HAL_ERROR;
 80010ec:	2001      	movs	r0, #1
 80010ee:	e002      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 80010f0:	2001      	movs	r0, #1
 80010f2:	e000      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 80010f4:	2000      	movs	r0, #0
}
 80010f6:	b002      	add	sp, #8
 80010f8:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80010fa:	2001      	movs	r0, #1
 80010fc:	e7fb      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 80010fe:	2001      	movs	r0, #1
 8001100:	e7f9      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
 8001102:	2001      	movs	r0, #1
 8001104:	e7f7      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
 8001106:	2001      	movs	r0, #1
 8001108:	e7f5      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
 800110a:	2001      	movs	r0, #1
 800110c:	e7f3      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
 800110e:	2001      	movs	r0, #1
 8001110:	e7f1      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
 8001112:	2001      	movs	r0, #1
 8001114:	e7ef      	b.n	80010f6 <HAL_RCC_OscConfig+0x416>
 8001116:	bf00      	nop
 8001118:	40007000 	.word	0x40007000
 800111c:	40023800 	.word	0x40023800
 8001120:	42470000 	.word	0x42470000

08001124 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001124:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001126:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001128:	6a02      	ldr	r2, [r0, #32]
 800112a:	f022 0201 	bic.w	r2, r2, #1
 800112e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001130:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001132:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001134:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001138:	680c      	ldr	r4, [r1, #0]
 800113a:	ea44 040c 	orr.w	r4, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800113e:	f023 0c02 	bic.w	ip, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001142:	688b      	ldr	r3, [r1, #8]
 8001144:	ea43 030c 	orr.w	r3, r3, ip

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001148:	4d11      	ldr	r5, [pc, #68]	@ (8001190 <TIM_OC1_SetConfig+0x6c>)
 800114a:	42a8      	cmp	r0, r5
 800114c:	d003      	beq.n	8001156 <TIM_OC1_SetConfig+0x32>
 800114e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001152:	42a8      	cmp	r0, r5
 8001154:	d105      	bne.n	8001162 <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001156:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800115a:	68cd      	ldr	r5, [r1, #12]
 800115c:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800115e:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001162:	4d0b      	ldr	r5, [pc, #44]	@ (8001190 <TIM_OC1_SetConfig+0x6c>)
 8001164:	42a8      	cmp	r0, r5
 8001166:	d003      	beq.n	8001170 <TIM_OC1_SetConfig+0x4c>
 8001168:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800116c:	42a8      	cmp	r0, r5
 800116e:	d107      	bne.n	8001180 <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001170:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001174:	694d      	ldr	r5, [r1, #20]
 8001176:	ea45 0c02 	orr.w	ip, r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800117a:	698a      	ldr	r2, [r1, #24]
 800117c:	ea42 020c 	orr.w	r2, r2, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001180:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001182:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001184:	684a      	ldr	r2, [r1, #4]
 8001186:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001188:	6203      	str	r3, [r0, #32]
}
 800118a:	bc30      	pop	{r4, r5}
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	40010000 	.word	0x40010000

08001194 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001194:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001196:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001198:	6a02      	ldr	r2, [r0, #32]
 800119a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800119e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80011a0:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80011a2:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80011a4:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80011a8:	680c      	ldr	r4, [r1, #0]
 80011aa:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80011ae:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80011b2:	688c      	ldr	r4, [r1, #8]
 80011b4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80011b8:	4c11      	ldr	r4, [pc, #68]	@ (8001200 <TIM_OC3_SetConfig+0x6c>)
 80011ba:	42a0      	cmp	r0, r4
 80011bc:	d003      	beq.n	80011c6 <TIM_OC3_SetConfig+0x32>
 80011be:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80011c2:	42a0      	cmp	r0, r4
 80011c4:	d106      	bne.n	80011d4 <TIM_OC3_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80011c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80011ca:	68cc      	ldr	r4, [r1, #12]
 80011cc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80011d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80011d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001200 <TIM_OC3_SetConfig+0x6c>)
 80011d6:	42a0      	cmp	r0, r4
 80011d8:	d003      	beq.n	80011e2 <TIM_OC3_SetConfig+0x4e>
 80011da:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80011de:	42a0      	cmp	r0, r4
 80011e0:	d107      	bne.n	80011f2 <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80011e2:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80011e6:	694c      	ldr	r4, [r1, #20]
 80011e8:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80011ec:	698c      	ldr	r4, [r1, #24]
 80011ee:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80011f2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80011f4:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80011f6:	684a      	ldr	r2, [r1, #4]
 80011f8:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80011fa:	6203      	str	r3, [r0, #32]
}
 80011fc:	bc30      	pop	{r4, r5}
 80011fe:	4770      	bx	lr
 8001200:	40010000 	.word	0x40010000

08001204 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001204:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001206:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001208:	6a02      	ldr	r2, [r0, #32]
 800120a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800120e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001210:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001212:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001214:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001218:	680d      	ldr	r5, [r1, #0]
 800121a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800121e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001222:	688d      	ldr	r5, [r1, #8]
 8001224:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001228:	4d09      	ldr	r5, [pc, #36]	@ (8001250 <TIM_OC4_SetConfig+0x4c>)
 800122a:	42a8      	cmp	r0, r5
 800122c:	d003      	beq.n	8001236 <TIM_OC4_SetConfig+0x32>
 800122e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001232:	42a8      	cmp	r0, r5
 8001234:	d104      	bne.n	8001240 <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001236:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800123a:	694d      	ldr	r5, [r1, #20]
 800123c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001240:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001242:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001244:	684a      	ldr	r2, [r1, #4]
 8001246:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001248:	6203      	str	r3, [r0, #32]
}
 800124a:	bc30      	pop	{r4, r5}
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40010000 	.word	0x40010000

08001254 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001254:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001256:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001258:	6a04      	ldr	r4, [r0, #32]
 800125a:	f024 0401 	bic.w	r4, r4, #1
 800125e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001260:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001262:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001266:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800126a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800126e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001270:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001272:	6203      	str	r3, [r0, #32]
}
 8001274:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001278:	4770      	bx	lr

0800127a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800127a:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800127c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800127e:	6a04      	ldr	r4, [r0, #32]
 8001280:	f024 0410 	bic.w	r4, r4, #16
 8001284:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001286:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001288:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800128c:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001290:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001294:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001298:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800129a:	6203      	str	r3, [r0, #32]
}
 800129c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80012a2:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80012a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80012a8:	430b      	orrs	r3, r1
 80012aa:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80012ae:	6083      	str	r3, [r0, #8]
}
 80012b0:	4770      	bx	lr

080012b2 <HAL_TIM_PWM_MspInit>:
}
 80012b2:	4770      	bx	lr

080012b4 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80012b4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80012b6:	4a34      	ldr	r2, [pc, #208]	@ (8001388 <TIM_Base_SetConfig+0xd4>)
 80012b8:	4290      	cmp	r0, r2
 80012ba:	d012      	beq.n	80012e2 <TIM_Base_SetConfig+0x2e>
 80012bc:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80012c0:	d00f      	beq.n	80012e2 <TIM_Base_SetConfig+0x2e>
 80012c2:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80012c6:	4290      	cmp	r0, r2
 80012c8:	d00b      	beq.n	80012e2 <TIM_Base_SetConfig+0x2e>
 80012ca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80012ce:	4290      	cmp	r0, r2
 80012d0:	d007      	beq.n	80012e2 <TIM_Base_SetConfig+0x2e>
 80012d2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80012d6:	4290      	cmp	r0, r2
 80012d8:	d003      	beq.n	80012e2 <TIM_Base_SetConfig+0x2e>
 80012da:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80012de:	4290      	cmp	r0, r2
 80012e0:	d103      	bne.n	80012ea <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80012e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80012e6:	684a      	ldr	r2, [r1, #4]
 80012e8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80012ea:	4a27      	ldr	r2, [pc, #156]	@ (8001388 <TIM_Base_SetConfig+0xd4>)
 80012ec:	4290      	cmp	r0, r2
 80012ee:	d02a      	beq.n	8001346 <TIM_Base_SetConfig+0x92>
 80012f0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80012f4:	d027      	beq.n	8001346 <TIM_Base_SetConfig+0x92>
 80012f6:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80012fa:	4290      	cmp	r0, r2
 80012fc:	d023      	beq.n	8001346 <TIM_Base_SetConfig+0x92>
 80012fe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001302:	4290      	cmp	r0, r2
 8001304:	d01f      	beq.n	8001346 <TIM_Base_SetConfig+0x92>
 8001306:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800130a:	4290      	cmp	r0, r2
 800130c:	d01b      	beq.n	8001346 <TIM_Base_SetConfig+0x92>
 800130e:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001312:	4290      	cmp	r0, r2
 8001314:	d017      	beq.n	8001346 <TIM_Base_SetConfig+0x92>
 8001316:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 800131a:	4290      	cmp	r0, r2
 800131c:	d013      	beq.n	8001346 <TIM_Base_SetConfig+0x92>
 800131e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001322:	4290      	cmp	r0, r2
 8001324:	d00f      	beq.n	8001346 <TIM_Base_SetConfig+0x92>
 8001326:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800132a:	4290      	cmp	r0, r2
 800132c:	d00b      	beq.n	8001346 <TIM_Base_SetConfig+0x92>
 800132e:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8001332:	4290      	cmp	r0, r2
 8001334:	d007      	beq.n	8001346 <TIM_Base_SetConfig+0x92>
 8001336:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800133a:	4290      	cmp	r0, r2
 800133c:	d003      	beq.n	8001346 <TIM_Base_SetConfig+0x92>
 800133e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001342:	4290      	cmp	r0, r2
 8001344:	d103      	bne.n	800134e <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001346:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800134a:	68ca      	ldr	r2, [r1, #12]
 800134c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800134e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001352:	694a      	ldr	r2, [r1, #20]
 8001354:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001356:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001358:	688b      	ldr	r3, [r1, #8]
 800135a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800135c:	680b      	ldr	r3, [r1, #0]
 800135e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001360:	4b09      	ldr	r3, [pc, #36]	@ (8001388 <TIM_Base_SetConfig+0xd4>)
 8001362:	4298      	cmp	r0, r3
 8001364:	d003      	beq.n	800136e <TIM_Base_SetConfig+0xba>
 8001366:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800136a:	4298      	cmp	r0, r3
 800136c:	d101      	bne.n	8001372 <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
 800136e:	690b      	ldr	r3, [r1, #16]
 8001370:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001372:	2301      	movs	r3, #1
 8001374:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001376:	6903      	ldr	r3, [r0, #16]
 8001378:	f013 0f01 	tst.w	r3, #1
 800137c:	d003      	beq.n	8001386 <TIM_Base_SetConfig+0xd2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800137e:	6903      	ldr	r3, [r0, #16]
 8001380:	f023 0301 	bic.w	r3, r3, #1
 8001384:	6103      	str	r3, [r0, #16]
}
 8001386:	4770      	bx	lr
 8001388:	40010000 	.word	0x40010000

0800138c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800138c:	b340      	cbz	r0, 80013e0 <HAL_TIM_Base_Init+0x54>
{
 800138e:	b510      	push	{r4, lr}
 8001390:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8001392:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001396:	b1f3      	cbz	r3, 80013d6 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001398:	2302      	movs	r3, #2
 800139a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800139e:	4621      	mov	r1, r4
 80013a0:	f851 0b04 	ldr.w	r0, [r1], #4
 80013a4:	f7ff ff86 	bl	80012b4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80013a8:	2301      	movs	r3, #1
 80013aa:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80013ae:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80013b2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80013b6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80013ba:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80013be:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80013c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80013c6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80013ca:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80013ce:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80013d2:	2000      	movs	r0, #0
}
 80013d4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80013d6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80013da:	f7ff fa6b 	bl	80008b4 <HAL_TIM_Base_MspInit>
 80013de:	e7db      	b.n	8001398 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80013e0:	2001      	movs	r0, #1
}
 80013e2:	4770      	bx	lr

080013e4 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80013e4:	b340      	cbz	r0, 8001438 <HAL_TIM_PWM_Init+0x54>
{
 80013e6:	b510      	push	{r4, lr}
 80013e8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80013ea:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80013ee:	b1f3      	cbz	r3, 800142e <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80013f0:	2302      	movs	r3, #2
 80013f2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80013f6:	4621      	mov	r1, r4
 80013f8:	f851 0b04 	ldr.w	r0, [r1], #4
 80013fc:	f7ff ff5a 	bl	80012b4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001400:	2301      	movs	r3, #1
 8001402:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001406:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800140a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800140e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001412:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001416:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800141a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800141e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001422:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001426:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800142a:	2000      	movs	r0, #0
}
 800142c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800142e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001432:	f7ff ff3e 	bl	80012b2 <HAL_TIM_PWM_MspInit>
 8001436:	e7db      	b.n	80013f0 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8001438:	2001      	movs	r0, #1
}
 800143a:	4770      	bx	lr

0800143c <TIM_OC2_SetConfig>:
{
 800143c:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 800143e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001440:	6a02      	ldr	r2, [r0, #32]
 8001442:	f022 0210 	bic.w	r2, r2, #16
 8001446:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001448:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800144a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800144c:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001450:	680d      	ldr	r5, [r1, #0]
 8001452:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8001456:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800145a:	688d      	ldr	r5, [r1, #8]
 800145c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001460:	4d11      	ldr	r5, [pc, #68]	@ (80014a8 <TIM_OC2_SetConfig+0x6c>)
 8001462:	42a8      	cmp	r0, r5
 8001464:	d003      	beq.n	800146e <TIM_OC2_SetConfig+0x32>
 8001466:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800146a:	42a8      	cmp	r0, r5
 800146c:	d106      	bne.n	800147c <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 800146e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001472:	68cd      	ldr	r5, [r1, #12]
 8001474:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8001478:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800147c:	4d0a      	ldr	r5, [pc, #40]	@ (80014a8 <TIM_OC2_SetConfig+0x6c>)
 800147e:	42a8      	cmp	r0, r5
 8001480:	d003      	beq.n	800148a <TIM_OC2_SetConfig+0x4e>
 8001482:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001486:	42a8      	cmp	r0, r5
 8001488:	d107      	bne.n	800149a <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800148a:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800148e:	694d      	ldr	r5, [r1, #20]
 8001490:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001494:	698d      	ldr	r5, [r1, #24]
 8001496:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800149a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800149c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800149e:	684a      	ldr	r2, [r1, #4]
 80014a0:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80014a2:	6203      	str	r3, [r0, #32]
}
 80014a4:	bc30      	pop	{r4, r5}
 80014a6:	4770      	bx	lr
 80014a8:	40010000 	.word	0x40010000

080014ac <HAL_TIM_PWM_ConfigChannel>:
{
 80014ac:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80014ae:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d066      	beq.n	8001584 <HAL_TIM_PWM_ConfigChannel+0xd8>
 80014b6:	4604      	mov	r4, r0
 80014b8:	460d      	mov	r5, r1
 80014ba:	2301      	movs	r3, #1
 80014bc:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80014c0:	2a0c      	cmp	r2, #12
 80014c2:	d85a      	bhi.n	800157a <HAL_TIM_PWM_ConfigChannel+0xce>
 80014c4:	e8df f002 	tbb	[pc, r2]
 80014c8:	59595907 	.word	0x59595907
 80014cc:	5959591b 	.word	0x5959591b
 80014d0:	59595930 	.word	0x59595930
 80014d4:	44          	.byte	0x44
 80014d5:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80014d6:	6800      	ldr	r0, [r0, #0]
 80014d8:	f7ff fe24 	bl	8001124 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80014dc:	6822      	ldr	r2, [r4, #0]
 80014de:	6993      	ldr	r3, [r2, #24]
 80014e0:	f043 0308 	orr.w	r3, r3, #8
 80014e4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80014e6:	6822      	ldr	r2, [r4, #0]
 80014e8:	6993      	ldr	r3, [r2, #24]
 80014ea:	f023 0304 	bic.w	r3, r3, #4
 80014ee:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80014f0:	6822      	ldr	r2, [r4, #0]
 80014f2:	6993      	ldr	r3, [r2, #24]
 80014f4:	6929      	ldr	r1, [r5, #16]
 80014f6:	430b      	orrs	r3, r1
 80014f8:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80014fa:	2000      	movs	r0, #0
      break;
 80014fc:	e03e      	b.n	800157c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80014fe:	6800      	ldr	r0, [r0, #0]
 8001500:	f7ff ff9c 	bl	800143c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001504:	6822      	ldr	r2, [r4, #0]
 8001506:	6993      	ldr	r3, [r2, #24]
 8001508:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800150c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800150e:	6822      	ldr	r2, [r4, #0]
 8001510:	6993      	ldr	r3, [r2, #24]
 8001512:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001516:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001518:	6822      	ldr	r2, [r4, #0]
 800151a:	6993      	ldr	r3, [r2, #24]
 800151c:	6929      	ldr	r1, [r5, #16]
 800151e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001522:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001524:	2000      	movs	r0, #0
      break;
 8001526:	e029      	b.n	800157c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001528:	6800      	ldr	r0, [r0, #0]
 800152a:	f7ff fe33 	bl	8001194 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800152e:	6822      	ldr	r2, [r4, #0]
 8001530:	69d3      	ldr	r3, [r2, #28]
 8001532:	f043 0308 	orr.w	r3, r3, #8
 8001536:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001538:	6822      	ldr	r2, [r4, #0]
 800153a:	69d3      	ldr	r3, [r2, #28]
 800153c:	f023 0304 	bic.w	r3, r3, #4
 8001540:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001542:	6822      	ldr	r2, [r4, #0]
 8001544:	69d3      	ldr	r3, [r2, #28]
 8001546:	6929      	ldr	r1, [r5, #16]
 8001548:	430b      	orrs	r3, r1
 800154a:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800154c:	2000      	movs	r0, #0
      break;
 800154e:	e015      	b.n	800157c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001550:	6800      	ldr	r0, [r0, #0]
 8001552:	f7ff fe57 	bl	8001204 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001556:	6822      	ldr	r2, [r4, #0]
 8001558:	69d3      	ldr	r3, [r2, #28]
 800155a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800155e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001560:	6822      	ldr	r2, [r4, #0]
 8001562:	69d3      	ldr	r3, [r2, #28]
 8001564:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001568:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800156a:	6822      	ldr	r2, [r4, #0]
 800156c:	69d3      	ldr	r3, [r2, #28]
 800156e:	6929      	ldr	r1, [r5, #16]
 8001570:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001574:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001576:	2000      	movs	r0, #0
      break;
 8001578:	e000      	b.n	800157c <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 800157a:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800157c:	2300      	movs	r3, #0
 800157e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001582:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8001584:	2002      	movs	r0, #2
 8001586:	e7fc      	b.n	8001582 <HAL_TIM_PWM_ConfigChannel+0xd6>

08001588 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001588:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800158a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800158c:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001590:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001594:	430a      	orrs	r2, r1
 8001596:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800159a:	6082      	str	r2, [r0, #8]
}
 800159c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80015a2:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d078      	beq.n	800169c <HAL_TIM_ConfigClockSource+0xfa>
{
 80015aa:	b510      	push	{r4, lr}
 80015ac:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80015ae:	2301      	movs	r3, #1
 80015b0:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80015b4:	2302      	movs	r3, #2
 80015b6:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80015ba:	6802      	ldr	r2, [r0, #0]
 80015bc:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80015be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80015c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 80015c6:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80015c8:	680b      	ldr	r3, [r1, #0]
 80015ca:	2b60      	cmp	r3, #96	@ 0x60
 80015cc:	d04c      	beq.n	8001668 <HAL_TIM_ConfigClockSource+0xc6>
 80015ce:	d823      	bhi.n	8001618 <HAL_TIM_ConfigClockSource+0x76>
 80015d0:	2b40      	cmp	r3, #64	@ 0x40
 80015d2:	d054      	beq.n	800167e <HAL_TIM_ConfigClockSource+0xdc>
 80015d4:	d811      	bhi.n	80015fa <HAL_TIM_ConfigClockSource+0x58>
 80015d6:	2b20      	cmp	r3, #32
 80015d8:	d003      	beq.n	80015e2 <HAL_TIM_ConfigClockSource+0x40>
 80015da:	d80a      	bhi.n	80015f2 <HAL_TIM_ConfigClockSource+0x50>
 80015dc:	b10b      	cbz	r3, 80015e2 <HAL_TIM_ConfigClockSource+0x40>
 80015de:	2b10      	cmp	r3, #16
 80015e0:	d105      	bne.n	80015ee <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80015e2:	4619      	mov	r1, r3
 80015e4:	6820      	ldr	r0, [r4, #0]
 80015e6:	f7ff fe5c 	bl	80012a2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80015ea:	2000      	movs	r0, #0
      break;
 80015ec:	e028      	b.n	8001640 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80015ee:	2001      	movs	r0, #1
 80015f0:	e026      	b.n	8001640 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80015f2:	2b30      	cmp	r3, #48	@ 0x30
 80015f4:	d0f5      	beq.n	80015e2 <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 80015f6:	2001      	movs	r0, #1
 80015f8:	e022      	b.n	8001640 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80015fa:	2b50      	cmp	r3, #80	@ 0x50
 80015fc:	d10a      	bne.n	8001614 <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80015fe:	68ca      	ldr	r2, [r1, #12]
 8001600:	6849      	ldr	r1, [r1, #4]
 8001602:	6800      	ldr	r0, [r0, #0]
 8001604:	f7ff fe26 	bl	8001254 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001608:	2150      	movs	r1, #80	@ 0x50
 800160a:	6820      	ldr	r0, [r4, #0]
 800160c:	f7ff fe49 	bl	80012a2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001610:	2000      	movs	r0, #0
      break;
 8001612:	e015      	b.n	8001640 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8001614:	2001      	movs	r0, #1
 8001616:	e013      	b.n	8001640 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8001618:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800161c:	d03a      	beq.n	8001694 <HAL_TIM_ConfigClockSource+0xf2>
 800161e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001622:	d014      	beq.n	800164e <HAL_TIM_ConfigClockSource+0xac>
 8001624:	2b70      	cmp	r3, #112	@ 0x70
 8001626:	d137      	bne.n	8001698 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8001628:	68cb      	ldr	r3, [r1, #12]
 800162a:	684a      	ldr	r2, [r1, #4]
 800162c:	6889      	ldr	r1, [r1, #8]
 800162e:	6800      	ldr	r0, [r0, #0]
 8001630:	f7ff ffaa 	bl	8001588 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001634:	6822      	ldr	r2, [r4, #0]
 8001636:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001638:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800163c:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800163e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001640:	2301      	movs	r3, #1
 8001642:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8001646:	2300      	movs	r3, #0
 8001648:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800164c:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 800164e:	68cb      	ldr	r3, [r1, #12]
 8001650:	684a      	ldr	r2, [r1, #4]
 8001652:	6889      	ldr	r1, [r1, #8]
 8001654:	6800      	ldr	r0, [r0, #0]
 8001656:	f7ff ff97 	bl	8001588 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800165a:	6822      	ldr	r2, [r4, #0]
 800165c:	6893      	ldr	r3, [r2, #8]
 800165e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001662:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001664:	2000      	movs	r0, #0
      break;
 8001666:	e7eb      	b.n	8001640 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001668:	68ca      	ldr	r2, [r1, #12]
 800166a:	6849      	ldr	r1, [r1, #4]
 800166c:	6800      	ldr	r0, [r0, #0]
 800166e:	f7ff fe04 	bl	800127a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001672:	2160      	movs	r1, #96	@ 0x60
 8001674:	6820      	ldr	r0, [r4, #0]
 8001676:	f7ff fe14 	bl	80012a2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800167a:	2000      	movs	r0, #0
      break;
 800167c:	e7e0      	b.n	8001640 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800167e:	68ca      	ldr	r2, [r1, #12]
 8001680:	6849      	ldr	r1, [r1, #4]
 8001682:	6800      	ldr	r0, [r0, #0]
 8001684:	f7ff fde6 	bl	8001254 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001688:	2140      	movs	r1, #64	@ 0x40
 800168a:	6820      	ldr	r0, [r4, #0]
 800168c:	f7ff fe09 	bl	80012a2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001690:	2000      	movs	r0, #0
      break;
 8001692:	e7d5      	b.n	8001640 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8001694:	2000      	movs	r0, #0
 8001696:	e7d3      	b.n	8001640 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8001698:	2001      	movs	r0, #1
 800169a:	e7d1      	b.n	8001640 <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 800169c:	2002      	movs	r0, #2
}
 800169e:	4770      	bx	lr

080016a0 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80016a0:	f001 011f 	and.w	r1, r1, #31
 80016a4:	f04f 0c01 	mov.w	ip, #1
 80016a8:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80016ac:	6a03      	ldr	r3, [r0, #32]
 80016ae:	ea23 030c 	bic.w	r3, r3, ip
 80016b2:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80016b4:	6a03      	ldr	r3, [r0, #32]
 80016b6:	408a      	lsls	r2, r1
 80016b8:	4313      	orrs	r3, r2
 80016ba:	6203      	str	r3, [r0, #32]
}
 80016bc:	4770      	bx	lr
	...

080016c0 <HAL_TIM_PWM_Start>:
{
 80016c0:	b510      	push	{r4, lr}
 80016c2:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80016c4:	4608      	mov	r0, r1
 80016c6:	2900      	cmp	r1, #0
 80016c8:	d142      	bne.n	8001750 <HAL_TIM_PWM_Start+0x90>
 80016ca:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	3b01      	subs	r3, #1
 80016d2:	bf18      	it	ne
 80016d4:	2301      	movne	r3, #1
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d16e      	bne.n	80017b8 <HAL_TIM_PWM_Start+0xf8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80016da:	2800      	cmp	r0, #0
 80016dc:	d151      	bne.n	8001782 <HAL_TIM_PWM_Start+0xc2>
 80016de:	2302      	movs	r3, #2
 80016e0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80016e4:	2201      	movs	r2, #1
 80016e6:	4601      	mov	r1, r0
 80016e8:	6820      	ldr	r0, [r4, #0]
 80016ea:	f7ff ffd9 	bl	80016a0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80016ee:	6823      	ldr	r3, [r4, #0]
 80016f0:	4a33      	ldr	r2, [pc, #204]	@ (80017c0 <HAL_TIM_PWM_Start+0x100>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d003      	beq.n	80016fe <HAL_TIM_PWM_Start+0x3e>
 80016f6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d103      	bne.n	8001706 <HAL_TIM_PWM_Start+0x46>
    __HAL_TIM_MOE_ENABLE(htim);
 80016fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001700:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001704:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001706:	6823      	ldr	r3, [r4, #0]
 8001708:	4a2d      	ldr	r2, [pc, #180]	@ (80017c0 <HAL_TIM_PWM_Start+0x100>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d049      	beq.n	80017a2 <HAL_TIM_PWM_Start+0xe2>
 800170e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001712:	d046      	beq.n	80017a2 <HAL_TIM_PWM_Start+0xe2>
 8001714:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8001718:	4293      	cmp	r3, r2
 800171a:	d042      	beq.n	80017a2 <HAL_TIM_PWM_Start+0xe2>
 800171c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001720:	4293      	cmp	r3, r2
 8001722:	d03e      	beq.n	80017a2 <HAL_TIM_PWM_Start+0xe2>
 8001724:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001728:	4293      	cmp	r3, r2
 800172a:	d03a      	beq.n	80017a2 <HAL_TIM_PWM_Start+0xe2>
 800172c:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001730:	4293      	cmp	r3, r2
 8001732:	d036      	beq.n	80017a2 <HAL_TIM_PWM_Start+0xe2>
 8001734:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8001738:	4293      	cmp	r3, r2
 800173a:	d032      	beq.n	80017a2 <HAL_TIM_PWM_Start+0xe2>
 800173c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8001740:	4293      	cmp	r3, r2
 8001742:	d02e      	beq.n	80017a2 <HAL_TIM_PWM_Start+0xe2>
    __HAL_TIM_ENABLE(htim);
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	f042 0201 	orr.w	r2, r2, #1
 800174a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800174c:	2000      	movs	r0, #0
 800174e:	e032      	b.n	80017b6 <HAL_TIM_PWM_Start+0xf6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001750:	2904      	cmp	r1, #4
 8001752:	d008      	beq.n	8001766 <HAL_TIM_PWM_Start+0xa6>
 8001754:	2908      	cmp	r1, #8
 8001756:	d00d      	beq.n	8001774 <HAL_TIM_PWM_Start+0xb4>
 8001758:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800175c:	b2db      	uxtb	r3, r3
 800175e:	3b01      	subs	r3, #1
 8001760:	bf18      	it	ne
 8001762:	2301      	movne	r3, #1
 8001764:	e7b7      	b.n	80016d6 <HAL_TIM_PWM_Start+0x16>
 8001766:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800176a:	b2db      	uxtb	r3, r3
 800176c:	3b01      	subs	r3, #1
 800176e:	bf18      	it	ne
 8001770:	2301      	movne	r3, #1
 8001772:	e7b0      	b.n	80016d6 <HAL_TIM_PWM_Start+0x16>
 8001774:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8001778:	b2db      	uxtb	r3, r3
 800177a:	3b01      	subs	r3, #1
 800177c:	bf18      	it	ne
 800177e:	2301      	movne	r3, #1
 8001780:	e7a9      	b.n	80016d6 <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001782:	2804      	cmp	r0, #4
 8001784:	d005      	beq.n	8001792 <HAL_TIM_PWM_Start+0xd2>
 8001786:	2808      	cmp	r0, #8
 8001788:	d007      	beq.n	800179a <HAL_TIM_PWM_Start+0xda>
 800178a:	2302      	movs	r3, #2
 800178c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8001790:	e7a8      	b.n	80016e4 <HAL_TIM_PWM_Start+0x24>
 8001792:	2302      	movs	r3, #2
 8001794:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001798:	e7a4      	b.n	80016e4 <HAL_TIM_PWM_Start+0x24>
 800179a:	2302      	movs	r3, #2
 800179c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80017a0:	e7a0      	b.n	80016e4 <HAL_TIM_PWM_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80017a2:	689a      	ldr	r2, [r3, #8]
 80017a4:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80017a8:	2a06      	cmp	r2, #6
 80017aa:	d007      	beq.n	80017bc <HAL_TIM_PWM_Start+0xfc>
      __HAL_TIM_ENABLE(htim);
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	f042 0201 	orr.w	r2, r2, #1
 80017b2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80017b4:	2000      	movs	r0, #0
}
 80017b6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80017b8:	2001      	movs	r0, #1
 80017ba:	e7fc      	b.n	80017b6 <HAL_TIM_PWM_Start+0xf6>
  return HAL_OK;
 80017bc:	2000      	movs	r0, #0
 80017be:	e7fa      	b.n	80017b6 <HAL_TIM_PWM_Start+0xf6>
 80017c0:	40010000 	.word	0x40010000

080017c4 <HAL_TIM_PWM_Stop>:
{
 80017c4:	b538      	push	{r3, r4, r5, lr}
 80017c6:	4604      	mov	r4, r0
 80017c8:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80017ca:	2200      	movs	r2, #0
 80017cc:	6800      	ldr	r0, [r0, #0]
 80017ce:	f7ff ff67 	bl	80016a0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80017d2:	6823      	ldr	r3, [r4, #0]
 80017d4:	4a1d      	ldr	r2, [pc, #116]	@ (800184c <HAL_TIM_PWM_Stop+0x88>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d018      	beq.n	800180c <HAL_TIM_PWM_Stop+0x48>
 80017da:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80017de:	4293      	cmp	r3, r2
 80017e0:	d014      	beq.n	800180c <HAL_TIM_PWM_Stop+0x48>
  __HAL_TIM_DISABLE(htim);
 80017e2:	6823      	ldr	r3, [r4, #0]
 80017e4:	6a19      	ldr	r1, [r3, #32]
 80017e6:	f241 1211 	movw	r2, #4369	@ 0x1111
 80017ea:	4211      	tst	r1, r2
 80017ec:	d108      	bne.n	8001800 <HAL_TIM_PWM_Stop+0x3c>
 80017ee:	6a19      	ldr	r1, [r3, #32]
 80017f0:	f240 4244 	movw	r2, #1092	@ 0x444
 80017f4:	4211      	tst	r1, r2
 80017f6:	d103      	bne.n	8001800 <HAL_TIM_PWM_Stop+0x3c>
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	f022 0201 	bic.w	r2, r2, #1
 80017fe:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001800:	b99d      	cbnz	r5, 800182a <HAL_TIM_PWM_Stop+0x66>
 8001802:	2301      	movs	r3, #1
 8001804:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 8001808:	2000      	movs	r0, #0
 800180a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 800180c:	6a19      	ldr	r1, [r3, #32]
 800180e:	f241 1211 	movw	r2, #4369	@ 0x1111
 8001812:	4211      	tst	r1, r2
 8001814:	d1e5      	bne.n	80017e2 <HAL_TIM_PWM_Stop+0x1e>
 8001816:	6a19      	ldr	r1, [r3, #32]
 8001818:	f240 4244 	movw	r2, #1092	@ 0x444
 800181c:	4211      	tst	r1, r2
 800181e:	d1e0      	bne.n	80017e2 <HAL_TIM_PWM_Stop+0x1e>
 8001820:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001822:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001826:	645a      	str	r2, [r3, #68]	@ 0x44
 8001828:	e7db      	b.n	80017e2 <HAL_TIM_PWM_Stop+0x1e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800182a:	2d04      	cmp	r5, #4
 800182c:	d005      	beq.n	800183a <HAL_TIM_PWM_Stop+0x76>
 800182e:	2d08      	cmp	r5, #8
 8001830:	d007      	beq.n	8001842 <HAL_TIM_PWM_Stop+0x7e>
 8001832:	2301      	movs	r3, #1
 8001834:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8001838:	e7e6      	b.n	8001808 <HAL_TIM_PWM_Stop+0x44>
 800183a:	2301      	movs	r3, #1
 800183c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001840:	e7e2      	b.n	8001808 <HAL_TIM_PWM_Stop+0x44>
 8001842:	2301      	movs	r3, #1
 8001844:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001848:	e7de      	b.n	8001808 <HAL_TIM_PWM_Stop+0x44>
 800184a:	bf00      	nop
 800184c:	40010000 	.word	0x40010000

08001850 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001850:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001854:	2a01      	cmp	r2, #1
 8001856:	d03d      	beq.n	80018d4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8001858:	b410      	push	{r4}
 800185a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800185c:	2201      	movs	r2, #1
 800185e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001862:	2202      	movs	r2, #2
 8001864:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001868:	6802      	ldr	r2, [r0, #0]
 800186a:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800186c:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800186e:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001872:	6808      	ldr	r0, [r1, #0]
 8001874:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001878:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4816      	ldr	r0, [pc, #88]	@ (80018d8 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 800187e:	4282      	cmp	r2, r0
 8001880:	d01a      	beq.n	80018b8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001882:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8001886:	d017      	beq.n	80018b8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001888:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 800188c:	4282      	cmp	r2, r0
 800188e:	d013      	beq.n	80018b8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001890:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8001894:	4282      	cmp	r2, r0
 8001896:	d00f      	beq.n	80018b8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001898:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800189c:	4282      	cmp	r2, r0
 800189e:	d00b      	beq.n	80018b8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80018a0:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 80018a4:	4282      	cmp	r2, r0
 80018a6:	d007      	beq.n	80018b8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80018a8:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 80018ac:	4282      	cmp	r2, r0
 80018ae:	d003      	beq.n	80018b8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80018b0:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 80018b4:	4282      	cmp	r2, r0
 80018b6:	d104      	bne.n	80018c2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80018b8:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80018bc:	6849      	ldr	r1, [r1, #4]
 80018be:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80018c0:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80018c2:	2201      	movs	r2, #1
 80018c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80018c8:	2000      	movs	r0, #0
 80018ca:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80018ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80018d2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80018d4:	2002      	movs	r0, #2
}
 80018d6:	4770      	bx	lr
 80018d8:	40010000 	.word	0x40010000

080018dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80018dc:	b510      	push	{r4, lr}
 80018de:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80018e0:	6802      	ldr	r2, [r0, #0]
 80018e2:	6913      	ldr	r3, [r2, #16]
 80018e4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018e8:	68c1      	ldr	r1, [r0, #12]
 80018ea:	430b      	orrs	r3, r1
 80018ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80018ee:	6883      	ldr	r3, [r0, #8]
 80018f0:	6902      	ldr	r2, [r0, #16]
 80018f2:	431a      	orrs	r2, r3
 80018f4:	6943      	ldr	r3, [r0, #20]
 80018f6:	431a      	orrs	r2, r3
 80018f8:	69c3      	ldr	r3, [r0, #28]
 80018fa:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80018fc:	6801      	ldr	r1, [r0, #0]
 80018fe:	68cb      	ldr	r3, [r1, #12]
 8001900:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8001904:	f023 030c 	bic.w	r3, r3, #12
 8001908:	4313      	orrs	r3, r2
 800190a:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800190c:	6802      	ldr	r2, [r0, #0]
 800190e:	6953      	ldr	r3, [r2, #20]
 8001910:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001914:	6981      	ldr	r1, [r0, #24]
 8001916:	430b      	orrs	r3, r1
 8001918:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800191a:	6803      	ldr	r3, [r0, #0]
 800191c:	4a31      	ldr	r2, [pc, #196]	@ (80019e4 <UART_SetConfig+0x108>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d006      	beq.n	8001930 <UART_SetConfig+0x54>
 8001922:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001926:	4293      	cmp	r3, r2
 8001928:	d002      	beq.n	8001930 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800192a:	f7ff f8f1 	bl	8000b10 <HAL_RCC_GetPCLK1Freq>
 800192e:	e001      	b.n	8001934 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8001930:	f7ff f8fe 	bl	8000b30 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001934:	69e3      	ldr	r3, [r4, #28]
 8001936:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800193a:	d029      	beq.n	8001990 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800193c:	2100      	movs	r1, #0
 800193e:	1803      	adds	r3, r0, r0
 8001940:	4149      	adcs	r1, r1
 8001942:	181b      	adds	r3, r3, r0
 8001944:	f141 0100 	adc.w	r1, r1, #0
 8001948:	00c9      	lsls	r1, r1, #3
 800194a:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	1818      	adds	r0, r3, r0
 8001952:	6863      	ldr	r3, [r4, #4]
 8001954:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8001958:	ea4f 7393 	mov.w	r3, r3, lsr #30
 800195c:	f141 0100 	adc.w	r1, r1, #0
 8001960:	f7fe fc30 	bl	80001c4 <__aeabi_uldivmod>
 8001964:	4a20      	ldr	r2, [pc, #128]	@ (80019e8 <UART_SetConfig+0x10c>)
 8001966:	fba2 3100 	umull	r3, r1, r2, r0
 800196a:	0949      	lsrs	r1, r1, #5
 800196c:	2364      	movs	r3, #100	@ 0x64
 800196e:	fb03 0311 	mls	r3, r3, r1, r0
 8001972:	011b      	lsls	r3, r3, #4
 8001974:	3332      	adds	r3, #50	@ 0x32
 8001976:	fba2 2303 	umull	r2, r3, r2, r3
 800197a:	095b      	lsrs	r3, r3, #5
 800197c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001980:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001984:	f003 030f 	and.w	r3, r3, #15
 8001988:	6821      	ldr	r1, [r4, #0]
 800198a:	4413      	add	r3, r2
 800198c:	608b      	str	r3, [r1, #8]
  }
}
 800198e:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001990:	2300      	movs	r3, #0
 8001992:	1802      	adds	r2, r0, r0
 8001994:	eb43 0103 	adc.w	r1, r3, r3
 8001998:	1812      	adds	r2, r2, r0
 800199a:	f141 0100 	adc.w	r1, r1, #0
 800199e:	00c9      	lsls	r1, r1, #3
 80019a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019a4:	00d2      	lsls	r2, r2, #3
 80019a6:	1810      	adds	r0, r2, r0
 80019a8:	f141 0100 	adc.w	r1, r1, #0
 80019ac:	6862      	ldr	r2, [r4, #4]
 80019ae:	1892      	adds	r2, r2, r2
 80019b0:	415b      	adcs	r3, r3
 80019b2:	f7fe fc07 	bl	80001c4 <__aeabi_uldivmod>
 80019b6:	4a0c      	ldr	r2, [pc, #48]	@ (80019e8 <UART_SetConfig+0x10c>)
 80019b8:	fba2 3100 	umull	r3, r1, r2, r0
 80019bc:	0949      	lsrs	r1, r1, #5
 80019be:	2364      	movs	r3, #100	@ 0x64
 80019c0:	fb03 0311 	mls	r3, r3, r1, r0
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	3332      	adds	r3, #50	@ 0x32
 80019c8:	fba2 2303 	umull	r2, r3, r2, r3
 80019cc:	095b      	lsrs	r3, r3, #5
 80019ce:	005a      	lsls	r2, r3, #1
 80019d0:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 80019d4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80019d8:	f003 0307 	and.w	r3, r3, #7
 80019dc:	6821      	ldr	r1, [r4, #0]
 80019de:	4413      	add	r3, r2
 80019e0:	608b      	str	r3, [r1, #8]
 80019e2:	e7d4      	b.n	800198e <UART_SetConfig+0xb2>
 80019e4:	40011000 	.word	0x40011000
 80019e8:	51eb851f 	.word	0x51eb851f

080019ec <HAL_UART_Init>:
  if (huart == NULL)
 80019ec:	b360      	cbz	r0, 8001a48 <HAL_UART_Init+0x5c>
{
 80019ee:	b510      	push	{r4, lr}
 80019f0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80019f2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80019f6:	b313      	cbz	r3, 8001a3e <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 80019f8:	2324      	movs	r3, #36	@ 0x24
 80019fa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80019fe:	6822      	ldr	r2, [r4, #0]
 8001a00:	68d3      	ldr	r3, [r2, #12]
 8001a02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001a06:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001a08:	4620      	mov	r0, r4
 8001a0a:	f7ff ff67 	bl	80018dc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a0e:	6822      	ldr	r2, [r4, #0]
 8001a10:	6913      	ldr	r3, [r2, #16]
 8001a12:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8001a16:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a18:	6822      	ldr	r2, [r4, #0]
 8001a1a:	6953      	ldr	r3, [r2, #20]
 8001a1c:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8001a20:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8001a22:	6822      	ldr	r2, [r4, #0]
 8001a24:	68d3      	ldr	r3, [r2, #12]
 8001a26:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a2a:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a2c:	2000      	movs	r0, #0
 8001a2e:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001a30:	2320      	movs	r3, #32
 8001a32:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001a36:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001a3a:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8001a3c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001a3e:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8001a42:	f7fe ff77 	bl	8000934 <HAL_UART_MspInit>
 8001a46:	e7d7      	b.n	80019f8 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8001a48:	2001      	movs	r0, #1
}
 8001a4a:	4770      	bx	lr

08001a4c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a4c:	e7fe      	b.n	8001a4c <NMI_Handler>

08001a4e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a4e:	e7fe      	b.n	8001a4e <HardFault_Handler>

08001a50 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a50:	e7fe      	b.n	8001a50 <MemManage_Handler>

08001a52 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a52:	e7fe      	b.n	8001a52 <BusFault_Handler>

08001a54 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a54:	e7fe      	b.n	8001a54 <UsageFault_Handler>

08001a56 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a56:	4770      	bx	lr

08001a58 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a58:	4770      	bx	lr

08001a5a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a5a:	4770      	bx	lr

08001a5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a5c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a5e:	f7fe fd8f 	bl	8000580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a62:	bd08      	pop	{r3, pc}

08001a64 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a64:	4a03      	ldr	r2, [pc, #12]	@ (8001a74 <SystemInit+0x10>)
 8001a66:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001a6a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a6e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a72:	4770      	bx	lr
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ab0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a7c:	f7ff fff2 	bl	8001a64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a80:	480c      	ldr	r0, [pc, #48]	@ (8001ab4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a82:	490d      	ldr	r1, [pc, #52]	@ (8001ab8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a84:	4a0d      	ldr	r2, [pc, #52]	@ (8001abc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a88:	e002      	b.n	8001a90 <LoopCopyDataInit>

08001a8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a8e:	3304      	adds	r3, #4

08001a90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a94:	d3f9      	bcc.n	8001a8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a96:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a98:	4c0a      	ldr	r4, [pc, #40]	@ (8001ac4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a9c:	e001      	b.n	8001aa2 <LoopFillZerobss>

08001a9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aa0:	3204      	adds	r2, #4

08001aa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aa4:	d3fb      	bcc.n	8001a9e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001aa6:	f000 f819 	bl	8001adc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aaa:	f7fe fcf1 	bl	8000490 <main>
  bx  lr    
 8001aae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ab0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ab4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001abc:	08001e20 	.word	0x08001e20
  ldr r2, =_sbss
 8001ac0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001ac4:	200000bc 	.word	0x200000bc

08001ac8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ac8:	e7fe      	b.n	8001ac8 <ADC_IRQHandler>

08001aca <memset>:
 8001aca:	4402      	add	r2, r0
 8001acc:	4603      	mov	r3, r0
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d100      	bne.n	8001ad4 <memset+0xa>
 8001ad2:	4770      	bx	lr
 8001ad4:	f803 1b01 	strb.w	r1, [r3], #1
 8001ad8:	e7f9      	b.n	8001ace <memset+0x4>
	...

08001adc <__libc_init_array>:
 8001adc:	b570      	push	{r4, r5, r6, lr}
 8001ade:	4d0d      	ldr	r5, [pc, #52]	@ (8001b14 <__libc_init_array+0x38>)
 8001ae0:	4c0d      	ldr	r4, [pc, #52]	@ (8001b18 <__libc_init_array+0x3c>)
 8001ae2:	1b64      	subs	r4, r4, r5
 8001ae4:	10a4      	asrs	r4, r4, #2
 8001ae6:	2600      	movs	r6, #0
 8001ae8:	42a6      	cmp	r6, r4
 8001aea:	d109      	bne.n	8001b00 <__libc_init_array+0x24>
 8001aec:	4d0b      	ldr	r5, [pc, #44]	@ (8001b1c <__libc_init_array+0x40>)
 8001aee:	4c0c      	ldr	r4, [pc, #48]	@ (8001b20 <__libc_init_array+0x44>)
 8001af0:	f000 f976 	bl	8001de0 <_init>
 8001af4:	1b64      	subs	r4, r4, r5
 8001af6:	10a4      	asrs	r4, r4, #2
 8001af8:	2600      	movs	r6, #0
 8001afa:	42a6      	cmp	r6, r4
 8001afc:	d105      	bne.n	8001b0a <__libc_init_array+0x2e>
 8001afe:	bd70      	pop	{r4, r5, r6, pc}
 8001b00:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b04:	4798      	blx	r3
 8001b06:	3601      	adds	r6, #1
 8001b08:	e7ee      	b.n	8001ae8 <__libc_init_array+0xc>
 8001b0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b0e:	4798      	blx	r3
 8001b10:	3601      	adds	r6, #1
 8001b12:	e7f2      	b.n	8001afa <__libc_init_array+0x1e>
 8001b14:	08001e18 	.word	0x08001e18
 8001b18:	08001e18 	.word	0x08001e18
 8001b1c:	08001e18 	.word	0x08001e18
 8001b20:	08001e1c 	.word	0x08001e1c

08001b24 <__udivmoddi4>:
 8001b24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b28:	9d08      	ldr	r5, [sp, #32]
 8001b2a:	460e      	mov	r6, r1
 8001b2c:	4604      	mov	r4, r0
 8001b2e:	460f      	mov	r7, r1
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d14a      	bne.n	8001bca <__udivmoddi4+0xa6>
 8001b34:	4694      	mov	ip, r2
 8001b36:	458c      	cmp	ip, r1
 8001b38:	fab2 f282 	clz	r2, r2
 8001b3c:	d960      	bls.n	8001c00 <__udivmoddi4+0xdc>
 8001b3e:	b142      	cbz	r2, 8001b52 <__udivmoddi4+0x2e>
 8001b40:	f1c2 0320 	rsb	r3, r2, #32
 8001b44:	4097      	lsls	r7, r2
 8001b46:	fa20 f303 	lsr.w	r3, r0, r3
 8001b4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8001b4e:	431f      	orrs	r7, r3
 8001b50:	4094      	lsls	r4, r2
 8001b52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001b56:	fa1f f68c 	uxth.w	r6, ip
 8001b5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8001b5e:	0c23      	lsrs	r3, r4, #16
 8001b60:	fb0e 7711 	mls	r7, lr, r1, r7
 8001b64:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8001b68:	fb01 f006 	mul.w	r0, r1, r6
 8001b6c:	4298      	cmp	r0, r3
 8001b6e:	d90a      	bls.n	8001b86 <__udivmoddi4+0x62>
 8001b70:	eb1c 0303 	adds.w	r3, ip, r3
 8001b74:	f101 37ff 	add.w	r7, r1, #4294967295
 8001b78:	f080 8115 	bcs.w	8001da6 <__udivmoddi4+0x282>
 8001b7c:	4298      	cmp	r0, r3
 8001b7e:	f240 8112 	bls.w	8001da6 <__udivmoddi4+0x282>
 8001b82:	3902      	subs	r1, #2
 8001b84:	4463      	add	r3, ip
 8001b86:	1a1b      	subs	r3, r3, r0
 8001b88:	b2a4      	uxth	r4, r4
 8001b8a:	fbb3 f0fe 	udiv	r0, r3, lr
 8001b8e:	fb0e 3310 	mls	r3, lr, r0, r3
 8001b92:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001b96:	fb00 f606 	mul.w	r6, r0, r6
 8001b9a:	42a6      	cmp	r6, r4
 8001b9c:	d90a      	bls.n	8001bb4 <__udivmoddi4+0x90>
 8001b9e:	eb1c 0404 	adds.w	r4, ip, r4
 8001ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8001ba6:	f080 8100 	bcs.w	8001daa <__udivmoddi4+0x286>
 8001baa:	42a6      	cmp	r6, r4
 8001bac:	f240 80fd 	bls.w	8001daa <__udivmoddi4+0x286>
 8001bb0:	4464      	add	r4, ip
 8001bb2:	3802      	subs	r0, #2
 8001bb4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001bb8:	1ba4      	subs	r4, r4, r6
 8001bba:	2100      	movs	r1, #0
 8001bbc:	b11d      	cbz	r5, 8001bc6 <__udivmoddi4+0xa2>
 8001bbe:	40d4      	lsrs	r4, r2
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	e9c5 4300 	strd	r4, r3, [r5]
 8001bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bca:	428b      	cmp	r3, r1
 8001bcc:	d905      	bls.n	8001bda <__udivmoddi4+0xb6>
 8001bce:	b10d      	cbz	r5, 8001bd4 <__udivmoddi4+0xb0>
 8001bd0:	e9c5 0100 	strd	r0, r1, [r5]
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	4608      	mov	r0, r1
 8001bd8:	e7f5      	b.n	8001bc6 <__udivmoddi4+0xa2>
 8001bda:	fab3 f183 	clz	r1, r3
 8001bde:	2900      	cmp	r1, #0
 8001be0:	d146      	bne.n	8001c70 <__udivmoddi4+0x14c>
 8001be2:	42b3      	cmp	r3, r6
 8001be4:	d302      	bcc.n	8001bec <__udivmoddi4+0xc8>
 8001be6:	4282      	cmp	r2, r0
 8001be8:	f200 80f5 	bhi.w	8001dd6 <__udivmoddi4+0x2b2>
 8001bec:	1a84      	subs	r4, r0, r2
 8001bee:	eb66 0203 	sbc.w	r2, r6, r3
 8001bf2:	2001      	movs	r0, #1
 8001bf4:	4617      	mov	r7, r2
 8001bf6:	2d00      	cmp	r5, #0
 8001bf8:	d0e5      	beq.n	8001bc6 <__udivmoddi4+0xa2>
 8001bfa:	e9c5 4700 	strd	r4, r7, [r5]
 8001bfe:	e7e2      	b.n	8001bc6 <__udivmoddi4+0xa2>
 8001c00:	2a00      	cmp	r2, #0
 8001c02:	f040 8093 	bne.w	8001d2c <__udivmoddi4+0x208>
 8001c06:	eba1 030c 	sub.w	r3, r1, ip
 8001c0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001c0e:	fa1f fe8c 	uxth.w	lr, ip
 8001c12:	2101      	movs	r1, #1
 8001c14:	fbb3 f6f7 	udiv	r6, r3, r7
 8001c18:	fb07 3016 	mls	r0, r7, r6, r3
 8001c1c:	0c23      	lsrs	r3, r4, #16
 8001c1e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8001c22:	fb0e f006 	mul.w	r0, lr, r6
 8001c26:	4298      	cmp	r0, r3
 8001c28:	d908      	bls.n	8001c3c <__udivmoddi4+0x118>
 8001c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8001c2e:	f106 38ff 	add.w	r8, r6, #4294967295
 8001c32:	d202      	bcs.n	8001c3a <__udivmoddi4+0x116>
 8001c34:	4298      	cmp	r0, r3
 8001c36:	f200 80d0 	bhi.w	8001dda <__udivmoddi4+0x2b6>
 8001c3a:	4646      	mov	r6, r8
 8001c3c:	1a1b      	subs	r3, r3, r0
 8001c3e:	b2a4      	uxth	r4, r4
 8001c40:	fbb3 f0f7 	udiv	r0, r3, r7
 8001c44:	fb07 3310 	mls	r3, r7, r0, r3
 8001c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001c4c:	fb0e fe00 	mul.w	lr, lr, r0
 8001c50:	45a6      	cmp	lr, r4
 8001c52:	d908      	bls.n	8001c66 <__udivmoddi4+0x142>
 8001c54:	eb1c 0404 	adds.w	r4, ip, r4
 8001c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8001c5c:	d202      	bcs.n	8001c64 <__udivmoddi4+0x140>
 8001c5e:	45a6      	cmp	lr, r4
 8001c60:	f200 80b6 	bhi.w	8001dd0 <__udivmoddi4+0x2ac>
 8001c64:	4618      	mov	r0, r3
 8001c66:	eba4 040e 	sub.w	r4, r4, lr
 8001c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001c6e:	e7a5      	b.n	8001bbc <__udivmoddi4+0x98>
 8001c70:	f1c1 0720 	rsb	r7, r1, #32
 8001c74:	408b      	lsls	r3, r1
 8001c76:	fa22 fc07 	lsr.w	ip, r2, r7
 8001c7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8001c7e:	fa06 fe01 	lsl.w	lr, r6, r1
 8001c82:	fa20 f407 	lsr.w	r4, r0, r7
 8001c86:	fa26 f307 	lsr.w	r3, r6, r7
 8001c8a:	ea44 040e 	orr.w	r4, r4, lr
 8001c8e:	fa00 f801 	lsl.w	r8, r0, r1
 8001c92:	ea4f 401c 	mov.w	r0, ip, lsr #16
 8001c96:	ea4f 4914 	mov.w	r9, r4, lsr #16
 8001c9a:	fbb3 fef0 	udiv	lr, r3, r0
 8001c9e:	fa1f f68c 	uxth.w	r6, ip
 8001ca2:	fb00 331e 	mls	r3, r0, lr, r3
 8001ca6:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8001caa:	fb0e f906 	mul.w	r9, lr, r6
 8001cae:	4599      	cmp	r9, r3
 8001cb0:	fa02 f201 	lsl.w	r2, r2, r1
 8001cb4:	d90b      	bls.n	8001cce <__udivmoddi4+0x1aa>
 8001cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8001cba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8001cbe:	f080 8085 	bcs.w	8001dcc <__udivmoddi4+0x2a8>
 8001cc2:	4599      	cmp	r9, r3
 8001cc4:	f240 8082 	bls.w	8001dcc <__udivmoddi4+0x2a8>
 8001cc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8001ccc:	4463      	add	r3, ip
 8001cce:	eba3 0909 	sub.w	r9, r3, r9
 8001cd2:	b2a4      	uxth	r4, r4
 8001cd4:	fbb9 f3f0 	udiv	r3, r9, r0
 8001cd8:	fb00 9913 	mls	r9, r0, r3, r9
 8001cdc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 8001ce0:	fb03 f606 	mul.w	r6, r3, r6
 8001ce4:	42a6      	cmp	r6, r4
 8001ce6:	d908      	bls.n	8001cfa <__udivmoddi4+0x1d6>
 8001ce8:	eb1c 0404 	adds.w	r4, ip, r4
 8001cec:	f103 30ff 	add.w	r0, r3, #4294967295
 8001cf0:	d268      	bcs.n	8001dc4 <__udivmoddi4+0x2a0>
 8001cf2:	42a6      	cmp	r6, r4
 8001cf4:	d966      	bls.n	8001dc4 <__udivmoddi4+0x2a0>
 8001cf6:	3b02      	subs	r3, #2
 8001cf8:	4464      	add	r4, ip
 8001cfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001cfe:	1ba4      	subs	r4, r4, r6
 8001d00:	fba0 e602 	umull	lr, r6, r0, r2
 8001d04:	42b4      	cmp	r4, r6
 8001d06:	4673      	mov	r3, lr
 8001d08:	46b1      	mov	r9, r6
 8001d0a:	d352      	bcc.n	8001db2 <__udivmoddi4+0x28e>
 8001d0c:	d04f      	beq.n	8001dae <__udivmoddi4+0x28a>
 8001d0e:	b15d      	cbz	r5, 8001d28 <__udivmoddi4+0x204>
 8001d10:	ebb8 0203 	subs.w	r2, r8, r3
 8001d14:	eb64 0409 	sbc.w	r4, r4, r9
 8001d18:	fa04 f707 	lsl.w	r7, r4, r7
 8001d1c:	fa22 f301 	lsr.w	r3, r2, r1
 8001d20:	431f      	orrs	r7, r3
 8001d22:	40cc      	lsrs	r4, r1
 8001d24:	e9c5 7400 	strd	r7, r4, [r5]
 8001d28:	2100      	movs	r1, #0
 8001d2a:	e74c      	b.n	8001bc6 <__udivmoddi4+0xa2>
 8001d2c:	f1c2 0120 	rsb	r1, r2, #32
 8001d30:	fa20 f301 	lsr.w	r3, r0, r1
 8001d34:	fa0c fc02 	lsl.w	ip, ip, r2
 8001d38:	fa26 f101 	lsr.w	r1, r6, r1
 8001d3c:	4096      	lsls	r6, r2
 8001d3e:	4333      	orrs	r3, r6
 8001d40:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001d44:	fa1f fe8c 	uxth.w	lr, ip
 8001d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8001d4c:	fb07 1610 	mls	r6, r7, r0, r1
 8001d50:	0c19      	lsrs	r1, r3, #16
 8001d52:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 8001d56:	fb00 f60e 	mul.w	r6, r0, lr
 8001d5a:	428e      	cmp	r6, r1
 8001d5c:	fa04 f402 	lsl.w	r4, r4, r2
 8001d60:	d908      	bls.n	8001d74 <__udivmoddi4+0x250>
 8001d62:	eb1c 0101 	adds.w	r1, ip, r1
 8001d66:	f100 38ff 	add.w	r8, r0, #4294967295
 8001d6a:	d22d      	bcs.n	8001dc8 <__udivmoddi4+0x2a4>
 8001d6c:	428e      	cmp	r6, r1
 8001d6e:	d92b      	bls.n	8001dc8 <__udivmoddi4+0x2a4>
 8001d70:	3802      	subs	r0, #2
 8001d72:	4461      	add	r1, ip
 8001d74:	1b89      	subs	r1, r1, r6
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	fbb1 f6f7 	udiv	r6, r1, r7
 8001d7c:	fb07 1116 	mls	r1, r7, r6, r1
 8001d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001d84:	fb06 f10e 	mul.w	r1, r6, lr
 8001d88:	4299      	cmp	r1, r3
 8001d8a:	d908      	bls.n	8001d9e <__udivmoddi4+0x27a>
 8001d8c:	eb1c 0303 	adds.w	r3, ip, r3
 8001d90:	f106 38ff 	add.w	r8, r6, #4294967295
 8001d94:	d214      	bcs.n	8001dc0 <__udivmoddi4+0x29c>
 8001d96:	4299      	cmp	r1, r3
 8001d98:	d912      	bls.n	8001dc0 <__udivmoddi4+0x29c>
 8001d9a:	3e02      	subs	r6, #2
 8001d9c:	4463      	add	r3, ip
 8001d9e:	1a5b      	subs	r3, r3, r1
 8001da0:	ea46 4100 	orr.w	r1, r6, r0, lsl #16
 8001da4:	e736      	b.n	8001c14 <__udivmoddi4+0xf0>
 8001da6:	4639      	mov	r1, r7
 8001da8:	e6ed      	b.n	8001b86 <__udivmoddi4+0x62>
 8001daa:	4618      	mov	r0, r3
 8001dac:	e702      	b.n	8001bb4 <__udivmoddi4+0x90>
 8001dae:	45f0      	cmp	r8, lr
 8001db0:	d2ad      	bcs.n	8001d0e <__udivmoddi4+0x1ea>
 8001db2:	ebbe 0302 	subs.w	r3, lr, r2
 8001db6:	eb66 060c 	sbc.w	r6, r6, ip
 8001dba:	3801      	subs	r0, #1
 8001dbc:	46b1      	mov	r9, r6
 8001dbe:	e7a6      	b.n	8001d0e <__udivmoddi4+0x1ea>
 8001dc0:	4646      	mov	r6, r8
 8001dc2:	e7ec      	b.n	8001d9e <__udivmoddi4+0x27a>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	e798      	b.n	8001cfa <__udivmoddi4+0x1d6>
 8001dc8:	4640      	mov	r0, r8
 8001dca:	e7d3      	b.n	8001d74 <__udivmoddi4+0x250>
 8001dcc:	46d6      	mov	lr, sl
 8001dce:	e77e      	b.n	8001cce <__udivmoddi4+0x1aa>
 8001dd0:	4464      	add	r4, ip
 8001dd2:	3802      	subs	r0, #2
 8001dd4:	e747      	b.n	8001c66 <__udivmoddi4+0x142>
 8001dd6:	4608      	mov	r0, r1
 8001dd8:	e70d      	b.n	8001bf6 <__udivmoddi4+0xd2>
 8001dda:	3e02      	subs	r6, #2
 8001ddc:	4463      	add	r3, ip
 8001dde:	e72d      	b.n	8001c3c <__udivmoddi4+0x118>

08001de0 <_init>:
 8001de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001de2:	bf00      	nop
 8001de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001de6:	bc08      	pop	{r3}
 8001de8:	469e      	mov	lr, r3
 8001dea:	4770      	bx	lr

08001dec <_fini>:
 8001dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dee:	bf00      	nop
 8001df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001df2:	bc08      	pop	{r3}
 8001df4:	469e      	mov	lr, r3
 8001df6:	4770      	bx	lr
