// Seed: 1826291054
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout tri id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_3 = 32'd32
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_5,
      id_9,
      id_11,
      id_10,
      id_11,
      id_11,
      id_11,
      id_11,
      id_8,
      id_5
  );
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output logic [7:0] id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire _id_2;
  output wire id_1;
  genvar id_13;
  wire [-1 : 1] id_14 = id_3;
  wire id_15;
  logic id_16;
  wire [-1 'b0 : 1] id_17 = id_10;
  assign id_7[1] = id_5;
  wire [id_2 : id_3] id_18 = id_15;
endmodule
