============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 15:25:58 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net u_image_process/figuredata[19]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net u_image_process/figuredata[18]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net u_image_process/figuredata[17]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net u_image_process/figuredata[16]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net u_image_process/figuredata[15]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net u_image_process/figuredata[14]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net u_image_process/figuredata[13]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net u_image_process/figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5712 instances
RUN-0007 : 2266 luts, 1999 seqs, 836 mslices, 437 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 6861 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4691 nets have 2 pins
RUN-1001 : 1393 nets have [3 - 5] pins
RUN-1001 : 608 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1296     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |     495     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    59   |  35   |    101     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 194
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5710 instances, 2266 luts, 1999 seqs, 1273 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1600 pins
PHY-0007 : Cell area utilization is 24%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26918, tnet num: 6859, tinst num: 5710, tnode num: 33397, tedge num: 44600.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.109254s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (100.0%)

RUN-1004 : used memory is 259 MB, reserved memory is 237 MB, peak memory is 259 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.237916s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.68901e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5710.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.1416e+06, overlap = 42.75
PHY-3002 : Step(2): len = 970390, overlap = 52.6875
PHY-3002 : Step(3): len = 585938, overlap = 48.9688
PHY-3002 : Step(4): len = 541698, overlap = 75.0625
PHY-3002 : Step(5): len = 416992, overlap = 100.625
PHY-3002 : Step(6): len = 381329, overlap = 108.781
PHY-3002 : Step(7): len = 338935, overlap = 144.375
PHY-3002 : Step(8): len = 314626, overlap = 144.375
PHY-3002 : Step(9): len = 274098, overlap = 181.188
PHY-3002 : Step(10): len = 249632, overlap = 184.875
PHY-3002 : Step(11): len = 233072, overlap = 196.031
PHY-3002 : Step(12): len = 220884, overlap = 220.094
PHY-3002 : Step(13): len = 199694, overlap = 238.844
PHY-3002 : Step(14): len = 188348, overlap = 251.031
PHY-3002 : Step(15): len = 180763, overlap = 260.469
PHY-3002 : Step(16): len = 170499, overlap = 274.219
PHY-3002 : Step(17): len = 160555, overlap = 277.531
PHY-3002 : Step(18): len = 154899, overlap = 279.969
PHY-3002 : Step(19): len = 143789, overlap = 288.344
PHY-3002 : Step(20): len = 139732, overlap = 292.625
PHY-3002 : Step(21): len = 137215, overlap = 306.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21735e-05
PHY-3002 : Step(22): len = 151744, overlap = 251.438
PHY-3002 : Step(23): len = 155918, overlap = 237.5
PHY-3002 : Step(24): len = 142973, overlap = 223.875
PHY-3002 : Step(25): len = 144870, overlap = 222.719
PHY-3002 : Step(26): len = 143447, overlap = 222.25
PHY-3002 : Step(27): len = 143623, overlap = 222.938
PHY-3002 : Step(28): len = 138599, overlap = 221.094
PHY-3002 : Step(29): len = 138218, overlap = 216.469
PHY-3002 : Step(30): len = 139268, overlap = 213.688
PHY-3002 : Step(31): len = 133029, overlap = 208.875
PHY-3002 : Step(32): len = 129968, overlap = 196.5
PHY-3002 : Step(33): len = 129261, overlap = 191.406
PHY-3002 : Step(34): len = 125551, overlap = 191.375
PHY-3002 : Step(35): len = 122439, overlap = 185.906
PHY-3002 : Step(36): len = 120561, overlap = 186.594
PHY-3002 : Step(37): len = 120112, overlap = 187.094
PHY-3002 : Step(38): len = 117773, overlap = 188.031
PHY-3002 : Step(39): len = 117024, overlap = 185.031
PHY-3002 : Step(40): len = 114371, overlap = 187.219
PHY-3002 : Step(41): len = 112658, overlap = 186.562
PHY-3002 : Step(42): len = 110702, overlap = 180.344
PHY-3002 : Step(43): len = 109506, overlap = 197
PHY-3002 : Step(44): len = 109612, overlap = 195.969
PHY-3002 : Step(45): len = 109189, overlap = 212.844
PHY-3002 : Step(46): len = 109298, overlap = 214.219
PHY-3002 : Step(47): len = 106903, overlap = 213
PHY-3002 : Step(48): len = 106732, overlap = 217.031
PHY-3002 : Step(49): len = 106308, overlap = 220.031
PHY-3002 : Step(50): len = 106539, overlap = 217.844
PHY-3002 : Step(51): len = 106537, overlap = 214.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43471e-05
PHY-3002 : Step(52): len = 105384, overlap = 219.094
PHY-3002 : Step(53): len = 105277, overlap = 219.094
PHY-3002 : Step(54): len = 105255, overlap = 216.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.86942e-05
PHY-3002 : Step(55): len = 106734, overlap = 215.312
PHY-3002 : Step(56): len = 107242, overlap = 215.156
PHY-3002 : Step(57): len = 107664, overlap = 214
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.29867e-05
PHY-3002 : Step(58): len = 109129, overlap = 193.344
PHY-3002 : Step(59): len = 109420, overlap = 188.625
PHY-3002 : Step(60): len = 114867, overlap = 175.781
PHY-3002 : Step(61): len = 115544, overlap = 174.344
PHY-3002 : Step(62): len = 115941, overlap = 168.188
PHY-3002 : Step(63): len = 116236, overlap = 168
PHY-3002 : Step(64): len = 115993, overlap = 168.25
PHY-3002 : Step(65): len = 115785, overlap = 167.969
PHY-3002 : Step(66): len = 115835, overlap = 167.719
PHY-3002 : Step(67): len = 116081, overlap = 165.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000185973
PHY-3002 : Step(68): len = 116713, overlap = 155.781
PHY-3002 : Step(69): len = 116872, overlap = 155.5
PHY-3002 : Step(70): len = 116985, overlap = 155.844
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018641s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (251.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.126329s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.29798e-06
PHY-3002 : Step(71): len = 125850, overlap = 245.469
PHY-3002 : Step(72): len = 126636, overlap = 246.781
PHY-3002 : Step(73): len = 122542, overlap = 263.406
PHY-3002 : Step(74): len = 122721, overlap = 262.438
PHY-3002 : Step(75): len = 120414, overlap = 259.25
PHY-3002 : Step(76): len = 120255, overlap = 259.344
PHY-3002 : Step(77): len = 119617, overlap = 259.969
PHY-3002 : Step(78): len = 117356, overlap = 261.812
PHY-3002 : Step(79): len = 117356, overlap = 261.812
PHY-3002 : Step(80): len = 115908, overlap = 261.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.59597e-06
PHY-3002 : Step(81): len = 115999, overlap = 259.688
PHY-3002 : Step(82): len = 116118, overlap = 262.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.31919e-05
PHY-3002 : Step(83): len = 118437, overlap = 255.375
PHY-3002 : Step(84): len = 118687, overlap = 247.438
PHY-3002 : Step(85): len = 126081, overlap = 231.531
PHY-3002 : Step(86): len = 125603, overlap = 227.906
PHY-3002 : Step(87): len = 125603, overlap = 227.906
PHY-3002 : Step(88): len = 123395, overlap = 227.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.63839e-05
PHY-3002 : Step(89): len = 125940, overlap = 205.75
PHY-3002 : Step(90): len = 125940, overlap = 205.75
PHY-3002 : Step(91): len = 125553, overlap = 203.25
PHY-3002 : Step(92): len = 125553, overlap = 203.25
PHY-3002 : Step(93): len = 125625, overlap = 199.781
PHY-3002 : Step(94): len = 125649, overlap = 199.281
PHY-3002 : Step(95): len = 126366, overlap = 177.156
PHY-3002 : Step(96): len = 126688, overlap = 173.969
PHY-3002 : Step(97): len = 126154, overlap = 164.938
PHY-3002 : Step(98): len = 126180, overlap = 168.406
PHY-3002 : Step(99): len = 125962, overlap = 168.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.27677e-05
PHY-3002 : Step(100): len = 125870, overlap = 164.188
PHY-3002 : Step(101): len = 125944, overlap = 163.969
PHY-3002 : Step(102): len = 125944, overlap = 163.969
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000105535
PHY-3002 : Step(103): len = 129348, overlap = 142.375
PHY-3002 : Step(104): len = 129888, overlap = 140.062
PHY-3002 : Step(105): len = 133201, overlap = 131.844
PHY-3002 : Step(106): len = 128880, overlap = 131.375
PHY-3002 : Step(107): len = 128519, overlap = 131.469
PHY-3002 : Step(108): len = 127571, overlap = 133.906
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000211071
PHY-3002 : Step(109): len = 129797, overlap = 127.688
PHY-3002 : Step(110): len = 130808, overlap = 127.344
PHY-3002 : Step(111): len = 133821, overlap = 112.406
PHY-3002 : Step(112): len = 134606, overlap = 93.9375
PHY-3002 : Step(113): len = 132968, overlap = 106.906
PHY-3002 : Step(114): len = 132246, overlap = 106.5
PHY-3002 : Step(115): len = 130726, overlap = 103.688
PHY-3002 : Step(116): len = 130398, overlap = 103.781
PHY-3002 : Step(117): len = 128904, overlap = 104.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000422142
PHY-3002 : Step(118): len = 128076, overlap = 105.188
PHY-3002 : Step(119): len = 128019, overlap = 105.156
PHY-3002 : Step(120): len = 127885, overlap = 100.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000844284
PHY-3002 : Step(121): len = 128023, overlap = 95.75
PHY-3002 : Step(122): len = 127931, overlap = 94.7188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00168857
PHY-3002 : Step(123): len = 127849, overlap = 93.9062
PHY-3002 : Step(124): len = 127780, overlap = 93.875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00337714
PHY-3002 : Step(125): len = 127812, overlap = 93.75
PHY-3002 : Step(126): len = 127808, overlap = 93.7812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00675427
PHY-3002 : Step(127): len = 127862, overlap = 93.5
PHY-3002 : Step(128): len = 127862, overlap = 93.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.131624s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46686e-05
PHY-3002 : Step(129): len = 131897, overlap = 317.688
PHY-3002 : Step(130): len = 132292, overlap = 316.719
PHY-3002 : Step(131): len = 129306, overlap = 311.812
PHY-3002 : Step(132): len = 129298, overlap = 311.094
PHY-3002 : Step(133): len = 128517, overlap = 297.781
PHY-3002 : Step(134): len = 128564, overlap = 295
PHY-3002 : Step(135): len = 128616, overlap = 293.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.93372e-05
PHY-3002 : Step(136): len = 128806, overlap = 287.688
PHY-3002 : Step(137): len = 128987, overlap = 287.688
PHY-3002 : Step(138): len = 129411, overlap = 286.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.86743e-05
PHY-3002 : Step(139): len = 135434, overlap = 265.312
PHY-3002 : Step(140): len = 136233, overlap = 265.594
PHY-3002 : Step(141): len = 142224, overlap = 217.25
PHY-3002 : Step(142): len = 143387, overlap = 201.156
PHY-3002 : Step(143): len = 143764, overlap = 203.906
PHY-3002 : Step(144): len = 142037, overlap = 200.875
PHY-3002 : Step(145): len = 142037, overlap = 200.875
PHY-3002 : Step(146): len = 140701, overlap = 201.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000117349
PHY-3002 : Step(147): len = 142965, overlap = 195
PHY-3002 : Step(148): len = 142965, overlap = 195
PHY-3002 : Step(149): len = 142403, overlap = 189.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000234697
PHY-3002 : Step(150): len = 145741, overlap = 166.719
PHY-3002 : Step(151): len = 146515, overlap = 163.281
PHY-3002 : Step(152): len = 147013, overlap = 149.875
PHY-3002 : Step(153): len = 147273, overlap = 146.531
PHY-3002 : Step(154): len = 147856, overlap = 133.406
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000469395
PHY-3002 : Step(155): len = 149219, overlap = 130.938
PHY-3002 : Step(156): len = 149488, overlap = 129.344
PHY-3002 : Step(157): len = 149976, overlap = 132.531
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000879396
PHY-3002 : Step(158): len = 150718, overlap = 124.062
PHY-3002 : Step(159): len = 151561, overlap = 121.562
PHY-3002 : Step(160): len = 153588, overlap = 116.562
PHY-3002 : Step(161): len = 154323, overlap = 105.5
PHY-3002 : Step(162): len = 154146, overlap = 105.906
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00175879
PHY-3002 : Step(163): len = 154090, overlap = 106
PHY-3002 : Step(164): len = 153990, overlap = 106.906
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26918, tnet num: 6859, tinst num: 5710, tnode num: 33397, tedge num: 44600.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.197096s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (97.9%)

RUN-1004 : used memory is 256 MB, reserved memory is 234 MB, peak memory is 268 MB
OPT-1001 : Total overflow 328.34 peak overflow 3.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6861.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 181616, over cnt = 840(2%), over = 3231, worst = 22
PHY-1001 : End global iterations;  0.430713s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (134.2%)

PHY-1001 : Congestion index: top1 = 47.52, top5 = 35.88, top10 = 29.96, top15 = 26.17.
PHY-1001 : End incremental global routing;  0.527945s wall, 0.640625s user + 0.046875s system = 0.687500s CPU (130.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.164951s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.805868s wall, 0.906250s user + 0.046875s system = 0.953125s CPU (118.3%)

OPT-1001 : Current memory(MB): used = 294, reserve = 273, peak = 294.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4925/6861.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 181616, over cnt = 840(2%), over = 3231, worst = 22
PHY-1002 : len = 202080, over cnt = 481(1%), over = 1106, worst = 13
PHY-1002 : len = 210080, over cnt = 175(0%), over = 365, worst = 13
PHY-1002 : len = 213328, over cnt = 65(0%), over = 144, worst = 13
PHY-1002 : len = 215272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.439036s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (128.1%)

PHY-1001 : Congestion index: top1 = 39.22, top5 = 32.23, top10 = 28.18, top15 = 25.46.
OPT-1001 : End congestion update;  0.530101s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (123.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6859 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.127171s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.3%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.657406s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (118.8%)

OPT-1001 : Current memory(MB): used = 299, reserve = 278, peak = 299.
OPT-1001 : End physical optimization;  2.712644s wall, 2.968750s user + 0.046875s system = 3.015625s CPU (111.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2266 LUT to BLE ...
SYN-4008 : Packed 2266 LUT and 1047 SEQ to BLE.
SYN-4003 : Packing 952 remaining SEQ's ...
SYN-4005 : Packed 535 SEQ with LUT/SLICE
SYN-4006 : 854 single LUT's are left
SYN-4006 : 417 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2683/5138 primitive instances ...
PHY-3001 : End packing;  0.251256s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2943 instances
RUN-1001 : 1384 mslices, 1385 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5877 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3686 nets have 2 pins
RUN-1001 : 1402 nets have [3 - 5] pins
RUN-1001 : 627 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 2941 instances, 2769 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 155372, Over = 158.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23414, tnet num: 5875, tinst num: 2941, tnode num: 28092, tedge num: 40493.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.235899s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.9%)

RUN-1004 : used memory is 303 MB, reserved memory is 284 MB, peak memory is 303 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5875 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.359445s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.26839e-05
PHY-3002 : Step(165): len = 151313, overlap = 165
PHY-3002 : Step(166): len = 150312, overlap = 166.25
PHY-3002 : Step(167): len = 145633, overlap = 177
PHY-3002 : Step(168): len = 144132, overlap = 185.25
PHY-3002 : Step(169): len = 142553, overlap = 196
PHY-3002 : Step(170): len = 141296, overlap = 199.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.53677e-05
PHY-3002 : Step(171): len = 142785, overlap = 195.5
PHY-3002 : Step(172): len = 143383, overlap = 196
PHY-3002 : Step(173): len = 145558, overlap = 192.75
PHY-3002 : Step(174): len = 146563, overlap = 186.75
PHY-3002 : Step(175): len = 147504, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.07355e-05
PHY-3002 : Step(176): len = 150019, overlap = 165.25
PHY-3002 : Step(177): len = 150815, overlap = 163.5
PHY-3002 : Step(178): len = 154998, overlap = 150.25
PHY-3002 : Step(179): len = 154514, overlap = 146
PHY-3002 : Step(180): len = 154479, overlap = 146.25
PHY-3002 : Step(181): len = 153617, overlap = 139.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.340009s wall, 0.296875s user + 0.625000s system = 0.921875s CPU (271.1%)

PHY-3001 : Trial Legalized: Len = 195515
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5875 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.110097s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00017064
PHY-3002 : Step(182): len = 183943, overlap = 10.75
PHY-3002 : Step(183): len = 174936, overlap = 30.75
PHY-3002 : Step(184): len = 171517, overlap = 36.75
PHY-3002 : Step(185): len = 169978, overlap = 41.75
PHY-3002 : Step(186): len = 168355, overlap = 49.25
PHY-3002 : Step(187): len = 167653, overlap = 53.5
PHY-3002 : Step(188): len = 167435, overlap = 53.75
PHY-3002 : Step(189): len = 167208, overlap = 55
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000341281
PHY-3002 : Step(190): len = 168480, overlap = 54
PHY-3002 : Step(191): len = 169501, overlap = 54.25
PHY-3002 : Step(192): len = 170133, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000682561
PHY-3002 : Step(193): len = 171576, overlap = 53.5
PHY-3002 : Step(194): len = 171950, overlap = 53
PHY-3002 : Step(195): len = 172722, overlap = 51.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007950s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 184158, Over = 0
PHY-3001 : Spreading special nets. 26 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019053s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (164.0%)

PHY-3001 : 35 instances has been re-located, deltaX = 8, deltaY = 28, maxDist = 2.
PHY-3001 : Final: Len = 184942, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23414, tnet num: 5875, tinst num: 2941, tnode num: 28092, tedge num: 40493.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.279665s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.1%)

RUN-1004 : used memory is 299 MB, reserved memory is 280 MB, peak memory is 307 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 260/5877.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 230296, over cnt = 639(1%), over = 1087, worst = 8
PHY-1002 : len = 233872, over cnt = 399(1%), over = 618, worst = 7
PHY-1002 : len = 237664, over cnt = 195(0%), over = 297, worst = 5
PHY-1002 : len = 240128, over cnt = 59(0%), over = 87, worst = 4
PHY-1002 : len = 241256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.752014s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (141.3%)

PHY-1001 : Congestion index: top1 = 35.86, top5 = 29.42, top10 = 26.53, top15 = 24.57.
PHY-1001 : End incremental global routing;  0.886416s wall, 1.140625s user + 0.046875s system = 1.187500s CPU (134.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5875 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.149461s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.150235s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (126.3%)

OPT-1001 : Current memory(MB): used = 307, reserve = 288, peak = 307.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4950/5877.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 241256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028557s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.4%)

PHY-1001 : Congestion index: top1 = 35.86, top5 = 29.42, top10 = 26.53, top15 = 24.57.
OPT-1001 : End congestion update;  0.133869s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5875 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.138286s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.7%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.272286s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.3%)

OPT-1001 : Current memory(MB): used = 309, reserve = 291, peak = 309.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5875 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.137317s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (91.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4950/5877.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 241256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047270s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.2%)

PHY-1001 : Congestion index: top1 = 35.86, top5 = 29.42, top10 = 26.53, top15 = 24.57.
PHY-1001 : End incremental global routing;  0.154046s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5875 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.169345s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4950/5877.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 241256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046301s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.2%)

PHY-1001 : Congestion index: top1 = 35.86, top5 = 29.42, top10 = 26.53, top15 = 24.57.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5875 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.139030s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 35.379310
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.502553s wall, 3.890625s user + 0.078125s system = 3.968750s CPU (113.3%)

RUN-1003 : finish command "place" in  17.347673s wall, 29.859375s user + 7.265625s system = 37.125000s CPU (214.0%)

RUN-1004 : used memory is 285 MB, reserved memory is 265 MB, peak memory is 310 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2943 instances
RUN-1001 : 1384 mslices, 1385 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5877 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3686 nets have 2 pins
RUN-1001 : 1402 nets have [3 - 5] pins
RUN-1001 : 627 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23414, tnet num: 5875, tinst num: 2941, tnode num: 28092, tedge num: 40493.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.242493s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.6%)

RUN-1004 : used memory is 304 MB, reserved memory is 285 MB, peak memory is 337 MB
PHY-1001 : 1384 mslices, 1385 lslices, 144 pads, 14 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5875 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 227096, over cnt = 638(1%), over = 1098, worst = 8
PHY-1002 : len = 231360, over cnt = 372(1%), over = 570, worst = 6
PHY-1002 : len = 236096, over cnt = 125(0%), over = 187, worst = 5
PHY-1002 : len = 238504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.761643s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (131.3%)

PHY-1001 : Congestion index: top1 = 35.75, top5 = 29.08, top10 = 26.27, top15 = 24.38.
PHY-1001 : End global routing;  0.884879s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (127.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 339, reserve = 320, peak = 341.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 595, reserve = 580, peak = 595.
PHY-1001 : End build detailed router design. 4.014977s wall, 3.953125s user + 0.062500s system = 4.015625s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 69672, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.504846s wall, 4.500000s user + 0.015625s system = 4.515625s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 628, reserve = 613, peak = 628.
PHY-1001 : End phase 1; 4.511095s wall, 4.500000s user + 0.015625s system = 4.515625s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Patch 2582 net; 1.810302s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (100.1%)

PHY-1022 : len = 617288, over cnt = 240(0%), over = 241, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 633, reserve = 618, peak = 633.
PHY-1001 : End initial routed; 6.335614s wall, 10.109375s user + 0.031250s system = 10.140625s CPU (160.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4775(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.580647s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 638, reserve = 623, peak = 638.
PHY-1001 : End phase 2; 7.916329s wall, 11.703125s user + 0.031250s system = 11.734375s CPU (148.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 617288, over cnt = 240(0%), over = 241, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.021752s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 615432, over cnt = 63(0%), over = 63, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.157517s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (119.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 615616, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.085777s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 615704, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.054112s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 615720, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.045606s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4775(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.558075s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 40 feed throughs used by 34 nets
PHY-1001 : End commit to database; 0.650366s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (100.9%)

PHY-1001 : Current memory(MB): used = 671, reserve = 658, peak = 671.
PHY-1001 : End phase 3; 2.746571s wall, 2.796875s user + 0.000000s system = 2.796875s CPU (101.8%)

PHY-1003 : Routed, final wirelength = 615720
PHY-1001 : Current memory(MB): used = 672, reserve = 659, peak = 672.
PHY-1001 : End export database. 0.020495s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.2%)

PHY-1001 : End detail routing;  19.484616s wall, 23.218750s user + 0.140625s system = 23.359375s CPU (119.9%)

RUN-1003 : finish command "route" in  21.853369s wall, 25.828125s user + 0.140625s system = 25.968750s CPU (118.8%)

RUN-1004 : used memory is 609 MB, reserved memory is 595 MB, peak memory is 672 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4896   out of  19600   24.98%
#reg                     2002   out of  19600   10.21%
#le                      5308
  #lut only              3306   out of   5308   62.28%
  #reg only               412   out of   5308    7.76%
  #lut&reg               1590   out of   5308   29.95%
#dsp                        7   out of     29   24.14%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                  Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                       864
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                    181
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                    41
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                    22
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                            20
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                            17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Dilation_Detector/u_three_martix_4/reg19_syn_13.f1    11
#8        u_image_process/wrreq                                      GCLK               lslice             vga_hsync_syn_7.f0                                                      10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                        7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                    0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                    0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5308   |3623    |1273    |2002    |14      |7       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |708    |463     |132     |397     |2       |0       |
|    command1                          |command                                    |42     |42      |0       |37      |0       |0       |
|    control1                          |control_interface                          |105    |78      |24      |56      |0       |0       |
|    data_path1                        |sdr_data_path                              |13     |13      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |57      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |57      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |18      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |20      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |127    |62      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |62      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |23      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |20      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |151    |87      |64      |25      |0       |0       |
|  u_camera_init                       |camera_init                                |580    |561     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |166    |166     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |50      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |3496   |2249    |983     |1353    |12      |7       |
|    u_Dilation_Detector               |Dilation_Detector                          |179    |118     |45      |90      |2       |0       |
|      u_three_martix_4                |three_martix                               |165    |108     |45      |76      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |161    |111     |45      |77      |2       |0       |
|      u_three_martix_3                |three_martix                               |148    |100     |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |952    |664     |252     |255     |0       |3       |
|    u_Median_Gray                     |Median_Gray                                |163    |111     |45      |68      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |12     |8       |0       |12      |0       |0       |
|      u_three_martix                  |three_martix                               |151    |103     |45      |56      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |712    |424     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |489    |299     |190     |141     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |82     |52      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |82     |52      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |34      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |46     |26      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |14      |0       |0       |
|      u_three_martix                  |three_martix                               |223    |125     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |718    |434     |235     |254     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |492    |302     |190     |124     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |226    |132     |45      |130     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |80     |33      |14      |54      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |354    |211     |92      |161     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |150    |103     |47      |51      |0       |0       |
|      u_three_martix_2                |three_martix                               |204    |108     |45      |110     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |134    |99      |34      |55      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |92     |70      |22      |18      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3617  
    #2          2       618   
    #3          3       531   
    #4          4       205   
    #5        5-10      635   
    #6        11-50     128   
    #7       51-100      9    
    #8       101-500     3    
    #9        >500       1    
  Average     2.82            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2941
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5877, pip num: 51087
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 40
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2267 valid insts, and 160341 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.855342s wall, 53.453125s user + 0.640625s system = 54.093750s CPU (1114.1%)

RUN-1004 : used memory is 630 MB, reserved memory is 622 MB, peak memory is 796 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_152558.log"
