---
BASEADDRPORT: 1
COUNT: 1
DESCRIPTION: FPG_SDIF CSR spec
INTR:
  FATAL:
    - DESCRIPTION: Phy lane 0 double Bit ECC Error
      NAME: fpg_sdif_phy_ln0_ucerr
      WIDTH: 1
    - DESCRIPTION: Phy lane 1 double Bit ECC Error
      NAME: fpg_sdif_phy_ln1_ucerr
      WIDTH: 1
    - DESCRIPTION: Phy lane 2 double Bit ECC Error
      NAME: fpg_sdif_phy_ln2_ucerr
      WIDTH: 1
    - DESCRIPTION: Phy lane 3 double Bit ECC Error
      NAME: fpg_sdif_phy_ln3_ucerr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: Phy lane 0 single Bit ECC Error
      NAME: fpg_sdif_phy_ln0_cerr
      WIDTH: 1
    - DESCRIPTION: Phy lane 1 single Bit ECC Error
      NAME: fpg_sdif_phy_ln1_cerr
      WIDTH: 1
    - DESCRIPTION: Phy lane 2 single Bit ECC Error
      NAME: fpg_sdif_phy_ln2_cerr
      WIDTH: 1
    - DESCRIPTION: Phy lane 3 single Bit ECC Error
      NAME: fpg_sdif_phy_ln3_cerr
      WIDTH: 1
    - DESCRIPTION: Phy lane 0 an link good 0->1 transition
      NAME: fpg_sdif_phy_ln0_an_link_good
      WIDTH: 1
    - DESCRIPTION: Phy lane 0 an complete 0->1 transition
      NAME: fpg_sdif_phy_ln0_an_complete
      WIDTH: 1
    - DESCRIPTION: Phy lane 0 LP next page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln0_np_set_in_base_page
      WIDTH: 1
    - DESCRIPTION: Phy lane 0 LP next page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln0_lp_next_page_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 0 LP base page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln0_lp_base_page_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 0 signal OK 0->1 transition
      NAME: fpg_sdif_phy_ln0_signal_ok
      WIDTH: 1
    - DESCRIPTION: Phy lane 0 o_tx_rdy 0->1 transition
      NAME: fpg_sdif_phy_ln0_tx_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 0 o_rx_rdy 0->1 transition
      NAME: fpg_sdif_phy_ln0_rx_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 1 an link good 0->1 transition
      NAME: fpg_sdif_phy_ln1_an_link_good
      WIDTH: 1
    - DESCRIPTION: Phy lane 1 an complete 0->1 transition
      NAME: fpg_sdif_phy_ln1_an_complete
      WIDTH: 1
    - DESCRIPTION: Phy lane 1 LP next page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln1_np_set_in_base_page
      WIDTH: 1
    - DESCRIPTION: Phy lane 1 LP next page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln1_lp_next_page_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 1 LP base page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln1_lp_base_page_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 1 signal OK 0->1 transition
      NAME: fpg_sdif_phy_ln1_signal_ok
      WIDTH: 1
    - DESCRIPTION: Phy lane 1 o_tx_rdy 0->1 transition
      NAME: fpg_sdif_phy_ln1_tx_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 1 o_rx_rdy 0->1 transition
      NAME: fpg_sdif_phy_ln1_rx_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 2 an link good 0->1 transition
      NAME: fpg_sdif_phy_ln2_an_link_good
      WIDTH: 1
    - DESCRIPTION: Phy lane 2 an complete 0->1 transition
      NAME: fpg_sdif_phy_ln2_an_complete
      WIDTH: 1
    - DESCRIPTION: Phy lane 2 LP next page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln2_np_set_in_base_page
      WIDTH: 1
    - DESCRIPTION: Phy lane 2 LP next page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln2_lp_next_page_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 2 LP base page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln2_lp_base_page_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 2 signal OK 0->1 transition
      NAME: fpg_sdif_phy_ln2_signal_ok
      WIDTH: 1
    - DESCRIPTION: Phy lane 2 o_tx_rdy 0->1 transition
      NAME: fpg_sdif_phy_ln2_tx_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 2 o_rx_rdy 0->1 transition
      NAME: fpg_sdif_phy_ln2_rx_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 3 an link good 0->1 transition
      NAME: fpg_sdif_phy_ln3_an_link_good
      WIDTH: 1
    - DESCRIPTION: Phy lane 3 an complete 0->1 transition
      NAME: fpg_sdif_phy_ln3_an_complete
      WIDTH: 1
    - DESCRIPTION: Phy lane 3 LP next page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln3_np_set_in_base_page
      WIDTH: 1
    - DESCRIPTION: Phy lane 3 LP next page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln3_lp_next_page_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 3 LP base page ready 0-> 1 transition
      NAME: fpg_sdif_phy_ln3_lp_base_page_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 3 signal OK 0->1 transition
      NAME: fpg_sdif_phy_ln3_signal_ok
      WIDTH: 1
    - DESCRIPTION: Phy lane 3 o_tx_rdy 0->1 transition
      NAME: fpg_sdif_phy_ln3_tx_rdy
      WIDTH: 1
    - DESCRIPTION: Phy lane 3 o_rx_rdy 0->1 transition
      NAME: fpg_sdif_phy_ln3_rx_rdy
      WIDTH: 1
INTR_PORT_EN: 1
NAME: FPG_SDIF_AN
PARENTNAME: NU_MPG_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: fpg_sdif_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: fpg_sdif_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: fpg_sdif_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: Phy lane 0 double Bit ECC Error
        NAME: fpg_sdif_phy_ln0_ucerr
        WIDTH: 1
      - &2
        DESCRIPTION: Phy lane 1 double Bit ECC Error
        NAME: fpg_sdif_phy_ln1_ucerr
        WIDTH: 1
      - &3
        DESCRIPTION: Phy lane 2 double Bit ECC Error
        NAME: fpg_sdif_phy_ln2_ucerr
        WIDTH: 1
      - &4
        DESCRIPTION: Phy lane 3 double Bit ECC Error
        NAME: fpg_sdif_phy_ln3_ucerr
        WIDTH: 1
    NAME: fpg_sdif_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: fpg_sdif_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: fpg_sdif_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: fpg_sdif_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
    NAME: fpg_sdif_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &5
        DESCRIPTION: Phy lane 0 single Bit ECC Error
        NAME: fpg_sdif_phy_ln0_cerr
        WIDTH: 1
      - &6
        DESCRIPTION: Phy lane 1 single Bit ECC Error
        NAME: fpg_sdif_phy_ln1_cerr
        WIDTH: 1
      - &7
        DESCRIPTION: Phy lane 2 single Bit ECC Error
        NAME: fpg_sdif_phy_ln2_cerr
        WIDTH: 1
      - &8
        DESCRIPTION: Phy lane 3 single Bit ECC Error
        NAME: fpg_sdif_phy_ln3_cerr
        WIDTH: 1
      - &9
        DESCRIPTION: Phy lane 0 an link good 0->1 transition
        NAME: fpg_sdif_phy_ln0_an_link_good
        WIDTH: 1
      - &10
        DESCRIPTION: Phy lane 0 an complete 0->1 transition
        NAME: fpg_sdif_phy_ln0_an_complete
        WIDTH: 1
      - &11
        DESCRIPTION: Phy lane 0 LP next page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln0_np_set_in_base_page
        WIDTH: 1
      - &12
        DESCRIPTION: Phy lane 0 LP next page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln0_lp_next_page_rdy
        WIDTH: 1
      - &13
        DESCRIPTION: Phy lane 0 LP base page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln0_lp_base_page_rdy
        WIDTH: 1
      - &14
        DESCRIPTION: Phy lane 0 signal OK 0->1 transition
        NAME: fpg_sdif_phy_ln0_signal_ok
        WIDTH: 1
      - &15
        DESCRIPTION: Phy lane 0 o_tx_rdy 0->1 transition
        NAME: fpg_sdif_phy_ln0_tx_rdy
        WIDTH: 1
      - &16
        DESCRIPTION: Phy lane 0 o_rx_rdy 0->1 transition
        NAME: fpg_sdif_phy_ln0_rx_rdy
        WIDTH: 1
      - &17
        DESCRIPTION: Phy lane 1 an link good 0->1 transition
        NAME: fpg_sdif_phy_ln1_an_link_good
        WIDTH: 1
      - &18
        DESCRIPTION: Phy lane 1 an complete 0->1 transition
        NAME: fpg_sdif_phy_ln1_an_complete
        WIDTH: 1
      - &19
        DESCRIPTION: Phy lane 1 LP next page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln1_np_set_in_base_page
        WIDTH: 1
      - &20
        DESCRIPTION: Phy lane 1 LP next page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln1_lp_next_page_rdy
        WIDTH: 1
      - &21
        DESCRIPTION: Phy lane 1 LP base page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln1_lp_base_page_rdy
        WIDTH: 1
      - &22
        DESCRIPTION: Phy lane 1 signal OK 0->1 transition
        NAME: fpg_sdif_phy_ln1_signal_ok
        WIDTH: 1
      - &23
        DESCRIPTION: Phy lane 1 o_tx_rdy 0->1 transition
        NAME: fpg_sdif_phy_ln1_tx_rdy
        WIDTH: 1
      - &24
        DESCRIPTION: Phy lane 1 o_rx_rdy 0->1 transition
        NAME: fpg_sdif_phy_ln1_rx_rdy
        WIDTH: 1
      - &25
        DESCRIPTION: Phy lane 2 an link good 0->1 transition
        NAME: fpg_sdif_phy_ln2_an_link_good
        WIDTH: 1
      - &26
        DESCRIPTION: Phy lane 2 an complete 0->1 transition
        NAME: fpg_sdif_phy_ln2_an_complete
        WIDTH: 1
      - &27
        DESCRIPTION: Phy lane 2 LP next page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln2_np_set_in_base_page
        WIDTH: 1
      - &28
        DESCRIPTION: Phy lane 2 LP next page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln2_lp_next_page_rdy
        WIDTH: 1
      - &29
        DESCRIPTION: Phy lane 2 LP base page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln2_lp_base_page_rdy
        WIDTH: 1
      - &30
        DESCRIPTION: Phy lane 2 signal OK 0->1 transition
        NAME: fpg_sdif_phy_ln2_signal_ok
        WIDTH: 1
      - &31
        DESCRIPTION: Phy lane 2 o_tx_rdy 0->1 transition
        NAME: fpg_sdif_phy_ln2_tx_rdy
        WIDTH: 1
      - &32
        DESCRIPTION: Phy lane 2 o_rx_rdy 0->1 transition
        NAME: fpg_sdif_phy_ln2_rx_rdy
        WIDTH: 1
      - &33
        DESCRIPTION: Phy lane 3 an link good 0->1 transition
        NAME: fpg_sdif_phy_ln3_an_link_good
        WIDTH: 1
      - &34
        DESCRIPTION: Phy lane 3 an complete 0->1 transition
        NAME: fpg_sdif_phy_ln3_an_complete
        WIDTH: 1
      - &35
        DESCRIPTION: Phy lane 3 LP next page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln3_np_set_in_base_page
        WIDTH: 1
      - &36
        DESCRIPTION: Phy lane 3 LP next page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln3_lp_next_page_rdy
        WIDTH: 1
      - &37
        DESCRIPTION: Phy lane 3 LP base page ready 0-> 1 transition
        NAME: fpg_sdif_phy_ln3_lp_base_page_rdy
        WIDTH: 1
      - &38
        DESCRIPTION: Phy lane 3 signal OK 0->1 transition
        NAME: fpg_sdif_phy_ln3_signal_ok
        WIDTH: 1
      - &39
        DESCRIPTION: Phy lane 3 o_tx_rdy 0->1 transition
        NAME: fpg_sdif_phy_ln3_tx_rdy
        WIDTH: 1
      - &40
        DESCRIPTION: Phy lane 3 o_rx_rdy 0->1 transition
        NAME: fpg_sdif_phy_ln3_rx_rdy
        WIDTH: 1
    NAME: fpg_sdif_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
    NAME: fpg_sdif_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
    NAME: fpg_sdif_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
    NAME: fpg_sdif_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
    NAME: fpg_sdif_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: FPG MISC Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 1
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 1
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 0
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: fpg_sdif_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: fpg_sdif_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: fpg_sdif_scratchpad
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: |-
      Mux select for driving the PCS tx_clk_ena pin. By default, the clk is disabled and mux_sel value is 4. 
                             When enabled, the pin can be driven by the clk enable from the programmed lane.
    FLDLST:
      - DEFAULT: 4
        DESCRIPTION: Mux select for driving tx_clk_ena
        NAME: ln0
        WIDTH: 3
      - DEFAULT: 4
        DESCRIPTION: Mux select for driving tx_clk_ena
        NAME: ln1
        WIDTH: 3
      - DEFAULT: 4
        DESCRIPTION: Mux select for driving tx_clk_ena
        NAME: ln2
        WIDTH: 3
      - DEFAULT: 4
        DESCRIPTION: Mux select for driving tx_clk_ena
        NAME: ln3
        WIDTH: 3
    NAME: fpg_sdif_pcs_tx_clk_ena_msel
  - ATTR: 5
    DESCRIPTION: CSR control to enable a serdes lane.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: CSR control to enable serdes tx
        NAME: tx_ln_en
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: CSR control to enable serdes rx
        NAME: rx_ln_en
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: CSR control to override rx to tx loopback within sdif. Loopback is enabled when the serdes macro is configured to run in link loopback mode and this bit is set.
        NAME: rx_tx_ln_loopback_en
        WIDTH: 4
    NAME: fpg_sdif_sd_en
  - ATTR: 5
    DESCRIPTION: CSR control to reset the serdes transmit and receive FIFOs. The state to pop the Tx FIFO will also be reset.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: CSR control to reset the serdes transmit FIFO.
        NAME: tx_ln_rst_n
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: CSR control to reset the serdes receive FIFO.
        NAME: rx_ln_rst_n
        WIDTH: 4
    NAME: fpg_sdif_fifo_rst
  - ATTR: 5
    DESCRIPTION: |-
      This threshold determines the size of the hold-off buffer required to absorb the jitter from PCS to avoid underrun of the transmit FIFO while driving the serdes.
                             This can only be changed when the async FIFOs have been locally reset using fpg_sdif_tx_fifo_rst.
    FLDLST:
      - DEFAULT: 4
        DESCRIPTION: Occupancy beyond which the transmit FIFOs are always popped.
        NAME: val_ln0
        WIDTH: 6
      - DEFAULT: 4
        DESCRIPTION: Occupancy beyond which the transmit FIFOs are always popped.
        NAME: val_ln1
        WIDTH: 6
      - DEFAULT: 4
        DESCRIPTION: Occupancy beyond which the transmit FIFOs are always popped.
        NAME: val_ln2
        WIDTH: 6
      - DEFAULT: 4
        DESCRIPTION: Occupancy beyond which the transmit FIFOs are always popped.
        NAME: val_ln3
        WIDTH: 6
    NAME: fpg_sdif_tx_fifo_start_txmit_thr
  - ATTR: 5
    DESCRIPTION: Rx signal detect. 1b per serdes lane.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Should be set to 1 to indicate valid data is being received.
        NAME: val
        WIDTH: 4
    NAME: fpg_sdif_rx_signal_det
  - ATTR: 5
    DESCRIPTION: 'If set, energy detect signal from serdes is synchronized to SOC clk and tied to the energy detect input of the PCS. Else, the signal detect CSR config is used for energy detect. 1b per serdes lane.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 4
    NAME: fpg_sdif_rx_use_energy_det_frm_serdes
  - ATTR: 9
    DESCRIPTION: Serdes ready status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'When asserted, the Rx PLL is calibrated and the SerDes receiver is in a functional mode. rx_rdy is de-asserted in low power modes.'
        NAME: rx_rdy
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'When asserted, the transmitter has calibrated and is ready to send data presented on i_tx_in[39:0].'
        NAME: tx_rdy
        WIDTH: 4
    NAME: fpg_sdif_serdes_rdy_status
  - ATTR: 5
    DESCRIPTION: 'Indicates serdes is operating in 50G mode. Only serdes 0 and serdes 2 in FPGs 0, 1, 2, 3 support 50G.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'If set, serdes 0 operates in 50G mode and the tx/rx width is 80b. Else serdes 0 operates in 25G mode and tx/rx width is 40b.'
        NAME: sd0_is_50g
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'If set, serdes 2 operates in 50G mode and the tx/rx width is 80b. Else serdes 0 operates in 25G mode and tx/rx width is 40b.'
        NAME: sd2_is_50g
        WIDTH: 1
    NAME: fpg_sdif_serdes_mode_is_50g
  - ATTR: 6
    DESCRIPTION: Issue interrupt to the serdes macro from the CORE
    FLDLST:
      - DEFAULT: 0
        NAME: ln0_vld
        WIDTH: 1
      - DEFAULT: 0
        NAME: ln0_code
        WIDTH: 16
      - DEFAULT: 0
        NAME: ln0_data
        WIDTH: 16
      - DEFAULT: 0
        NAME: ln1_vld
        WIDTH: 1
      - DEFAULT: 0
        NAME: ln1_code
        WIDTH: 16
      - DEFAULT: 0
        NAME: ln1_data
        WIDTH: 16
      - DEFAULT: 0
        NAME: ln2_vld
        WIDTH: 1
      - DEFAULT: 0
        NAME: ln2_code
        WIDTH: 16
      - DEFAULT: 0
        NAME: ln2_data
        WIDTH: 16
      - DEFAULT: 0
        NAME: ln3_vld
        WIDTH: 1
      - DEFAULT: 0
        NAME: ln3_code
        WIDTH: 16
      - DEFAULT: 0
        NAME: ln3_data
        WIDTH: 16
    NAME: fpg_sdif_spico_intr_cfg
  - ATTR: 9
    DESCRIPTION: Interrupt data out
    FLDLST:
      - DEFAULT: 0
        NAME: ln0_data_out
        WIDTH: 16
      - DEFAULT: 0
        NAME: ln1_data_out
        WIDTH: 16
      - DEFAULT: 0
        NAME: ln2_data_out
        WIDTH: 16
      - DEFAULT: 0
        NAME: ln3_data_out
        WIDTH: 16
    NAME: fpg_sdif_spico_intr_data_out
  - ATTR: 9
    DESCRIPTION: 'Status from the serdes macro lane 0, lane1'
    FLDLST:
      - DEFAULT: 0
        NAME: ln0
        WIDTH: 32
      - DEFAULT: 0
        NAME: ln1
        WIDTH: 32
    NAME: fpg_sdif_serdes_status0
  - ATTR: 9
    DESCRIPTION: 'Status from the serdes macro lane 2, lane 3'
    FLDLST:
      - DEFAULT: 0
        NAME: ln2
        WIDTH: 32
      - DEFAULT: 0
        NAME: ln3
        WIDTH: 32
    NAME: fpg_sdif_serdes_status1
  - ATTR: 9
    DESCRIPTION: Status from the analog blocks in phy wrapper
    FLDLST:
      - NAME: ln0
        WIDTH: 8
      - NAME: ln1
        WIDTH: 8
      - NAME: ln2
        WIDTH: 8
      - NAME: ln3
        WIDTH: 8
      - NAME: ln4
        WIDTH: 8
    NAME: fpg_sdif_analog_to_core_status
  - ATTR: 5
    DESCRIPTION: "Inputs to be used for additional features. Tie to 16'hAAAA. Current Bit Assignment - i_core_to_cntl Mapping 0: PCS Fast bit slip (int 0x0c). Can invert every 80 UI (not used in auto slip mode) 1: Fast bit slip (int 0x0c). See Section 1.6.7.1, Fast Symbol Slips. 2: sel_pfd control (int 0x10) 3: tx_en/output_en (int 0x27) 4: rx_en (int 0x27) 5: rx_quiet (int 0x27) 6: tx_quiet (int 0x27) 7: lpi_disable (int 0x27) 15:8: Needed for remote KR partner communications (not yet implemented)"
    FLDLST:
      - DEFAULT: 43690
        NAME: ln0
        WIDTH: 16
      - DEFAULT: 43690
        NAME: ln1
        WIDTH: 16
      - DEFAULT: 43690
        NAME: ln2
        WIDTH: 16
      - DEFAULT: 43690
        NAME: ln3
        WIDTH: 16
    NAME: fpg_sdif_core_to_cntl
  - ATTR: 5
    DESCRIPTION: FPG SDIF FLA Ring Module ID
    FLDLST:
      - DEFAULT: 88
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: fld_val
        WIDTH: 8
    NAME: fpg_sdif_fla_ring_module_id_cfg
XASIZE: 0
