#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Apr 12 18:21:41 2019
# Process ID: 4348
# Current directory: Z:/Documents/GitHub/D5MWEB/ipManager/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8944 Z:\Documents\GitHub\D5MWEB\ipManager\managed_ip_project\managed_ip_project.xpr
# Log file: Z:/Documents/GitHub/D5MWEB/ipManager/managed_ip_project/vivado.log
# Journal file: Z:/Documents/GitHub/D5MWEB/ipManager/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/Documents/GitHub/D5MWEB/ipManager/managed_ip_project/managed_ip_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Documents/GitHub/D5MWEB/ipManager/ip_user_files'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 797.453 ; gain = 62.754
ipx::edit_ip_in_project -upgrade true -name VFP_v1_0_v1_0_project -directory Z:/Documents/GitHub/D5MWEB/ipManager/managed_ip_project/managed_ip_project.tmp/VFP_v1_0_v1_0_project z:/Documents/GitHub/D5MWEB/ipManager/ip_user_files/VFP_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 798.863 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/Documents/GitHub/D5MWEB/ipManager/ip_user_files'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 830.035 ; gain = 31.172
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Fri Apr 12 18:24:23 2019] Launched synth_1...
Run output will be captured here: z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Apr 12 18:29:00 2019] Launched synth_1...
Run output will be captured here: z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.runs/synth_1/runme.log
ipx::add_file_group -type misc {} [ipx::current_core]
ipx::add_file Z:/Documents/GitHub/D5MWEB/ipManager/ip_user_files/VFP_1.0/tb/input.bmp [ipx::get_file_groups xilinx_miscfiles -of_objects [ipx::current_core]]
set_property type image [ipx::get_files Z:/Documents/GitHub/D5MWEB/ipManager/ip_user_files/VFP_1.0/tb/input.bmp -of_objects [ipx::get_file_groups xilinx_miscfiles -of_objects [ipx::current_core]]]
set_property name tb/input.bmp [ipx::get_files Z:/Documents/GitHub/D5MWEB/ipManager/ip_user_files/VFP_1.0/tb/input.bmp -of_objects [ipx::get_file_groups xilinx_miscfiles -of_objects [ipx::current_core]]]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] div_gen_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] div_gen_0 has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse Z:/Documents/GitHub/D5MWEB/ipManager/ip_user_files/VFP_1.0/tb/input.bmp
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'videoProcess_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav/input.bmp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj videoProcess_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/divider/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/squareRoot/sim/squareRoot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity squareRoot
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/constantspackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/float_and_fixed_pkg/fixed_float_types_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/float_and_fixed_pkg/fixed_pkg_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/float_and_fixed_pkg/float_pkg_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/vpfRecords.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/portspackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/blurFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blurFilter
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/blurMac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blurMac
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/buffer_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity buffer_controller
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/colorCorrection.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity colorCorrection
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/commonpackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/d5m_raw_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d5m_raw_data
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/dataTaps.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dataTaps
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/digiClk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity digiClk
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/dut_configAxis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_configAxis
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/dut_d5m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_d5m
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/dut_frameProcess.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_frameProcess
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/frameProcess.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frameProcess
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/frameTestPattern.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frameTestPattern
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/gridLockFifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gridLockFifo
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/hsv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hsv_c
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/imageRead.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imageRead
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/imageWrite.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imageWrite
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/pointOfInterest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pointOfInterest
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/raw2rgb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity raw2rgb
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/rgb_ycbcr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rgb_ycbcr
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/sharpFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sharpFilter
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/sharpMac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sharpMac
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/sobel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sobel
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/squareRootTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity squareRootTop
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/tap_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_v1_0_Config
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpMSaxisRGB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_v1_0_rgb_m_axis
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpMaxisMM2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_v1_0_m_axis_mm2s
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VFP_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/videoSelect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoSelect
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/videoProcess_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 936.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 7c970bf06f1449088fcf62e1be0d755f --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L floating_point_v7_1_4 -L secureip -L xpm --snapshot videoProcess_tb_behav xil_defaultlib.videoProcess_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.constantspackage
Compiling package xil_defaultlib.fixed_float_types
Compiling package xil_defaultlib.fixed_pkg
Compiling package ieee.math_real
Compiling package xil_defaultlib.float_pkg
Compiling package xil_defaultlib.vpfrecords
Compiling package xil_defaultlib.portspackage
Compiling package xil_defaultlib.commonpackage
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling architecture arch_imp of entity xil_defaultlib.dut_d5m [\dut_d5m(pixclk_freq=150000000.0...]
Compiling architecture arch_imp of entity xil_defaultlib.dut_configAxis [\dut_configAxis(aclk_freq=150000...]
Compiling architecture arch_imp of entity xil_defaultlib.d5m_raw_data [\d5m_raw_data(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.tap_buffer [\tap_buffer(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.dataTaps [\dataTaps(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.raw2rgb [raw2rgb_default]
Compiling architecture behavioral of entity xil_defaultlib.colorCorrection [colorcorrection_default]
Compiling architecture arch of entity xil_defaultlib.tap_buffer [\tap_buffer(img_width=512,p_data...]
Compiling architecture arch of entity xil_defaultlib.buffer_controller [\buffer_controller(img_width=512...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture squareroot_arch of entity xil_defaultlib.squareRoot [squareroot_default]
Compiling architecture arch of entity xil_defaultlib.squareRootTop [squareroottop_default]
Compiling architecture arch of entity xil_defaultlib.sobel [\sobel(img_width=512,adwr_width=...]
Compiling architecture arch of entity xil_defaultlib.tap_buffer [\tap_buffer(img_width=512,p_data...]
Compiling architecture arch of entity xil_defaultlib.buffer_controller [\buffer_controller(img_width=512...]
Compiling architecture arch of entity xil_defaultlib.sharpMac [sharpmac_default]
Compiling architecture arch of entity xil_defaultlib.sharpFilter [\sharpFilter(img_width=512,adwr_...]
Compiling architecture arch of entity xil_defaultlib.blurMac [blurmac_default]
Compiling architecture arch of entity xil_defaultlib.blurFilter [\blurFilter(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.detect [detect_default]
Compiling architecture rtl of entity xil_defaultlib.gridLockFifo [gridlockfifo_default]
Compiling architecture arch of entity xil_defaultlib.pointOfInterest [pointofinterest_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.hsv_c [hsv_c_default]
Compiling architecture arch_imp of entity xil_defaultlib.frameTestPattern [frametestpattern_default]
Compiling architecture arch of entity xil_defaultlib.frameProcess [\frameProcess(img_width=512,adwr...]
Compiling architecture imp of entity xil_defaultlib.rgb_ycbcr [rgb_ycbcr_default]
Compiling architecture behavioral of entity xil_defaultlib.videoSelect [videoselect_default]
Compiling architecture arch_imp of entity xil_defaultlib.videoProcess_v1_0_rgb_m_axis [videoprocess_v1_0_rgb_m_axis_def...]
Compiling architecture arch_imp of entity xil_defaultlib.videoProcess_v1_0_m_axis_mm2s [videoprocess_v1_0_m_axis_mm2s_de...]
Compiling architecture arch_imp of entity xil_defaultlib.videoProcess_v1_0_Config [\videoProcess_v1_0_Config(revisi...]
Compiling architecture behavioral of entity xil_defaultlib.digiClk [digiclk_default]
Compiling architecture arch_imp of entity xil_defaultlib.VFP_v1_0 [\VFP_v1_0(revision_number="00000...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageRead [\imageRead(input_file="input")(1...]
Compiling architecture arch_imp of entity xil_defaultlib.dut_frameProcess [dut_frameprocess_default]
Compiling architecture behavioral of entity xil_defaultlib.videoprocess_tb
Built simulation snapshot videoProcess_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/videoProcess_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/videoProcess_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 12 18:59:20 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 61.379 ; gain = 1.168
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 12 18:59:20 2019...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:02:14 . Memory (MB): peak = 936.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '135' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "videoProcess_tb_behav -key {Behavioral:sim_1:Functional:videoProcess_tb} -tclbatch {videoProcess_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
ERROR: File Z:/Documents/GitHub/D5MWEB/ipManager/ip_user_files/VFP_1.0/tb\test1\soble.bmp could not be opened
on HDL file z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/imageWrite.vhd line 28
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:02:42 . Memory (MB): peak = 936.570 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'videoProcess_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav/input.bmp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj videoProcess_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/divider/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/squareRoot/sim/squareRoot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity squareRoot
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/constantspackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/float_and_fixed_pkg/fixed_float_types_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/float_and_fixed_pkg/fixed_pkg_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/float_and_fixed_pkg/float_pkg_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/vpfRecords.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/portspackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/blurFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blurFilter
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/blurMac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blurMac
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/buffer_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity buffer_controller
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/colorCorrection.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity colorCorrection
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/commonpackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/d5m_raw_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d5m_raw_data
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/dataTaps.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dataTaps
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/digiClk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity digiClk
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/dut_configAxis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_configAxis
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/dut_d5m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_d5m
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/dut_frameProcess.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_frameProcess
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/frameProcess.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frameProcess
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/frameTestPattern.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frameTestPattern
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/gridLockFifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gridLockFifo
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/hsv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hsv_c
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/imageRead.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imageRead
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/imageWrite.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imageWrite
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/pointOfInterest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pointOfInterest
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/raw2rgb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity raw2rgb
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/rgb_ycbcr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rgb_ycbcr
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/sharpFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sharpFilter
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/sharpMac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sharpMac
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/sobel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sobel
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/squareRootTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity squareRootTop
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/tap_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_v1_0_Config
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpMSaxisRGB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_v1_0_rgb_m_axis
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpMaxisMM2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_v1_0_m_axis_mm2s
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VFP_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/videoSelect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoSelect
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/videoProcess_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 936.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 7c970bf06f1449088fcf62e1be0d755f --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L floating_point_v7_1_4 -L secureip -L xpm --snapshot videoProcess_tb_behav xil_defaultlib.videoProcess_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.constantspackage
Compiling package xil_defaultlib.fixed_float_types
Compiling package xil_defaultlib.fixed_pkg
Compiling package ieee.math_real
Compiling package xil_defaultlib.float_pkg
Compiling package xil_defaultlib.vpfrecords
Compiling package xil_defaultlib.portspackage
Compiling package xil_defaultlib.commonpackage
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling architecture arch_imp of entity xil_defaultlib.dut_d5m [\dut_d5m(pixclk_freq=150000000.0...]
Compiling architecture arch_imp of entity xil_defaultlib.dut_configAxis [\dut_configAxis(aclk_freq=150000...]
Compiling architecture arch_imp of entity xil_defaultlib.d5m_raw_data [\d5m_raw_data(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.tap_buffer [\tap_buffer(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.dataTaps [\dataTaps(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.raw2rgb [raw2rgb_default]
Compiling architecture behavioral of entity xil_defaultlib.colorCorrection [colorcorrection_default]
Compiling architecture arch of entity xil_defaultlib.tap_buffer [\tap_buffer(img_width=512,p_data...]
Compiling architecture arch of entity xil_defaultlib.buffer_controller [\buffer_controller(img_width=512...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture squareroot_arch of entity xil_defaultlib.squareRoot [squareroot_default]
Compiling architecture arch of entity xil_defaultlib.squareRootTop [squareroottop_default]
Compiling architecture arch of entity xil_defaultlib.sobel [\sobel(img_width=512,adwr_width=...]
Compiling architecture arch of entity xil_defaultlib.tap_buffer [\tap_buffer(img_width=512,p_data...]
Compiling architecture arch of entity xil_defaultlib.buffer_controller [\buffer_controller(img_width=512...]
Compiling architecture arch of entity xil_defaultlib.sharpMac [sharpmac_default]
Compiling architecture arch of entity xil_defaultlib.sharpFilter [\sharpFilter(img_width=512,adwr_...]
Compiling architecture arch of entity xil_defaultlib.blurMac [blurmac_default]
Compiling architecture arch of entity xil_defaultlib.blurFilter [\blurFilter(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.detect [detect_default]
Compiling architecture rtl of entity xil_defaultlib.gridLockFifo [gridlockfifo_default]
Compiling architecture arch of entity xil_defaultlib.pointOfInterest [pointofinterest_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.hsv_c [hsv_c_default]
Compiling architecture arch_imp of entity xil_defaultlib.frameTestPattern [frametestpattern_default]
Compiling architecture arch of entity xil_defaultlib.frameProcess [\frameProcess(img_width=512,adwr...]
Compiling architecture imp of entity xil_defaultlib.rgb_ycbcr [rgb_ycbcr_default]
Compiling architecture behavioral of entity xil_defaultlib.videoSelect [videoselect_default]
Compiling architecture arch_imp of entity xil_defaultlib.videoProcess_v1_0_rgb_m_axis [videoprocess_v1_0_rgb_m_axis_def...]
Compiling architecture arch_imp of entity xil_defaultlib.videoProcess_v1_0_m_axis_mm2s [videoprocess_v1_0_m_axis_mm2s_de...]
Compiling architecture arch_imp of entity xil_defaultlib.videoProcess_v1_0_Config [\videoProcess_v1_0_Config(revisi...]
Compiling architecture behavioral of entity xil_defaultlib.digiClk [digiclk_default]
Compiling architecture arch_imp of entity xil_defaultlib.VFP_v1_0 [\VFP_v1_0(revision_number="00000...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageRead [\imageRead(input_file="input")(1...]
Compiling architecture arch_imp of entity xil_defaultlib.dut_frameProcess [dut_frameprocess_default]
Compiling architecture behavioral of entity xil_defaultlib.videoprocess_tb
Built simulation snapshot videoProcess_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/videoProcess_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/videoProcess_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 12 19:09:21 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 61.172 ; gain = 0.164
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 12 19:09:21 2019...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:02:16 . Memory (MB): peak = 936.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '137' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "videoProcess_tb_behav -key {Behavioral:sim_1:Functional:videoProcess_tb} -tclbatch {videoProcess_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source videoProcess_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 936.570 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'videoProcess_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:02:49 . Memory (MB): peak = 936.570 ; gain = 0.000
create_wave_config
run 200 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:03:11 ; elapsed = 00:10:19 . Memory (MB): peak = 991.484 ; gain = 24.043
INFO: [Common 17-344] 'run' was cancelled
run 200 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:23 ; elapsed = 00:01:54 . Memory (MB): peak = 1113.418 ; gain = 121.934
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.883 ; gain = 1.465
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1114.883 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'videoProcess_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav/input.bmp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj videoProcess_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/divider/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/squareRoot/sim/squareRoot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity squareRoot
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/constantspackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/float_and_fixed_pkg/fixed_float_types_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/float_and_fixed_pkg/fixed_pkg_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/float_and_fixed_pkg/float_pkg_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/vpfRecords.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/portspackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/blurFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blurFilter
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/blurMac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity blurMac
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/buffer_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity buffer_controller
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/colorCorrection.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity colorCorrection
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/commonpackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/d5m_raw_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d5m_raw_data
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/dataTaps.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dataTaps
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detect
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/digiClk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity digiClk
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/dut_configAxis.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_configAxis
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/dut_d5m.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_d5m
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/dut_frameProcess.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dut_frameProcess
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/frameProcess.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frameProcess
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/frameTestPattern.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frameTestPattern
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/gridLockFifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gridLockFifo
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/hsv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hsv_c
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/imageRead.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imageRead
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/imageWrite.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imageWrite
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/pointOfInterest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pointOfInterest
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/raw2rgb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity raw2rgb
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/rgb_ycbcr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rgb_ycbcr
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/sharpFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sharpFilter
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/sharpMac.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sharpMac
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/sobel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sobel
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/squareRootTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity squareRootTop
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/tap_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tap_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_v1_0_Config
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpMSaxisRGB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_v1_0_rgb_m_axis
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpMaxisMM2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_v1_0_m_axis_mm2s
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/hdl/vfpTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VFP_v1_0
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/src/videoSelect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoSelect
INFO: [VRFC 10-163] Analyzing VHDL file "z:/documents/github/d5mweb/ipmanager/ip_user_files/VFP_1.0/tb/videoProcess_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity videoProcess_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1114.883 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 7c970bf06f1449088fcf62e1be0d755f --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L xil_defaultlib -L floating_point_v7_1_4 -L secureip -L xpm --snapshot videoProcess_tb_behav xil_defaultlib.videoProcess_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.constantspackage
Compiling package xil_defaultlib.fixed_float_types
Compiling package xil_defaultlib.fixed_pkg
Compiling package ieee.math_real
Compiling package xil_defaultlib.float_pkg
Compiling package xil_defaultlib.vpfrecords
Compiling package xil_defaultlib.portspackage
Compiling package xil_defaultlib.commonpackage
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling architecture arch_imp of entity xil_defaultlib.dut_d5m [\dut_d5m(pixclk_freq=150000000.0...]
Compiling architecture arch_imp of entity xil_defaultlib.dut_configAxis [\dut_configAxis(aclk_freq=150000...]
Compiling architecture arch_imp of entity xil_defaultlib.d5m_raw_data [\d5m_raw_data(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.tap_buffer [\tap_buffer(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.dataTaps [\dataTaps(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.raw2rgb [raw2rgb_default]
Compiling architecture behavioral of entity xil_defaultlib.colorCorrection [colorcorrection_default]
Compiling architecture arch of entity xil_defaultlib.tap_buffer [\tap_buffer(img_width=512,p_data...]
Compiling architecture arch of entity xil_defaultlib.buffer_controller [\buffer_controller(img_width=512...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=22,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture squareroot_arch of entity xil_defaultlib.squareRoot [squareroot_default]
Compiling architecture arch of entity xil_defaultlib.squareRootTop [squareroottop_default]
Compiling architecture arch of entity xil_defaultlib.sobel [\sobel(img_width=512,adwr_width=...]
Compiling architecture arch of entity xil_defaultlib.tap_buffer [\tap_buffer(img_width=512,p_data...]
Compiling architecture arch of entity xil_defaultlib.buffer_controller [\buffer_controller(img_width=512...]
Compiling architecture arch of entity xil_defaultlib.sharpMac [sharpmac_default]
Compiling architecture arch of entity xil_defaultlib.sharpFilter [\sharpFilter(img_width=512,adwr_...]
Compiling architecture arch of entity xil_defaultlib.blurMac [blurmac_default]
Compiling architecture arch of entity xil_defaultlib.blurFilter [\blurFilter(img_width=512)\]
Compiling architecture arch of entity xil_defaultlib.detect [detect_default]
Compiling architecture rtl of entity xil_defaultlib.gridLockFifo [gridlockfifo_default]
Compiling architecture arch of entity xil_defaultlib.pointOfInterest [pointofinterest_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.hsv_c [hsv_c_default]
Compiling architecture arch_imp of entity xil_defaultlib.frameTestPattern [frametestpattern_default]
Compiling architecture arch of entity xil_defaultlib.frameProcess [\frameProcess(img_width=512,adwr...]
Compiling architecture imp of entity xil_defaultlib.rgb_ycbcr [rgb_ycbcr_default]
Compiling architecture behavioral of entity xil_defaultlib.videoSelect [videoselect_default]
Compiling architecture arch_imp of entity xil_defaultlib.videoProcess_v1_0_rgb_m_axis [videoprocess_v1_0_rgb_m_axis_def...]
Compiling architecture arch_imp of entity xil_defaultlib.videoProcess_v1_0_m_axis_mm2s [videoprocess_v1_0_m_axis_mm2s_de...]
Compiling architecture arch_imp of entity xil_defaultlib.videoProcess_v1_0_Config [\videoProcess_v1_0_Config(revisi...]
Compiling architecture behavioral of entity xil_defaultlib.digiClk [digiclk_default]
Compiling architecture arch_imp of entity xil_defaultlib.VFP_v1_0 [\VFP_v1_0(revision_number="00000...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageWrite [\imageWrite(img_width=512,img_he...]
Compiling architecture behavioral of entity xil_defaultlib.imageRead [\imageRead(input_file="input")(1...]
Compiling architecture arch_imp of entity xil_defaultlib.dut_frameProcess [dut_frameprocess_default]
Compiling architecture behavioral of entity xil_defaultlib.videoprocess_tb
Built simulation snapshot videoProcess_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/videoProcess_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav/xsim.dir/videoProcess_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 12 19:31:23 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 61.695 ; gain = 1.164
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 12 19:31:23 2019...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:02:13 . Memory (MB): peak = 1114.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '133' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'z:/documents/github/d5mweb/ipmanager/managed_ip_project/managed_ip_project.tmp/vfp_v1_0_v1_0_project/VFP_v1_0_v1_0_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "videoProcess_tb_behav -key {Behavioral:sim_1:Functional:videoProcess_tb} -tclbatch {videoProcess_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source videoProcess_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.883 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'videoProcess_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:02:44 . Memory (MB): peak = 1114.883 ; gain = 0.000
run 200 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:58 ; elapsed = 00:12:05 . Memory (MB): peak = 1147.570 ; gain = 32.688
INFO: [Common 17-344] 'run' was cancelled
