("Signal_Generator_bias:/\tSignal_Generator_bias IMP_AN_SIGNAL_GEN_GM layout" (("open" (nil hierarchy "/{IMP_AN_SIGNAL_GEN_GM Signal_Generator_bias layout }:a"))) (((12.636 -30.022) (214.176 104.498)) "a" "Virtuoso XL" 9))("Signal_Generator_bias:/\tSignal_Generator_bias IMP_AN_SIGNAL_GEN_GM schematic" (("open" (nil hierarchy "/{IMP_AN_SIGNAL_GEN_GM Signal_Generator_bias schematic }:a"))) (((-5.375 -2.53125) (10.2125 6.93125)) "a" "Schematics XL" 1))("lpf_tw:/\tlpf_tw IMP_AN_LPF layout" (("open" (nil hierarchy "/{IMP_AN_LPF lpf_tw layout }:a"))) (((-53.504 -229.097) (1016.574 578.367)) "a" "Layout" 6))("Signal_Generator_bias_tb:/\tSignal_Generator_bias_tb IMP_AN_SIGNAL_GEN_GM schematic" (("open" (nil hierarchy "/{IMP_AN_SIGNAL_GEN_GM Signal_Generator_bias_tb schematic }:a"))) (((-4.25625 -1.84375) (3.01875 1.81875)) "a" "analogArtist-Schematic" 7))("Signal_Generator_tb:/\tSignal_Generator_tb IMP_AN_SIGNAL_GEN config" (("cfgopen" (nil hierarchy "/{IMP_AN_SIGNAL_GEN Signal_Generator_tb config}:a"))) nil)("Signal_Generator_tb:/\tSignal_Generator_tb IMP_AN_SIGNAL_GEN adexlNVM" (("open" (nil hierarchy "/{IMP_AN_SIGNAL_GEN Signal_Generator_tb adexlNVM }:a"))) nil)("RDAC32_tb2:/\tRDAC32_tb2 IMP_DAC config" (("cfgopen" (nil hierarchy "/{IMP_DAC RDAC32_tb2 config}:a"))) nil)("RDAC32_tb2:/\tRDAC32_tb2 IMP_DAC adexl" (("open" (nil hierarchy "/{IMP_DAC RDAC32_tb2 adexl }:a"))) nil)("RDAC32:/\tRDAC32 IMP_DAC av_extracted" (("open" (nil hierarchy "/{IMP_DAC RDAC32 av_extracted }:a"))) (((-553.168 -135.43) (399.468 360.998)) "a" "parasitics-MaskLayout" 13))("RDAC32:/\tRDAC32 IMP_DAC layout" (("open" (nil hierarchy "/{IMP_DAC RDAC32 layout }:a"))) (((-167.364 -14.462) (227.444 238.372)) "a" "Virtuoso XL" 12))