{
    "name": "example_module_rw",
    "bus": {
        "type": "axi",
        "addr_width": 32,
        "data_width": 32,
        "reset": "async"
    },
    "addr_width": 32,
    "data_width": 32,
    "baseaddr": "0xffaa0000",
    "register": [
        {
            "name": "reg0",
            "mode": "rw",
            "type": "sl",
            "address": "0x0",
            "reset": "0x0",
            "description": "RW std_logic register that\nresets to 0x0"
        },
        {
            "name": "reg1",
            "mode": "rw",
            "type": "sl",
            "address": "0x4",
            "reset": "0x1",
            "description": "RW std_logic register that\nresets to 0x1"
        },
        {
            "name": "reg2",
            "mode": "rw",
            "type": "slv",
            "address": "0xc",
            "length": 8,
            "reset": "0x3",
            "description": "RW std_logic_vector[7:0] register\nthat resets to 0x3"
        },
        {
            "name": "reg3",
            "mode": "rw",
            "type": "default",
            "address": "0x14",
            "reset": "0xffffffff",
            "description": "Default RW register that resets\nto 0xFFFFFFFF"
        },
        {
            "name": "reg4",
            "mode": "rw",
            "type": "fields",
            "address": "0x1c",
            "fields": [
                {
                    "name": "field0",
                    "type": "sl",
                    "reset": "0x1",
                    "description": "std_logic that resets to 0x1"
                },
                {
                    "name": "field1",
                    "type": "slv",
                    "length": 4,
                    "reset": "0xb",
                    "description": "std_logic_vector[3:0] that\nresets to 0xb is not a valid\nreset value"
                },
                {
                    "name": "field2",
                    "type": "sl",
                    "description": "std_logic that resets to 0x1"
                },
                {
                    "name": "field3",
                    "type": "slv",
                    "length": 15,
                    "reset": "0x2b",
                    "description": "std_logic_vector[14:0] that\nresets to 0x2b"
                }
            ],
            "description": "RW register that have multiple\nfields"
        }
    ],
    "description": "An example module that contain\nexclusively RW registers."
}
