INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cristian/Desktop/Progetti_Vivado/CONTROLLORE_COD/CONTROLLORE_COD.sim/sim_1/impl/timing/xsim/tb_controllore_cod_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module controllore_cod
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cristian/Desktop/Progetti_Vivado/CONTROLLORE_COD/CONTROLLORE_COD.srcs/sim_1/new/tb_controllore_cod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controllore_cod
