// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Thu Jun  6 18:04:44 2024
// Host        : cr049.office.dreamchip.de running 64-bit Red Hat Enterprise Linux release 8.9 (Ootpa)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_neorv32_vivado_ip_0_0_sim_netlist.v
// Design      : design_1_neorv32_vivado_ip_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_neorv32_vivado_ip_0_0,neorv32_vivado_ip,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "neorv32_vivado_ip,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    resetn,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    gpio_o,
    gpio_i,
    uart0_txd_o,
    uart0_rxd_i,
    uart0_rts_o,
    uart0_cts_i,
    mtime_time_o,
    xirq_i,
    msw_irq_i,
    mext_irq_i);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s0_axis:s1_axis:m_axi, ASSOCIATED_RESET resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_i, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 resetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_i, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [31:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [3:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [31:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) output m_axi_bready;
  output [63:0]gpio_o;
  input [63:0]gpio_i;
  output uart0_txd_o;
  input uart0_rxd_i;
  output uart0_rts_o;
  input uart0_cts_i;
  output [63:0]mtime_time_o;
  input [31:0]xirq_i;
  input msw_irq_i;
  input mext_irq_i;

  wire \<const0> ;
  wire clk;
  wire [63:0]gpio_i;
  wire [7:0]\^gpio_o ;
  wire [31:0]\^m_axi_araddr ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire [15:2]\^m_axi_awaddr ;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [31:0]xirq_i;

  assign gpio_o[63] = \<const0> ;
  assign gpio_o[62] = \<const0> ;
  assign gpio_o[61] = \<const0> ;
  assign gpio_o[60] = \<const0> ;
  assign gpio_o[59] = \<const0> ;
  assign gpio_o[58] = \<const0> ;
  assign gpio_o[57] = \<const0> ;
  assign gpio_o[56] = \<const0> ;
  assign gpio_o[55] = \<const0> ;
  assign gpio_o[54] = \<const0> ;
  assign gpio_o[53] = \<const0> ;
  assign gpio_o[52] = \<const0> ;
  assign gpio_o[51] = \<const0> ;
  assign gpio_o[50] = \<const0> ;
  assign gpio_o[49] = \<const0> ;
  assign gpio_o[48] = \<const0> ;
  assign gpio_o[47] = \<const0> ;
  assign gpio_o[46] = \<const0> ;
  assign gpio_o[45] = \<const0> ;
  assign gpio_o[44] = \<const0> ;
  assign gpio_o[43] = \<const0> ;
  assign gpio_o[42] = \<const0> ;
  assign gpio_o[41] = \<const0> ;
  assign gpio_o[40] = \<const0> ;
  assign gpio_o[39] = \<const0> ;
  assign gpio_o[38] = \<const0> ;
  assign gpio_o[37] = \<const0> ;
  assign gpio_o[36] = \<const0> ;
  assign gpio_o[35] = \<const0> ;
  assign gpio_o[34] = \<const0> ;
  assign gpio_o[33] = \<const0> ;
  assign gpio_o[32] = \<const0> ;
  assign gpio_o[31] = \<const0> ;
  assign gpio_o[30] = \<const0> ;
  assign gpio_o[29] = \<const0> ;
  assign gpio_o[28] = \<const0> ;
  assign gpio_o[27] = \<const0> ;
  assign gpio_o[26] = \<const0> ;
  assign gpio_o[25] = \<const0> ;
  assign gpio_o[24] = \<const0> ;
  assign gpio_o[23] = \<const0> ;
  assign gpio_o[22] = \<const0> ;
  assign gpio_o[21] = \<const0> ;
  assign gpio_o[20] = \<const0> ;
  assign gpio_o[19] = \<const0> ;
  assign gpio_o[18] = \<const0> ;
  assign gpio_o[17] = \<const0> ;
  assign gpio_o[16] = \<const0> ;
  assign gpio_o[15] = \<const0> ;
  assign gpio_o[14] = \<const0> ;
  assign gpio_o[13] = \<const0> ;
  assign gpio_o[12] = \<const0> ;
  assign gpio_o[11] = \<const0> ;
  assign gpio_o[10] = \<const0> ;
  assign gpio_o[9] = \<const0> ;
  assign gpio_o[8] = \<const0> ;
  assign gpio_o[7:0] = \^gpio_o [7:0];
  assign m_axi_araddr[31:16] = \^m_axi_araddr [31:16];
  assign m_axi_araddr[15:2] = \^m_axi_awaddr [15:2];
  assign m_axi_araddr[1:0] = \^m_axi_araddr [1:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_awaddr[31:16] = \^m_axi_araddr [31:16];
  assign m_axi_awaddr[15:2] = \^m_axi_awaddr [15:2];
  assign m_axi_awaddr[1:0] = \^m_axi_araddr [1:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip U0
       (.ADDRARDADDR(\^m_axi_awaddr [15:4]),
        .clk(clk),
        .\dbus_req_o[data] (m_axi_wdata),
        .gpio_i(gpio_i[7:0]),
        .gpio_o(\^gpio_o ),
        .m_axi_araddr({\^m_axi_araddr [31],\^m_axi_araddr [27],\^m_axi_araddr [25:16],\^m_axi_araddr [1:0]}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\mar_reg[26] (\^m_axi_araddr [26]),
        .\mar_reg[28] (\^m_axi_araddr [28]),
        .\mar_reg[29] (\^m_axi_araddr [29]),
        .\mar_reg[2] (\^m_axi_awaddr [2]),
        .\mar_reg[30] (\^m_axi_araddr [30]),
        .\mar_reg[3] (\^m_axi_awaddr [3]),
        .mext_irq_i(mext_irq_i),
        .msw_irq_i(msw_irq_i),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway
   (\main_rsp[err] ,
    \keeper_reg[busy]__0 ,
    wdata_i,
    \cpu_d_rsp[err] ,
    m_axi_rresp_1_sp_1,
    \keeper_reg[cnt][4]_0 ,
    port_sel_reg,
    clk,
    rstn_sys,
    \keeper_reg[err]_0 ,
    \keeper_reg[busy]_0 ,
    arbiter_err_reg,
    m_axi_rresp);
  output \main_rsp[err] ;
  output \keeper_reg[busy]__0 ;
  output [0:0]wdata_i;
  output \cpu_d_rsp[err] ;
  output m_axi_rresp_1_sp_1;
  output \keeper_reg[cnt][4]_0 ;
  input port_sel_reg;
  input clk;
  input rstn_sys;
  input \keeper_reg[err]_0 ;
  input \keeper_reg[busy]_0 ;
  input arbiter_err_reg;
  input [1:0]m_axi_rresp;

  wire arbiter_err_reg;
  wire clk;
  wire \cpu_d_rsp[err] ;
  wire \keeper[cnt][2]_i_1_n_0 ;
  wire \keeper[cnt][3]_i_1_n_0 ;
  wire \keeper[cnt][4]_i_1_n_0 ;
  wire \keeper_reg[busy]_0 ;
  wire \keeper_reg[busy]__0 ;
  wire [4:0]\keeper_reg[cnt] ;
  wire \keeper_reg[cnt][4]_0 ;
  wire \keeper_reg[err]_0 ;
  wire \keeper_reg[halt_n_0_] ;
  wire [1:0]m_axi_rresp;
  wire m_axi_rresp_1_sn_1;
  wire \main_rsp[err] ;
  wire [1:0]p_0_in;
  wire port_sel_reg;
  wire rstn_sys;
  wire [0:0]wdata_i;

  assign m_axi_rresp_1_sp_1 = m_axi_rresp_1_sn_1;
  LUT2 #(
    .INIT(4'h8)) 
    arbiter_err_i_1
       (.I0(\main_rsp[err] ),
        .I1(arbiter_err_reg),
        .O(\cpu_d_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \keeper[cnt][0]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \keeper[cnt][1]_i_1 
       (.I0(\keeper_reg[busy]__0 ),
        .I1(\keeper_reg[cnt] [1]),
        .I2(\keeper_reg[cnt] [0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hE1FF)) 
    \keeper[cnt][2]_i_1 
       (.I0(\keeper_reg[cnt] [0]),
        .I1(\keeper_reg[cnt] [1]),
        .I2(\keeper_reg[cnt] [2]),
        .I3(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \keeper[cnt][3]_i_1 
       (.I0(\keeper_reg[cnt] [1]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [2]),
        .I3(\keeper_reg[cnt] [3]),
        .I4(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \keeper[cnt][4]_i_1 
       (.I0(\keeper_reg[cnt] [2]),
        .I1(\keeper_reg[cnt] [0]),
        .I2(\keeper_reg[cnt] [1]),
        .I3(\keeper_reg[cnt] [3]),
        .I4(\keeper_reg[cnt] [4]),
        .I5(\keeper_reg[busy]__0 ),
        .O(\keeper[cnt][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \keeper[err]_i_4 
       (.I0(\keeper_reg[cnt] [4]),
        .I1(\keeper_reg[cnt] [2]),
        .I2(\keeper_reg[cnt] [0]),
        .I3(\keeper_reg[cnt] [1]),
        .I4(\keeper_reg[cnt] [3]),
        .I5(\keeper_reg[halt_n_0_] ),
        .O(\keeper_reg[cnt][4]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \keeper[err]_i_5 
       (.I0(m_axi_rresp[1]),
        .I1(m_axi_rresp[0]),
        .O(m_axi_rresp_1_sn_1));
  FDCE \keeper_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper_reg[busy]_0 ),
        .Q(\keeper_reg[busy]__0 ));
  FDCE \keeper_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\keeper_reg[cnt] [0]));
  FDCE \keeper_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\keeper_reg[cnt] [1]));
  FDCE \keeper_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][2]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [2]));
  FDCE \keeper_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][3]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [3]));
  FDCE \keeper_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper[cnt][4]_i_1_n_0 ),
        .Q(\keeper_reg[cnt] [4]));
  FDCE \keeper_reg[err] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\keeper_reg[err]_0 ),
        .Q(\main_rsp[err] ));
  FDCE \keeper_reg[halt] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(port_sel_reg),
        .Q(\keeper_reg[halt_n_0_] ));
  LUT2 #(
    .INIT(4'h2)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5 
       (.I0(\main_rsp[err] ),
        .I1(arbiter_err_reg),
        .O(wdata_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch
   (\arbiter_reg[b_req]__0 ,
    \FSM_onehot_arbiter_reg[state][2]_0 ,
    \FSM_onehot_arbiter_reg[state][2]_1 ,
    \FSM_onehot_arbiter_reg[state][2]_2 ,
    clk,
    rstn_sys,
    \arbiter_reg[b_req]0 ,
    \FSM_onehot_arbiter_reg[state][2]_3 ,
    \main_rsp[err] ,
    \keeper_reg[busy] ,
    misaligned,
    \ctrl_o[lsu_req] ,
    arbiter_err_reg,
    arbiter_err_reg_0,
    arbiter_err_reg_1);
  output \arbiter_reg[b_req]__0 ;
  output \FSM_onehot_arbiter_reg[state][2]_0 ;
  output [0:0]\FSM_onehot_arbiter_reg[state][2]_1 ;
  output \FSM_onehot_arbiter_reg[state][2]_2 ;
  input clk;
  input rstn_sys;
  input \arbiter_reg[b_req]0 ;
  input \FSM_onehot_arbiter_reg[state][2]_3 ;
  input \main_rsp[err] ;
  input \keeper_reg[busy] ;
  input misaligned;
  input \ctrl_o[lsu_req] ;
  input arbiter_err_reg;
  input arbiter_err_reg_0;
  input arbiter_err_reg_1;

  wire \FSM_onehot_arbiter[state][1]_i_1_n_0 ;
  wire \FSM_onehot_arbiter[state][2]_i_1_n_0 ;
  wire \FSM_onehot_arbiter[state][2]_i_2_n_0 ;
  wire \FSM_onehot_arbiter_reg[state][2]_0 ;
  wire [0:0]\FSM_onehot_arbiter_reg[state][2]_1 ;
  wire \FSM_onehot_arbiter_reg[state][2]_2 ;
  wire \FSM_onehot_arbiter_reg[state][2]_3 ;
  wire arbiter_err_reg;
  wire arbiter_err_reg_0;
  wire arbiter_err_reg_1;
  wire \arbiter_reg[a_req]0 ;
  wire \arbiter_reg[a_req]__0 ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [0:0]\arbiter_reg[state] ;
  wire clk;
  wire \ctrl_o[lsu_req] ;
  wire \keeper_reg[busy] ;
  wire \m_axi_araddr[31]_INST_0_i_2_n_0 ;
  wire \main_rsp[err] ;
  wire misaligned;
  wire rstn_sys;

  LUT6 #(
    .INIT(64'h0000FFFF00AE0000)) 
    \FSM_onehot_arbiter[state][1]_i_1 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(\ctrl_o[lsu_req] ),
        .I2(misaligned),
        .I3(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I4(\FSM_onehot_arbiter[state][2]_i_2_n_0 ),
        .I5(\arbiter_reg[state] ),
        .O(\FSM_onehot_arbiter[state][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00510000)) 
    \FSM_onehot_arbiter[state][2]_i_1 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(\ctrl_o[lsu_req] ),
        .I2(misaligned),
        .I3(\arbiter_reg[state] ),
        .I4(\FSM_onehot_arbiter[state][2]_i_2_n_0 ),
        .I5(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .O(\FSM_onehot_arbiter[state][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFBFBAA)) 
    \FSM_onehot_arbiter[state][2]_i_2 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_0 ),
        .I1(\FSM_onehot_arbiter_reg[state][2]_3 ),
        .I2(\main_rsp[err] ),
        .I3(\arbiter_reg[state] ),
        .I4(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .O(\FSM_onehot_arbiter[state][2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter[state][1]_i_1_n_0 ),
        .Q(\arbiter_reg[state] ));
  (* FSM_ENCODED_STATES = "iSTATE:001,busy_b:100,busy_a:010" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_arbiter_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_arbiter[state][2]_i_1_n_0 ),
        .Q(\FSM_onehot_arbiter_reg[state][2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \arbiter[a_req]_i_1 
       (.I0(\arbiter_reg[a_req]__0 ),
        .I1(\ctrl_o[lsu_req] ),
        .I2(misaligned),
        .I3(\arbiter_reg[state] ),
        .O(\arbiter_reg[a_req]0 ));
  FDCE \arbiter_reg[a_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[a_req]0 ),
        .Q(\arbiter_reg[a_req]__0 ));
  FDCE \arbiter_reg[b_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\arbiter_reg[b_req]0 ),
        .Q(\arbiter_reg[b_req]__0 ));
  LUT6 #(
    .INIT(64'h4444444455555545)) 
    \m_axi_araddr[31]_INST_0_i_1 
       (.I0(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I1(\m_axi_araddr[31]_INST_0_i_2_n_0 ),
        .I2(arbiter_err_reg),
        .I3(arbiter_err_reg_0),
        .I4(arbiter_err_reg_1),
        .I5(\arbiter_reg[b_req]__0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \m_axi_araddr[31]_INST_0_i_2 
       (.I0(\arbiter_reg[state] ),
        .I1(\arbiter_reg[a_req]__0 ),
        .I2(\ctrl_o[lsu_req] ),
        .I3(misaligned),
        .O(\m_axi_araddr[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111010)) 
    m_axi_awvalid_INST_0_i_3
       (.I0(\FSM_onehot_arbiter_reg[state][2]_1 ),
        .I1(\arbiter_reg[state] ),
        .I2(\keeper_reg[busy] ),
        .I3(misaligned),
        .I4(\ctrl_o[lsu_req] ),
        .I5(\arbiter_reg[a_req]__0 ),
        .O(\FSM_onehot_arbiter_reg[state][2]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu
   (misaligned,
    \execute_engine_reg[ir][13]_rep ,
    \execute_engine_reg[ir] ,
    m_axi_rready,
    \wb_core[we] ,
    port_sel_reg,
    \fetch_engine_reg[pc][15] ,
    \mar_reg[2] ,
    ADDRARDADDR,
    \iodev_req[10][stb] ,
    D,
    \mar_reg[26] ,
    \mar_reg[29] ,
    \mar_reg[28] ,
    \mar_reg[30] ,
    E,
    \mar_reg[3] ,
    \mar_reg[2]_0 ,
    \iodev_req[11][stb] ,
    \bus_req_o_reg[data][0] ,
    Q,
    \iodev_req[12][stb] ,
    \mar_reg[3]_0 ,
    \bus_req_o_reg[data][0]_0 ,
    \fifo_read_sync.half_o_reg ,
    WEA,
    m_axi_wstrb,
    \bus_req_o_reg[ben][2] ,
    \bus_req_o_reg[ben][1] ,
    \bus_req_o_reg[ben][0] ,
    \timeout_cnt_reg[6] ,
    m_axi_bresp_0_sp_1,
    \m_axi_bresp[0]_0 ,
    \w_pnt_reg[0] ,
    m_axi_bready,
    \mar_reg[31] ,
    rden0,
    \dout_reg[7] ,
    \bus_req_o_reg[rw] ,
    \iodev_req[3][stb] ,
    \mar_reg[2]_1 ,
    \r_pnt_reg[0] ,
    \bus_req_o_reg[rw]_0 ,
    \bus_req_o_reg[rw]_1 ,
    \bus_rsp_o[data][18]_i_2 ,
    \irq_enable_reg[0] ,
    m_axi_araddr,
    \mar_reg[1] ,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1] ,
    \FSM_sequential_fetch_engine_reg[state][0] ,
    \w_pnt_reg[1] ,
    \execute_engine_reg[ir][13]_rep__0 ,
    \ctrl_o[lsu_req] ,
    \w_pnt_reg[1]_0 ,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    m_axi_bready_0,
    mem_ram_b0_reg_1,
    p_3_in,
    \bus_rsp_o_reg[data][15] ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    pending_reg,
    pending_reg_0,
    pending,
    w_pnt,
    r_pnt,
    \w_pnt_reg[0]_0 ,
    gpio_o,
    \bus_rsp_o_reg[data][7] ,
    cg_en_9,
    \bus_rsp_o_reg[data][7]_0 ,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][3] ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][6] ,
    \bus_rsp_o_reg[data][7]_1 ,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][12] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][14] ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][16] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][18] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][26] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    p_2_in,
    \imem_rom.rdata_reg_9 ,
    m_axi_bresp,
    m_axi_bvalid,
    pending_reg_1,
    m_axi_rvalid,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]__0 ,
    \main_rsp[data] ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[30] ,
    arbiter_req_reg,
    wdata_i,
    firq_i,
    \trap_ctrl_reg[irq_pnd][2] ,
    mti_i,
    \main_rsp[err] ,
    \FSM_sequential_execute_engine_reg[state][3] ,
    \ctrl_reg[alu_op][1] );
  output misaligned;
  output \execute_engine_reg[ir][13]_rep ;
  output [0:0]\execute_engine_reg[ir] ;
  output m_axi_rready;
  output \wb_core[we] ;
  output port_sel_reg;
  output \fetch_engine_reg[pc][15] ;
  output \mar_reg[2] ;
  output [13:0]ADDRARDADDR;
  output \iodev_req[10][stb] ;
  output [4:0]D;
  output \mar_reg[26] ;
  output \mar_reg[29] ;
  output \mar_reg[28] ;
  output \mar_reg[30] ;
  output [0:0]E;
  output \mar_reg[3] ;
  output \mar_reg[2]_0 ;
  output \iodev_req[11][stb] ;
  output \bus_req_o_reg[data][0] ;
  output [31:0]Q;
  output \iodev_req[12][stb] ;
  output [1:0]\mar_reg[3]_0 ;
  output \bus_req_o_reg[data][0]_0 ;
  output [26:0]\fifo_read_sync.half_o_reg ;
  output [0:0]WEA;
  output [3:0]m_axi_wstrb;
  output [0:0]\bus_req_o_reg[ben][2] ;
  output [0:0]\bus_req_o_reg[ben][1] ;
  output [0:0]\bus_req_o_reg[ben][0] ;
  output \timeout_cnt_reg[6] ;
  output m_axi_bresp_0_sp_1;
  output \m_axi_bresp[0]_0 ;
  output \w_pnt_reg[0] ;
  output m_axi_bready;
  output \mar_reg[31] ;
  output rden0;
  output [7:0]\dout_reg[7] ;
  output [0:0]\bus_req_o_reg[rw] ;
  output \iodev_req[3][stb] ;
  output \mar_reg[2]_1 ;
  output [0:0]\r_pnt_reg[0] ;
  output [0:0]\bus_req_o_reg[rw]_0 ;
  output [31:0]\bus_req_o_reg[rw]_1 ;
  output \bus_rsp_o[data][18]_i_2 ;
  output \irq_enable_reg[0] ;
  output [13:0]m_axi_araddr;
  output [0:0]\mar_reg[1] ;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1] ;
  output \FSM_sequential_fetch_engine_reg[state][0] ;
  output \w_pnt_reg[1] ;
  output \execute_engine_reg[ir][13]_rep__0 ;
  output \ctrl_o[lsu_req] ;
  output \w_pnt_reg[1]_0 ;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input m_axi_bready_0;
  input mem_ram_b0_reg_1;
  input [0:0]p_3_in;
  input [9:0]\bus_rsp_o_reg[data][15] ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input pending_reg;
  input [0:0]pending_reg_0;
  input pending;
  input w_pnt;
  input r_pnt;
  input \w_pnt_reg[0]_0 ;
  input [7:0]gpio_o;
  input [7:0]\bus_rsp_o_reg[data][7] ;
  input cg_en_9;
  input [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input \ctrl_reg[sim_mode]__0 ;
  input \ctrl_reg[hwfc_en]__0 ;
  input [2:0]\bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][0] ;
  input \bus_rsp_o_reg[data][1] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][3] ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][6] ;
  input \bus_rsp_o_reg[data][7]_1 ;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][12] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][14] ;
  input \bus_rsp_o_reg[data][15]_0 ;
  input \bus_rsp_o_reg[data][16] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][18] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][26] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input [0:0]p_2_in;
  input \imem_rom.rdata_reg_9 ;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_reg_1;
  input m_axi_rvalid;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]__0 ;
  input [31:0]\main_rsp[data] ;
  input \rdata_o_reg[23] ;
  input \rdata_o_reg[30] ;
  input arbiter_req_reg;
  input [0:0]wdata_i;
  input [2:0]firq_i;
  input [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  input mti_i;
  input \main_rsp[err] ;
  input \FSM_sequential_execute_engine_reg[state][3] ;
  input \ctrl_reg[alu_op][1] ;

  wire [13:0]ADDRARDADDR;
  wire [4:0]D;
  wire [0:0]E;
  wire \FSM_sequential_execute_engine_reg[state][3] ;
  wire \FSM_sequential_fetch_engine_reg[state][0] ;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [31:1]alu_res;
  wire arbiter_err;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire arbiter_req_reg;
  wire [0:0]\bus_req_o_reg[ben][0] ;
  wire [0:0]\bus_req_o_reg[ben][1] ;
  wire [0:0]\bus_req_o_reg[ben][2] ;
  wire \bus_req_o_reg[data][0] ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire [0:0]\bus_req_o_reg[rw] ;
  wire [0:0]\bus_req_o_reg[rw]_0 ;
  wire [31:0]\bus_req_o_reg[rw]_1 ;
  wire \bus_rsp_o[data][18]_i_2 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][12] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][14] ;
  wire [9:0]\bus_rsp_o_reg[data][15] ;
  wire \bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][16] ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][18] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][26] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][3] ;
  wire \bus_rsp_o_reg[data][4] ;
  wire [2:0]\bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][6] ;
  wire [7:0]\bus_rsp_o_reg[data][7] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire \bus_rsp_o_reg[data][7]_1 ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire cg_en_9;
  wire clk;
  wire cp_valid_1;
  wire [31:0]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[err] ;
  wire [31:2]\cpu_i_req[addr] ;
  wire [31:0]csr_rdata;
  wire [1:0]\ctrl[alu_cp_trig] ;
  wire [2:0]\ctrl[alu_op] ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [2:1]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_mo_we] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rs2] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_o[lsu_req] ;
  wire \ctrl_reg[alu_op][1] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\dout_reg[7] ;
  wire [0:0]\execute_engine_reg[ir] ;
  wire \execute_engine_reg[ir][13]_rep ;
  wire \execute_engine_reg[ir][13]_rep__0 ;
  wire [31:1]\execute_engine_reg[link_pc] ;
  wire \fetch_engine_reg[pc][15] ;
  wire [26:0]\fifo_read_sync.half_o_reg ;
  wire [2:0]firq_i;
  wire [7:0]gpio_o;
  wire \imem_rom.rdata_reg_9 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire \irq_enable_reg[0] ;
  wire [13:0]m_axi_araddr;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire \m_axi_bresp[0]_0 ;
  wire m_axi_bresp_0_sn_1;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [3:0]m_axi_wstrb;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire [0:0]\mar_reg[1] ;
  wire \mar_reg[26] ;
  wire \mar_reg[28] ;
  wire \mar_reg[29] ;
  wire \mar_reg[2] ;
  wire \mar_reg[2]_0 ;
  wire \mar_reg[2]_1 ;
  wire \mar_reg[30] ;
  wire \mar_reg[31] ;
  wire \mar_reg[3] ;
  wire [1:0]\mar_reg[3]_0 ;
  wire mem_ram_b0_reg_1;
  wire [31:0]mem_rdata;
  wire misaligned;
  wire mti_i;
  wire [32:0]\mul[add] ;
  wire neorv32_cpu_alu_inst_n_103;
  wire neorv32_cpu_alu_inst_n_104;
  wire neorv32_cpu_alu_inst_n_105;
  wire neorv32_cpu_alu_inst_n_106;
  wire neorv32_cpu_alu_inst_n_107;
  wire neorv32_cpu_alu_inst_n_108;
  wire neorv32_cpu_alu_inst_n_109;
  wire neorv32_cpu_alu_inst_n_110;
  wire neorv32_cpu_alu_inst_n_111;
  wire neorv32_cpu_alu_inst_n_112;
  wire neorv32_cpu_alu_inst_n_113;
  wire neorv32_cpu_alu_inst_n_114;
  wire neorv32_cpu_alu_inst_n_115;
  wire neorv32_cpu_alu_inst_n_116;
  wire neorv32_cpu_alu_inst_n_117;
  wire neorv32_cpu_alu_inst_n_118;
  wire neorv32_cpu_alu_inst_n_119;
  wire neorv32_cpu_alu_inst_n_120;
  wire neorv32_cpu_alu_inst_n_121;
  wire neorv32_cpu_alu_inst_n_122;
  wire neorv32_cpu_alu_inst_n_123;
  wire neorv32_cpu_alu_inst_n_124;
  wire neorv32_cpu_alu_inst_n_125;
  wire neorv32_cpu_alu_inst_n_126;
  wire neorv32_cpu_alu_inst_n_127;
  wire neorv32_cpu_alu_inst_n_128;
  wire neorv32_cpu_alu_inst_n_129;
  wire neorv32_cpu_alu_inst_n_130;
  wire neorv32_cpu_alu_inst_n_131;
  wire neorv32_cpu_alu_inst_n_132;
  wire neorv32_cpu_alu_inst_n_133;
  wire neorv32_cpu_alu_inst_n_134;
  wire neorv32_cpu_alu_inst_n_135;
  wire neorv32_cpu_alu_inst_n_136;
  wire neorv32_cpu_alu_inst_n_137;
  wire neorv32_cpu_alu_inst_n_138;
  wire neorv32_cpu_alu_inst_n_139;
  wire neorv32_cpu_alu_inst_n_140;
  wire neorv32_cpu_alu_inst_n_141;
  wire neorv32_cpu_alu_inst_n_142;
  wire neorv32_cpu_alu_inst_n_143;
  wire neorv32_cpu_alu_inst_n_144;
  wire neorv32_cpu_alu_inst_n_145;
  wire neorv32_cpu_alu_inst_n_146;
  wire neorv32_cpu_alu_inst_n_147;
  wire neorv32_cpu_alu_inst_n_148;
  wire neorv32_cpu_alu_inst_n_149;
  wire neorv32_cpu_alu_inst_n_150;
  wire neorv32_cpu_alu_inst_n_151;
  wire neorv32_cpu_alu_inst_n_152;
  wire neorv32_cpu_alu_inst_n_153;
  wire neorv32_cpu_alu_inst_n_154;
  wire neorv32_cpu_alu_inst_n_155;
  wire neorv32_cpu_alu_inst_n_156;
  wire neorv32_cpu_alu_inst_n_157;
  wire neorv32_cpu_alu_inst_n_158;
  wire neorv32_cpu_alu_inst_n_159;
  wire neorv32_cpu_alu_inst_n_160;
  wire neorv32_cpu_alu_inst_n_161;
  wire neorv32_cpu_alu_inst_n_162;
  wire neorv32_cpu_alu_inst_n_163;
  wire neorv32_cpu_alu_inst_n_164;
  wire neorv32_cpu_alu_inst_n_36;
  wire neorv32_cpu_alu_inst_n_37;
  wire neorv32_cpu_alu_inst_n_38;
  wire neorv32_cpu_alu_inst_n_39;
  wire neorv32_cpu_alu_inst_n_40;
  wire neorv32_cpu_alu_inst_n_41;
  wire neorv32_cpu_alu_inst_n_42;
  wire neorv32_cpu_alu_inst_n_43;
  wire neorv32_cpu_alu_inst_n_44;
  wire neorv32_cpu_alu_inst_n_45;
  wire neorv32_cpu_alu_inst_n_46;
  wire neorv32_cpu_alu_inst_n_47;
  wire neorv32_cpu_alu_inst_n_48;
  wire neorv32_cpu_alu_inst_n_49;
  wire neorv32_cpu_alu_inst_n_50;
  wire neorv32_cpu_alu_inst_n_51;
  wire neorv32_cpu_alu_inst_n_52;
  wire neorv32_cpu_alu_inst_n_53;
  wire neorv32_cpu_alu_inst_n_54;
  wire neorv32_cpu_alu_inst_n_55;
  wire neorv32_cpu_alu_inst_n_56;
  wire neorv32_cpu_alu_inst_n_57;
  wire neorv32_cpu_alu_inst_n_58;
  wire neorv32_cpu_alu_inst_n_59;
  wire neorv32_cpu_alu_inst_n_60;
  wire neorv32_cpu_alu_inst_n_61;
  wire neorv32_cpu_alu_inst_n_62;
  wire neorv32_cpu_alu_inst_n_63;
  wire neorv32_cpu_alu_inst_n_64;
  wire neorv32_cpu_alu_inst_n_65;
  wire neorv32_cpu_alu_inst_n_66;
  wire neorv32_cpu_alu_inst_n_67;
  wire neorv32_cpu_alu_inst_n_68;
  wire neorv32_cpu_alu_inst_n_69;
  wire neorv32_cpu_alu_inst_n_70;
  wire neorv32_cpu_control_inst_n_114;
  wire neorv32_cpu_control_inst_n_115;
  wire neorv32_cpu_control_inst_n_116;
  wire neorv32_cpu_control_inst_n_117;
  wire neorv32_cpu_control_inst_n_118;
  wire neorv32_cpu_control_inst_n_119;
  wire neorv32_cpu_control_inst_n_120;
  wire neorv32_cpu_control_inst_n_155;
  wire neorv32_cpu_control_inst_n_156;
  wire neorv32_cpu_control_inst_n_157;
  wire neorv32_cpu_control_inst_n_158;
  wire neorv32_cpu_control_inst_n_159;
  wire neorv32_cpu_control_inst_n_16;
  wire neorv32_cpu_control_inst_n_160;
  wire neorv32_cpu_control_inst_n_161;
  wire neorv32_cpu_control_inst_n_162;
  wire neorv32_cpu_control_inst_n_163;
  wire neorv32_cpu_control_inst_n_164;
  wire neorv32_cpu_control_inst_n_165;
  wire neorv32_cpu_control_inst_n_166;
  wire neorv32_cpu_control_inst_n_167;
  wire neorv32_cpu_control_inst_n_168;
  wire neorv32_cpu_control_inst_n_169;
  wire neorv32_cpu_control_inst_n_17;
  wire neorv32_cpu_control_inst_n_170;
  wire neorv32_cpu_control_inst_n_171;
  wire neorv32_cpu_control_inst_n_172;
  wire neorv32_cpu_control_inst_n_173;
  wire neorv32_cpu_control_inst_n_174;
  wire neorv32_cpu_control_inst_n_175;
  wire neorv32_cpu_control_inst_n_176;
  wire neorv32_cpu_control_inst_n_177;
  wire neorv32_cpu_control_inst_n_178;
  wire neorv32_cpu_control_inst_n_179;
  wire neorv32_cpu_control_inst_n_18;
  wire neorv32_cpu_control_inst_n_180;
  wire neorv32_cpu_control_inst_n_181;
  wire neorv32_cpu_control_inst_n_182;
  wire neorv32_cpu_control_inst_n_183;
  wire neorv32_cpu_control_inst_n_184;
  wire neorv32_cpu_control_inst_n_185;
  wire neorv32_cpu_control_inst_n_186;
  wire neorv32_cpu_control_inst_n_189;
  wire neorv32_cpu_control_inst_n_190;
  wire neorv32_cpu_control_inst_n_191;
  wire neorv32_cpu_control_inst_n_192;
  wire neorv32_cpu_control_inst_n_193;
  wire neorv32_cpu_control_inst_n_194;
  wire neorv32_cpu_control_inst_n_195;
  wire neorv32_cpu_control_inst_n_196;
  wire neorv32_cpu_control_inst_n_197;
  wire neorv32_cpu_control_inst_n_198;
  wire neorv32_cpu_control_inst_n_199;
  wire neorv32_cpu_control_inst_n_20;
  wire neorv32_cpu_control_inst_n_200;
  wire neorv32_cpu_control_inst_n_201;
  wire neorv32_cpu_control_inst_n_202;
  wire neorv32_cpu_control_inst_n_203;
  wire neorv32_cpu_control_inst_n_204;
  wire neorv32_cpu_control_inst_n_205;
  wire neorv32_cpu_control_inst_n_206;
  wire neorv32_cpu_control_inst_n_207;
  wire neorv32_cpu_control_inst_n_208;
  wire neorv32_cpu_control_inst_n_209;
  wire neorv32_cpu_control_inst_n_210;
  wire neorv32_cpu_control_inst_n_211;
  wire neorv32_cpu_control_inst_n_212;
  wire neorv32_cpu_control_inst_n_213;
  wire neorv32_cpu_control_inst_n_214;
  wire neorv32_cpu_control_inst_n_215;
  wire neorv32_cpu_control_inst_n_216;
  wire neorv32_cpu_control_inst_n_217;
  wire neorv32_cpu_control_inst_n_218;
  wire neorv32_cpu_control_inst_n_219;
  wire neorv32_cpu_control_inst_n_220;
  wire neorv32_cpu_control_inst_n_221;
  wire neorv32_cpu_control_inst_n_222;
  wire neorv32_cpu_control_inst_n_223;
  wire neorv32_cpu_control_inst_n_224;
  wire neorv32_cpu_control_inst_n_225;
  wire neorv32_cpu_control_inst_n_226;
  wire neorv32_cpu_control_inst_n_227;
  wire neorv32_cpu_control_inst_n_228;
  wire neorv32_cpu_control_inst_n_229;
  wire neorv32_cpu_control_inst_n_230;
  wire neorv32_cpu_control_inst_n_231;
  wire neorv32_cpu_control_inst_n_232;
  wire neorv32_cpu_control_inst_n_233;
  wire neorv32_cpu_control_inst_n_234;
  wire neorv32_cpu_control_inst_n_235;
  wire neorv32_cpu_control_inst_n_236;
  wire neorv32_cpu_control_inst_n_237;
  wire neorv32_cpu_control_inst_n_238;
  wire neorv32_cpu_control_inst_n_239;
  wire neorv32_cpu_control_inst_n_240;
  wire neorv32_cpu_control_inst_n_241;
  wire neorv32_cpu_control_inst_n_242;
  wire neorv32_cpu_control_inst_n_243;
  wire neorv32_cpu_control_inst_n_244;
  wire neorv32_cpu_control_inst_n_245;
  wire neorv32_cpu_control_inst_n_246;
  wire neorv32_cpu_control_inst_n_247;
  wire neorv32_cpu_control_inst_n_248;
  wire neorv32_cpu_control_inst_n_249;
  wire neorv32_cpu_control_inst_n_250;
  wire neorv32_cpu_control_inst_n_251;
  wire neorv32_cpu_control_inst_n_252;
  wire neorv32_cpu_control_inst_n_253;
  wire neorv32_cpu_control_inst_n_254;
  wire neorv32_cpu_control_inst_n_289;
  wire neorv32_cpu_control_inst_n_290;
  wire neorv32_cpu_control_inst_n_291;
  wire neorv32_cpu_control_inst_n_294;
  wire neorv32_cpu_control_inst_n_295;
  wire neorv32_cpu_control_inst_n_296;
  wire neorv32_cpu_control_inst_n_297;
  wire neorv32_cpu_control_inst_n_298;
  wire neorv32_cpu_control_inst_n_299;
  wire neorv32_cpu_control_inst_n_300;
  wire neorv32_cpu_control_inst_n_301;
  wire neorv32_cpu_control_inst_n_302;
  wire neorv32_cpu_control_inst_n_303;
  wire neorv32_cpu_control_inst_n_304;
  wire neorv32_cpu_control_inst_n_305;
  wire neorv32_cpu_control_inst_n_306;
  wire neorv32_cpu_control_inst_n_307;
  wire neorv32_cpu_control_inst_n_308;
  wire neorv32_cpu_control_inst_n_309;
  wire neorv32_cpu_control_inst_n_310;
  wire neorv32_cpu_control_inst_n_311;
  wire neorv32_cpu_control_inst_n_312;
  wire neorv32_cpu_control_inst_n_313;
  wire neorv32_cpu_control_inst_n_314;
  wire neorv32_cpu_control_inst_n_315;
  wire neorv32_cpu_control_inst_n_316;
  wire neorv32_cpu_control_inst_n_317;
  wire neorv32_cpu_control_inst_n_318;
  wire neorv32_cpu_control_inst_n_319;
  wire neorv32_cpu_control_inst_n_320;
  wire neorv32_cpu_control_inst_n_321;
  wire neorv32_cpu_control_inst_n_322;
  wire neorv32_cpu_control_inst_n_323;
  wire neorv32_cpu_control_inst_n_324;
  wire neorv32_cpu_control_inst_n_325;
  wire neorv32_cpu_control_inst_n_326;
  wire neorv32_cpu_control_inst_n_327;
  wire neorv32_cpu_control_inst_n_328;
  wire neorv32_cpu_control_inst_n_329;
  wire neorv32_cpu_control_inst_n_330;
  wire neorv32_cpu_control_inst_n_331;
  wire neorv32_cpu_control_inst_n_332;
  wire neorv32_cpu_control_inst_n_333;
  wire neorv32_cpu_control_inst_n_334;
  wire neorv32_cpu_control_inst_n_335;
  wire neorv32_cpu_control_inst_n_336;
  wire neorv32_cpu_control_inst_n_337;
  wire neorv32_cpu_control_inst_n_338;
  wire neorv32_cpu_control_inst_n_339;
  wire neorv32_cpu_control_inst_n_340;
  wire neorv32_cpu_control_inst_n_341;
  wire neorv32_cpu_control_inst_n_342;
  wire neorv32_cpu_control_inst_n_343;
  wire neorv32_cpu_control_inst_n_344;
  wire neorv32_cpu_control_inst_n_345;
  wire neorv32_cpu_control_inst_n_346;
  wire neorv32_cpu_control_inst_n_347;
  wire neorv32_cpu_control_inst_n_348;
  wire neorv32_cpu_control_inst_n_349;
  wire neorv32_cpu_control_inst_n_350;
  wire neorv32_cpu_control_inst_n_351;
  wire neorv32_cpu_control_inst_n_352;
  wire neorv32_cpu_control_inst_n_353;
  wire neorv32_cpu_control_inst_n_354;
  wire neorv32_cpu_control_inst_n_355;
  wire neorv32_cpu_control_inst_n_356;
  wire neorv32_cpu_control_inst_n_357;
  wire neorv32_cpu_control_inst_n_358;
  wire neorv32_cpu_control_inst_n_359;
  wire neorv32_cpu_control_inst_n_51;
  wire neorv32_cpu_control_inst_n_52;
  wire neorv32_cpu_control_inst_n_56;
  wire neorv32_cpu_control_inst_n_60;
  wire neorv32_cpu_control_inst_n_65;
  wire neorv32_cpu_control_inst_n_99;
  wire [1:0]\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ;
  wire neorv32_cpu_lsu_inst_n_2;
  wire neorv32_cpu_lsu_inst_n_201;
  wire neorv32_cpu_regfile_inst_n_100;
  wire neorv32_cpu_regfile_inst_n_101;
  wire neorv32_cpu_regfile_inst_n_102;
  wire neorv32_cpu_regfile_inst_n_103;
  wire neorv32_cpu_regfile_inst_n_104;
  wire neorv32_cpu_regfile_inst_n_105;
  wire neorv32_cpu_regfile_inst_n_106;
  wire neorv32_cpu_regfile_inst_n_107;
  wire neorv32_cpu_regfile_inst_n_108;
  wire neorv32_cpu_regfile_inst_n_109;
  wire neorv32_cpu_regfile_inst_n_110;
  wire neorv32_cpu_regfile_inst_n_111;
  wire neorv32_cpu_regfile_inst_n_112;
  wire neorv32_cpu_regfile_inst_n_113;
  wire neorv32_cpu_regfile_inst_n_114;
  wire neorv32_cpu_regfile_inst_n_115;
  wire neorv32_cpu_regfile_inst_n_116;
  wire neorv32_cpu_regfile_inst_n_117;
  wire neorv32_cpu_regfile_inst_n_118;
  wire neorv32_cpu_regfile_inst_n_119;
  wire neorv32_cpu_regfile_inst_n_120;
  wire neorv32_cpu_regfile_inst_n_121;
  wire neorv32_cpu_regfile_inst_n_124;
  wire neorv32_cpu_regfile_inst_n_64;
  wire neorv32_cpu_regfile_inst_n_65;
  wire neorv32_cpu_regfile_inst_n_66;
  wire neorv32_cpu_regfile_inst_n_67;
  wire neorv32_cpu_regfile_inst_n_68;
  wire neorv32_cpu_regfile_inst_n_69;
  wire neorv32_cpu_regfile_inst_n_70;
  wire neorv32_cpu_regfile_inst_n_71;
  wire neorv32_cpu_regfile_inst_n_72;
  wire neorv32_cpu_regfile_inst_n_73;
  wire neorv32_cpu_regfile_inst_n_74;
  wire neorv32_cpu_regfile_inst_n_75;
  wire neorv32_cpu_regfile_inst_n_76;
  wire neorv32_cpu_regfile_inst_n_77;
  wire neorv32_cpu_regfile_inst_n_78;
  wire neorv32_cpu_regfile_inst_n_79;
  wire neorv32_cpu_regfile_inst_n_80;
  wire neorv32_cpu_regfile_inst_n_81;
  wire neorv32_cpu_regfile_inst_n_82;
  wire neorv32_cpu_regfile_inst_n_83;
  wire neorv32_cpu_regfile_inst_n_84;
  wire neorv32_cpu_regfile_inst_n_85;
  wire neorv32_cpu_regfile_inst_n_86;
  wire neorv32_cpu_regfile_inst_n_87;
  wire neorv32_cpu_regfile_inst_n_88;
  wire neorv32_cpu_regfile_inst_n_89;
  wire neorv32_cpu_regfile_inst_n_91;
  wire neorv32_cpu_regfile_inst_n_92;
  wire neorv32_cpu_regfile_inst_n_93;
  wire neorv32_cpu_regfile_inst_n_94;
  wire neorv32_cpu_regfile_inst_n_95;
  wire neorv32_cpu_regfile_inst_n_96;
  wire neorv32_cpu_regfile_inst_n_97;
  wire neorv32_cpu_regfile_inst_n_98;
  wire neorv32_cpu_regfile_inst_n_99;
  wire [0:0]opa;
  wire [4:0]opa_addr;
  wire [1:0]p_0_in;
  wire [30:16]p_0_in_0;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire p_8_in;
  wire pending;
  wire pending_reg;
  wire [0:0]pending_reg_0;
  wire pending_reg_1;
  wire port_sel_reg;
  wire r_pnt;
  wire [0:0]\r_pnt_reg[0] ;
  wire \r_pnt_reg[1] ;
  wire \rdata_o_reg[23] ;
  wire \rdata_o_reg[30] ;
  wire rden0;
  wire [31:0]rf_wdata;
  wire rf_we;
  wire [31:0]rs1;
  wire [31:0]rs2;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg] ;
  wire \timeout_cnt_reg[6] ;
  wire [1:0]\trap_ctrl_reg[irq_pnd][2] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[1] ;
  wire \w_pnt_reg[1]_0 ;
  wire \wb_core[we] ;
  wire [0:0]wdata_i;

  assign m_axi_bresp_0_sp_1 = m_axi_bresp_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu neorv32_cpu_alu_inst
       (.CO(neorv32_cpu_alu_inst_n_37),
        .D({neorv32_cpu_control_inst_n_295,neorv32_cpu_control_inst_n_296,neorv32_cpu_control_inst_n_297,neorv32_cpu_control_inst_n_298,neorv32_cpu_control_inst_n_299,neorv32_cpu_control_inst_n_300,neorv32_cpu_control_inst_n_301,neorv32_cpu_control_inst_n_302,neorv32_cpu_control_inst_n_303,neorv32_cpu_control_inst_n_304,neorv32_cpu_control_inst_n_305,neorv32_cpu_control_inst_n_306,neorv32_cpu_control_inst_n_307,neorv32_cpu_control_inst_n_308,neorv32_cpu_control_inst_n_309,neorv32_cpu_control_inst_n_310,neorv32_cpu_control_inst_n_311,neorv32_cpu_control_inst_n_312,neorv32_cpu_control_inst_n_313,neorv32_cpu_control_inst_n_314,neorv32_cpu_control_inst_n_315,neorv32_cpu_control_inst_n_316,neorv32_cpu_control_inst_n_317,neorv32_cpu_control_inst_n_318,neorv32_cpu_control_inst_n_319,neorv32_cpu_control_inst_n_320,neorv32_cpu_control_inst_n_321,neorv32_cpu_control_inst_n_322,neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326}),
        .DI(neorv32_cpu_control_inst_n_18),
        .Q(p_8_in),
        .S(neorv32_cpu_regfile_inst_n_124),
        .\_inferred__4/i__carry (neorv32_cpu_control_inst_n_189),
        .\_inferred__4/i__carry__7 (neorv32_cpu_control_inst_n_190),
        .alu_add(alu_add[31:1]),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en] (neorv32_cpu_alu_inst_n_70),
        .\ctrl_reg[rs2_abs][31] ({neorv32_cpu_control_inst_n_328,neorv32_cpu_control_inst_n_329,neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354,neorv32_cpu_control_inst_n_355,neorv32_cpu_control_inst_n_356,neorv32_cpu_control_inst_n_357,neorv32_cpu_control_inst_n_358,neorv32_cpu_control_inst_n_359}),
        .\div_reg[sign_mod] (neorv32_cpu_regfile_inst_n_89),
        .\div_reg[sign_mod]_0 (\ctrl[alu_cp_trig] ),
        .\divider_core_serial.div_reg[quotient][30] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_control_inst_n_155,neorv32_cpu_control_inst_n_156,neorv32_cpu_control_inst_n_157,neorv32_cpu_control_inst_n_158,neorv32_cpu_control_inst_n_159,neorv32_cpu_control_inst_n_160,neorv32_cpu_control_inst_n_161,neorv32_cpu_control_inst_n_162,neorv32_cpu_control_inst_n_163,neorv32_cpu_control_inst_n_164,neorv32_cpu_control_inst_n_165,neorv32_cpu_control_inst_n_166,neorv32_cpu_control_inst_n_167,neorv32_cpu_control_inst_n_168,neorv32_cpu_control_inst_n_169,neorv32_cpu_control_inst_n_170,neorv32_cpu_control_inst_n_171,neorv32_cpu_control_inst_n_172,neorv32_cpu_control_inst_n_173,neorv32_cpu_control_inst_n_174,neorv32_cpu_control_inst_n_175,neorv32_cpu_control_inst_n_176,neorv32_cpu_control_inst_n_177,neorv32_cpu_control_inst_n_178,neorv32_cpu_control_inst_n_179,neorv32_cpu_control_inst_n_180,neorv32_cpu_control_inst_n_181,neorv32_cpu_control_inst_n_182,neorv32_cpu_control_inst_n_183,neorv32_cpu_control_inst_n_184,neorv32_cpu_control_inst_n_185,neorv32_cpu_control_inst_n_186}),
        .\divider_core_serial.div_reg[remainder][0] (neorv32_cpu_control_inst_n_17),
        .\execute_engine_reg[ir] ({\ctrl[ir_funct3] [2],\execute_engine_reg[ir] }),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][31] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .\multiplier_core_serial.mul_reg[prod][63] ({neorv32_cpu_control_inst_n_191,neorv32_cpu_control_inst_n_192,neorv32_cpu_control_inst_n_193,neorv32_cpu_control_inst_n_194,neorv32_cpu_control_inst_n_195,neorv32_cpu_control_inst_n_196,neorv32_cpu_control_inst_n_197,neorv32_cpu_control_inst_n_198,neorv32_cpu_control_inst_n_199,neorv32_cpu_control_inst_n_200,neorv32_cpu_control_inst_n_201,neorv32_cpu_control_inst_n_202,neorv32_cpu_control_inst_n_203,neorv32_cpu_control_inst_n_204,neorv32_cpu_control_inst_n_205,neorv32_cpu_control_inst_n_206,neorv32_cpu_control_inst_n_207,neorv32_cpu_control_inst_n_208,neorv32_cpu_control_inst_n_209,neorv32_cpu_control_inst_n_210,neorv32_cpu_control_inst_n_211,neorv32_cpu_control_inst_n_212,neorv32_cpu_control_inst_n_213,neorv32_cpu_control_inst_n_214,neorv32_cpu_control_inst_n_215,neorv32_cpu_control_inst_n_216,neorv32_cpu_control_inst_n_217,neorv32_cpu_control_inst_n_218,neorv32_cpu_control_inst_n_219,neorv32_cpu_control_inst_n_220,neorv32_cpu_control_inst_n_221,neorv32_cpu_control_inst_n_222,neorv32_cpu_control_inst_n_223,neorv32_cpu_control_inst_n_224,neorv32_cpu_control_inst_n_225,neorv32_cpu_control_inst_n_226,neorv32_cpu_control_inst_n_227,neorv32_cpu_control_inst_n_228,neorv32_cpu_control_inst_n_229,neorv32_cpu_control_inst_n_230,neorv32_cpu_control_inst_n_231,neorv32_cpu_control_inst_n_232,neorv32_cpu_control_inst_n_233,neorv32_cpu_control_inst_n_234,neorv32_cpu_control_inst_n_235,neorv32_cpu_control_inst_n_236,neorv32_cpu_control_inst_n_237,neorv32_cpu_control_inst_n_238,neorv32_cpu_control_inst_n_239,neorv32_cpu_control_inst_n_240,neorv32_cpu_control_inst_n_241,neorv32_cpu_control_inst_n_242,neorv32_cpu_control_inst_n_243,neorv32_cpu_control_inst_n_244,neorv32_cpu_control_inst_n_245,neorv32_cpu_control_inst_n_246,neorv32_cpu_control_inst_n_247,neorv32_cpu_control_inst_n_248,neorv32_cpu_control_inst_n_249,neorv32_cpu_control_inst_n_250,neorv32_cpu_control_inst_n_251,neorv32_cpu_control_inst_n_252,neorv32_cpu_control_inst_n_253,neorv32_cpu_control_inst_n_254}),
        .\register_file_fpga.reg_file_reg_i_138 (\execute_engine_reg[ir][13]_rep__0 ),
        .\register_file_fpga.reg_file_reg_i_151 (\execute_engine_reg[ir][13]_rep ),
        .\register_file_fpga.reg_file_reg_i_210 (neorv32_cpu_control_inst_n_16),
        .\register_file_fpga.reg_file_reg_i_70 (\ctrl[alu_op] [1:0]),
        .\register_file_fpga.reg_file_reg_i_74 (\ctrl_reg[alu_op][1] ),
        .rs2_o(rs2[31:1]),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[cnt][1]_0 (p_0_in),
        .\serial_shifter.shifter_reg[cnt][2] (neorv32_cpu_control_inst_n_291),
        .\serial_shifter.shifter_reg[cnt][3] (neorv32_cpu_control_inst_n_290),
        .\serial_shifter.shifter_reg[cnt][4] (neorv32_cpu_control_inst_n_289),
        .\serial_shifter.shifter_reg[done_ff]__0 (neorv32_cpu_alu_inst_n_134),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (neorv32_cpu_alu_inst_n_135),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (neorv32_cpu_alu_inst_n_136),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (neorv32_cpu_alu_inst_n_145),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (neorv32_cpu_alu_inst_n_146),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (neorv32_cpu_alu_inst_n_147),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (neorv32_cpu_alu_inst_n_148),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (neorv32_cpu_alu_inst_n_149),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (neorv32_cpu_alu_inst_n_150),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (neorv32_cpu_alu_inst_n_151),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (neorv32_cpu_alu_inst_n_152),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (neorv32_cpu_alu_inst_n_153),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (neorv32_cpu_alu_inst_n_154),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (neorv32_cpu_alu_inst_n_137),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (neorv32_cpu_alu_inst_n_155),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (neorv32_cpu_alu_inst_n_156),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (neorv32_cpu_alu_inst_n_157),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (neorv32_cpu_alu_inst_n_158),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (neorv32_cpu_alu_inst_n_159),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (neorv32_cpu_alu_inst_n_160),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (neorv32_cpu_alu_inst_n_161),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (neorv32_cpu_alu_inst_n_162),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (neorv32_cpu_alu_inst_n_163),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (neorv32_cpu_alu_inst_n_164),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (neorv32_cpu_alu_inst_n_138),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (neorv32_cpu_alu_inst_n_139),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (neorv32_cpu_alu_inst_n_140),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (neorv32_cpu_alu_inst_n_141),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (neorv32_cpu_alu_inst_n_142),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (neorv32_cpu_alu_inst_n_143),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (neorv32_cpu_alu_inst_n_144),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl_reg[exc_buf][1] (neorv32_cpu_alu_inst_n_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control neorv32_cpu_control_inst
       (.ADDRARDADDR(ADDRARDADDR[13:11]),
        .CO(neorv32_cpu_alu_inst_n_37),
        .D({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .DI(neorv32_cpu_control_inst_n_18),
        .DOADO(rs1),
        .DOBDO(rs2),
        .E(\ctrl[lsu_mo_we] ),
        .\FSM_onehot_ctrl_reg[state][1] (neorv32_cpu_control_inst_n_189),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (neorv32_cpu_alu_inst_n_36),
        .\FSM_sequential_execute_engine_reg[state][3]_0 (\FSM_sequential_execute_engine_reg[state][3] ),
        .\FSM_sequential_fetch_engine_reg[state][0]_0 (\FSM_sequential_fetch_engine_reg[state][0] ),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\ctrl[ir_funct3] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(rf_we),
        .alu_add(alu_add),
        .alu_cmp(alu_cmp),
        .alu_res(alu_res),
        .arbiter_err(arbiter_err),
        .\arbiter_reg[b_req] (\arbiter_reg[b_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .arbiter_req_reg(arbiter_req_reg),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\csr_reg[rdata][31]_0 (csr_rdata),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_nxt[rf_zero_we] (\ctrl_nxt[rf_zero_we] ),
        .\ctrl_o[lsu_req] (\ctrl_o[lsu_req] ),
        .\ctrl_reg[alu_cp_trig][1]_0 (\ctrl[alu_cp_trig] ),
        .\ctrl_reg[alu_op][0]_0 (neorv32_cpu_control_inst_n_327),
        .\ctrl_reg[alu_op][1]_0 (neorv32_cpu_control_inst_n_294),
        .\ctrl_reg[alu_op][1]_1 (\ctrl_reg[alu_op][1] ),
        .\ctrl_reg[alu_op][2]_0 (\ctrl[alu_op] ),
        .\ctrl_reg[lsu_req]_0 (neorv32_cpu_control_inst_n_120),
        .\divider_core_serial.div_reg[quotient][12] ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\divider_core_serial.div_reg[quotient][16] ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\divider_core_serial.div_reg[quotient][20] ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\divider_core_serial.div_reg[quotient][24] ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\divider_core_serial.div_reg[quotient][28] ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}),
        .\divider_core_serial.div_reg[quotient][31] ({neorv32_cpu_alu_inst_n_103,neorv32_cpu_alu_inst_n_104,neorv32_cpu_alu_inst_n_105,neorv32_cpu_alu_inst_n_106,neorv32_cpu_alu_inst_n_107,neorv32_cpu_alu_inst_n_108,neorv32_cpu_alu_inst_n_109,neorv32_cpu_alu_inst_n_110,neorv32_cpu_alu_inst_n_111,neorv32_cpu_alu_inst_n_112,neorv32_cpu_alu_inst_n_113,neorv32_cpu_alu_inst_n_114,neorv32_cpu_alu_inst_n_115,neorv32_cpu_alu_inst_n_116,neorv32_cpu_alu_inst_n_117,neorv32_cpu_alu_inst_n_118,neorv32_cpu_alu_inst_n_119,neorv32_cpu_alu_inst_n_120,neorv32_cpu_alu_inst_n_121,neorv32_cpu_alu_inst_n_122,neorv32_cpu_alu_inst_n_123,neorv32_cpu_alu_inst_n_124,neorv32_cpu_alu_inst_n_125,neorv32_cpu_alu_inst_n_126,neorv32_cpu_alu_inst_n_127,neorv32_cpu_alu_inst_n_128,neorv32_cpu_alu_inst_n_129,neorv32_cpu_alu_inst_n_130,neorv32_cpu_alu_inst_n_131,neorv32_cpu_alu_inst_n_132,neorv32_cpu_alu_inst_n_133}),
        .\divider_core_serial.div_reg[quotient][4] ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\divider_core_serial.div_reg[quotient][8] ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\execute_engine_reg[ir][12]_0 (neorv32_cpu_control_inst_n_65),
        .\execute_engine_reg[ir][12]_1 (neorv32_cpu_control_inst_n_115),
        .\execute_engine_reg[ir][12]_2 ({neorv32_cpu_control_inst_n_116,neorv32_cpu_control_inst_n_117,neorv32_cpu_control_inst_n_118,neorv32_cpu_control_inst_n_119}),
        .\execute_engine_reg[ir][12]_3 ({neorv32_cpu_control_inst_n_328,neorv32_cpu_control_inst_n_329,neorv32_cpu_control_inst_n_330,neorv32_cpu_control_inst_n_331,neorv32_cpu_control_inst_n_332,neorv32_cpu_control_inst_n_333,neorv32_cpu_control_inst_n_334,neorv32_cpu_control_inst_n_335,neorv32_cpu_control_inst_n_336,neorv32_cpu_control_inst_n_337,neorv32_cpu_control_inst_n_338,neorv32_cpu_control_inst_n_339,neorv32_cpu_control_inst_n_340,neorv32_cpu_control_inst_n_341,neorv32_cpu_control_inst_n_342,neorv32_cpu_control_inst_n_343,neorv32_cpu_control_inst_n_344,neorv32_cpu_control_inst_n_345,neorv32_cpu_control_inst_n_346,neorv32_cpu_control_inst_n_347,neorv32_cpu_control_inst_n_348,neorv32_cpu_control_inst_n_349,neorv32_cpu_control_inst_n_350,neorv32_cpu_control_inst_n_351,neorv32_cpu_control_inst_n_352,neorv32_cpu_control_inst_n_353,neorv32_cpu_control_inst_n_354,neorv32_cpu_control_inst_n_355,neorv32_cpu_control_inst_n_356,neorv32_cpu_control_inst_n_357,neorv32_cpu_control_inst_n_358,neorv32_cpu_control_inst_n_359}),
        .\execute_engine_reg[ir][13]_rep_0 (\execute_engine_reg[ir][13]_rep ),
        .\execute_engine_reg[ir][13]_rep__0_0 (\execute_engine_reg[ir][13]_rep__0 ),
        .\execute_engine_reg[ir][13]_rep__0_1 (neorv32_cpu_control_inst_n_99),
        .\execute_engine_reg[ir][13]_rep__0_2 (neorv32_cpu_control_inst_n_114),
        .\execute_engine_reg[ir][14]_0 (neorv32_cpu_control_inst_n_190),
        .\execute_engine_reg[ir][14]_1 ({neorv32_cpu_control_inst_n_191,neorv32_cpu_control_inst_n_192,neorv32_cpu_control_inst_n_193,neorv32_cpu_control_inst_n_194,neorv32_cpu_control_inst_n_195,neorv32_cpu_control_inst_n_196,neorv32_cpu_control_inst_n_197,neorv32_cpu_control_inst_n_198,neorv32_cpu_control_inst_n_199,neorv32_cpu_control_inst_n_200,neorv32_cpu_control_inst_n_201,neorv32_cpu_control_inst_n_202,neorv32_cpu_control_inst_n_203,neorv32_cpu_control_inst_n_204,neorv32_cpu_control_inst_n_205,neorv32_cpu_control_inst_n_206,neorv32_cpu_control_inst_n_207,neorv32_cpu_control_inst_n_208,neorv32_cpu_control_inst_n_209,neorv32_cpu_control_inst_n_210,neorv32_cpu_control_inst_n_211,neorv32_cpu_control_inst_n_212,neorv32_cpu_control_inst_n_213,neorv32_cpu_control_inst_n_214,neorv32_cpu_control_inst_n_215,neorv32_cpu_control_inst_n_216,neorv32_cpu_control_inst_n_217,neorv32_cpu_control_inst_n_218,neorv32_cpu_control_inst_n_219,neorv32_cpu_control_inst_n_220,neorv32_cpu_control_inst_n_221,neorv32_cpu_control_inst_n_222,neorv32_cpu_control_inst_n_223,neorv32_cpu_control_inst_n_224,neorv32_cpu_control_inst_n_225,neorv32_cpu_control_inst_n_226,neorv32_cpu_control_inst_n_227,neorv32_cpu_control_inst_n_228,neorv32_cpu_control_inst_n_229,neorv32_cpu_control_inst_n_230,neorv32_cpu_control_inst_n_231,neorv32_cpu_control_inst_n_232,neorv32_cpu_control_inst_n_233,neorv32_cpu_control_inst_n_234,neorv32_cpu_control_inst_n_235,neorv32_cpu_control_inst_n_236,neorv32_cpu_control_inst_n_237,neorv32_cpu_control_inst_n_238,neorv32_cpu_control_inst_n_239,neorv32_cpu_control_inst_n_240,neorv32_cpu_control_inst_n_241,neorv32_cpu_control_inst_n_242,neorv32_cpu_control_inst_n_243,neorv32_cpu_control_inst_n_244,neorv32_cpu_control_inst_n_245,neorv32_cpu_control_inst_n_246,neorv32_cpu_control_inst_n_247,neorv32_cpu_control_inst_n_248,neorv32_cpu_control_inst_n_249,neorv32_cpu_control_inst_n_250,neorv32_cpu_control_inst_n_251,neorv32_cpu_control_inst_n_252,neorv32_cpu_control_inst_n_253,neorv32_cpu_control_inst_n_254}),
        .\execute_engine_reg[ir][14]_rep_0 (neorv32_cpu_control_inst_n_17),
        .\execute_engine_reg[ir][14]_rep__0_0 (neorv32_cpu_control_inst_n_16),
        .\execute_engine_reg[ir][19]_0 (opa_addr),
        .\execute_engine_reg[link_pc][31]_0 (\execute_engine_reg[link_pc] ),
        .\fetch_engine_reg[pc][19]_0 (neorv32_cpu_control_inst_n_60),
        .\fetch_engine_reg[pc][20]_0 (neorv32_cpu_control_inst_n_52),
        .\fetch_engine_reg[pc][21]_0 (neorv32_cpu_control_inst_n_20),
        .\fetch_engine_reg[pc][27]_0 (neorv32_cpu_control_inst_n_51),
        .\fetch_engine_reg[pc][31]_0 (\cpu_i_req[addr] ),
        .\fetch_engine_reg[pc][31]_1 (neorv32_cpu_control_inst_n_56),
        .\fetch_engine_reg[pc][31]_2 ({m_axi_araddr[13],m_axi_araddr[7:6]}),
        .\imem_rom.rdata_reg_15 (\imem_rom.rdata_reg_9 ),
        .\imm_o_reg[1]_0 (p_0_in),
        .\imm_o_reg[2]_0 (neorv32_cpu_control_inst_n_291),
        .\imm_o_reg[3]_0 (neorv32_cpu_control_inst_n_290),
        .\imm_o_reg[4]_0 (neorv32_cpu_control_inst_n_289),
        .\keeper_reg[halt] (m_axi_araddr[3]),
        .m_axi_araddr({m_axi_araddr[4],m_axi_araddr[2]}),
        .\m_axi_araddr[31] ({\cpu_d_req[addr] [31:2],\mar_reg[1] ,\cpu_d_req[addr] [0]}),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[31] (\mar_reg[31] ),
        .\mar_reg[3] (opa),
        .misaligned(misaligned),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][30] ({neorv32_cpu_alu_inst_n_38,neorv32_cpu_alu_inst_n_39,neorv32_cpu_alu_inst_n_40,neorv32_cpu_alu_inst_n_41,neorv32_cpu_alu_inst_n_42,neorv32_cpu_alu_inst_n_43,neorv32_cpu_alu_inst_n_44,neorv32_cpu_alu_inst_n_45,neorv32_cpu_alu_inst_n_46,neorv32_cpu_alu_inst_n_47,neorv32_cpu_alu_inst_n_48,neorv32_cpu_alu_inst_n_49,neorv32_cpu_alu_inst_n_50,neorv32_cpu_alu_inst_n_51,neorv32_cpu_alu_inst_n_52,neorv32_cpu_alu_inst_n_53,neorv32_cpu_alu_inst_n_54,neorv32_cpu_alu_inst_n_55,neorv32_cpu_alu_inst_n_56,neorv32_cpu_alu_inst_n_57,neorv32_cpu_alu_inst_n_58,neorv32_cpu_alu_inst_n_59,neorv32_cpu_alu_inst_n_60,neorv32_cpu_alu_inst_n_61,neorv32_cpu_alu_inst_n_62,neorv32_cpu_alu_inst_n_63,neorv32_cpu_alu_inst_n_64,neorv32_cpu_alu_inst_n_65,neorv32_cpu_alu_inst_n_66,neorv32_cpu_alu_inst_n_67,neorv32_cpu_alu_inst_n_68,neorv32_cpu_alu_inst_n_69}),
        .\r_pnt_reg[1] (\r_pnt_reg[1] ),
        .\rdata_o_reg[30] (\rdata_o_reg[30] ),
        .\rdata_o_reg[30]_0 (\rdata_o_reg[23] ),
        .rden_reg(mem_ram_b0_reg_1),
        .rden_reg_0(\wb_core[we] ),
        .rden_reg_1(neorv32_cpu_lsu_inst_n_201),
        .\register_file_fpga.reg_file_reg ({neorv32_cpu_control_inst_n_155,neorv32_cpu_control_inst_n_156,neorv32_cpu_control_inst_n_157,neorv32_cpu_control_inst_n_158,neorv32_cpu_control_inst_n_159,neorv32_cpu_control_inst_n_160,neorv32_cpu_control_inst_n_161,neorv32_cpu_control_inst_n_162,neorv32_cpu_control_inst_n_163,neorv32_cpu_control_inst_n_164,neorv32_cpu_control_inst_n_165,neorv32_cpu_control_inst_n_166,neorv32_cpu_control_inst_n_167,neorv32_cpu_control_inst_n_168,neorv32_cpu_control_inst_n_169,neorv32_cpu_control_inst_n_170,neorv32_cpu_control_inst_n_171,neorv32_cpu_control_inst_n_172,neorv32_cpu_control_inst_n_173,neorv32_cpu_control_inst_n_174,neorv32_cpu_control_inst_n_175,neorv32_cpu_control_inst_n_176,neorv32_cpu_control_inst_n_177,neorv32_cpu_control_inst_n_178,neorv32_cpu_control_inst_n_179,neorv32_cpu_control_inst_n_180,neorv32_cpu_control_inst_n_181,neorv32_cpu_control_inst_n_182,neorv32_cpu_control_inst_n_183,neorv32_cpu_control_inst_n_184,neorv32_cpu_control_inst_n_185,neorv32_cpu_control_inst_n_186}),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_control_inst_n_295,neorv32_cpu_control_inst_n_296,neorv32_cpu_control_inst_n_297,neorv32_cpu_control_inst_n_298,neorv32_cpu_control_inst_n_299,neorv32_cpu_control_inst_n_300,neorv32_cpu_control_inst_n_301,neorv32_cpu_control_inst_n_302,neorv32_cpu_control_inst_n_303,neorv32_cpu_control_inst_n_304,neorv32_cpu_control_inst_n_305,neorv32_cpu_control_inst_n_306,neorv32_cpu_control_inst_n_307,neorv32_cpu_control_inst_n_308,neorv32_cpu_control_inst_n_309,neorv32_cpu_control_inst_n_310,neorv32_cpu_control_inst_n_311,neorv32_cpu_control_inst_n_312,neorv32_cpu_control_inst_n_313,neorv32_cpu_control_inst_n_314,neorv32_cpu_control_inst_n_315,neorv32_cpu_control_inst_n_316,neorv32_cpu_control_inst_n_317,neorv32_cpu_control_inst_n_318,neorv32_cpu_control_inst_n_319,neorv32_cpu_control_inst_n_320,neorv32_cpu_control_inst_n_321,neorv32_cpu_control_inst_n_322,neorv32_cpu_control_inst_n_323,neorv32_cpu_control_inst_n_324,neorv32_cpu_control_inst_n_325,neorv32_cpu_control_inst_n_326}),
        .\register_file_fpga.reg_file_reg_1 (neorv32_cpu_alu_inst_n_137),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_alu_inst_n_159),
        .\register_file_fpga.reg_file_reg_11 (neorv32_cpu_alu_inst_n_158),
        .\register_file_fpga.reg_file_reg_12 (neorv32_cpu_alu_inst_n_157),
        .\register_file_fpga.reg_file_reg_13 (neorv32_cpu_alu_inst_n_156),
        .\register_file_fpga.reg_file_reg_14 (neorv32_cpu_alu_inst_n_155),
        .\register_file_fpga.reg_file_reg_15 (neorv32_cpu_alu_inst_n_154),
        .\register_file_fpga.reg_file_reg_16 (neorv32_cpu_alu_inst_n_153),
        .\register_file_fpga.reg_file_reg_17 (neorv32_cpu_alu_inst_n_152),
        .\register_file_fpga.reg_file_reg_18 (neorv32_cpu_alu_inst_n_151),
        .\register_file_fpga.reg_file_reg_19 (neorv32_cpu_alu_inst_n_150),
        .\register_file_fpga.reg_file_reg_2 (neorv32_cpu_alu_inst_n_136),
        .\register_file_fpga.reg_file_reg_20 (neorv32_cpu_alu_inst_n_149),
        .\register_file_fpga.reg_file_reg_21 (neorv32_cpu_alu_inst_n_148),
        .\register_file_fpga.reg_file_reg_22 (neorv32_cpu_alu_inst_n_147),
        .\register_file_fpga.reg_file_reg_23 (neorv32_cpu_alu_inst_n_146),
        .\register_file_fpga.reg_file_reg_24 (neorv32_cpu_alu_inst_n_145),
        .\register_file_fpga.reg_file_reg_25 (neorv32_cpu_alu_inst_n_144),
        .\register_file_fpga.reg_file_reg_26 (neorv32_cpu_alu_inst_n_143),
        .\register_file_fpga.reg_file_reg_27 (neorv32_cpu_alu_inst_n_142),
        .\register_file_fpga.reg_file_reg_28 (neorv32_cpu_alu_inst_n_141),
        .\register_file_fpga.reg_file_reg_29 (neorv32_cpu_alu_inst_n_140),
        .\register_file_fpga.reg_file_reg_3 (neorv32_cpu_alu_inst_n_135),
        .\register_file_fpga.reg_file_reg_30 (neorv32_cpu_alu_inst_n_139),
        .\register_file_fpga.reg_file_reg_31 (neorv32_cpu_alu_inst_n_138),
        .\register_file_fpga.reg_file_reg_32 (neorv32_cpu_alu_inst_n_70),
        .\register_file_fpga.reg_file_reg_4 (neorv32_cpu_alu_inst_n_134),
        .\register_file_fpga.reg_file_reg_5 (neorv32_cpu_alu_inst_n_164),
        .\register_file_fpga.reg_file_reg_6 (neorv32_cpu_alu_inst_n_163),
        .\register_file_fpga.reg_file_reg_7 (neorv32_cpu_alu_inst_n_162),
        .\register_file_fpga.reg_file_reg_8 (neorv32_cpu_alu_inst_n_161),
        .\register_file_fpga.reg_file_reg_9 (neorv32_cpu_alu_inst_n_160),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][1] (\neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt] ),
        .\serial_shifter.shifter_reg[sreg][31] (\serial_shifter.shifter_reg[sreg] ),
        .\trap_ctrl_reg[exc_buf][1]_0 (p_8_in),
        .\trap_ctrl_reg[exc_buf][8]_0 (neorv32_cpu_lsu_inst_n_2),
        .\trap_ctrl_reg[irq_pnd][11]_0 ({firq_i,\trap_ctrl_reg[irq_pnd][2] [1],mti_i,\trap_ctrl_reg[irq_pnd][2] [0]}),
        .\w_pnt_reg[1] (\w_pnt_reg[1] ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1]_0 ),
        .wdata_i(wdata_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu neorv32_cpu_lsu_inst
       (.ADDRARDADDR({ADDRARDADDR[7],ADDRARDADDR[5:2]}),
        .D(D),
        .E(\ctrl[lsu_mo_we] ),
        .Q(Q),
        .WEA(WEA),
        .arbiter_err(arbiter_err),
        .arbiter_req_reg_0(neorv32_cpu_lsu_inst_n_2),
        .arbiter_req_reg_1(neorv32_cpu_control_inst_n_120),
        .\bus_req_o_reg[ben][0]_0 (\bus_req_o_reg[ben][0] ),
        .\bus_req_o_reg[ben][1]_0 (\bus_req_o_reg[ben][1] ),
        .\bus_req_o_reg[ben][2]_0 (\bus_req_o_reg[ben][2] ),
        .\bus_req_o_reg[ben][3]_0 ({neorv32_cpu_control_inst_n_116,neorv32_cpu_control_inst_n_117,neorv32_cpu_control_inst_n_118,neorv32_cpu_control_inst_n_119}),
        .\bus_req_o_reg[data][0]_0 (\bus_req_o_reg[data][0] ),
        .\bus_req_o_reg[data][0]_1 (\bus_req_o_reg[data][0]_0 ),
        .\bus_req_o_reg[data][31]_0 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88,rs2[7:0]}),
        .\bus_req_o_reg[rw]_0 (\wb_core[we] ),
        .\bus_req_o_reg[rw]_1 (\bus_req_o_reg[rw] ),
        .\bus_req_o_reg[rw]_2 (\bus_req_o_reg[rw]_0 ),
        .\bus_req_o_reg[rw]_3 (\bus_req_o_reg[rw]_1 ),
        .\bus_rsp_o[ack]_i_2_0 (neorv32_cpu_control_inst_n_52),
        .\bus_rsp_o[data][18]_i_2_0 (\bus_rsp_o[data][18]_i_2 ),
        .\bus_rsp_o_reg[data][0] (\bus_rsp_o_reg[data][0] ),
        .\bus_rsp_o_reg[data][10] (\bus_rsp_o_reg[data][10] ),
        .\bus_rsp_o_reg[data][11] (\bus_rsp_o_reg[data][11] ),
        .\bus_rsp_o_reg[data][12] (\bus_rsp_o_reg[data][12] ),
        .\bus_rsp_o_reg[data][13] (\bus_rsp_o_reg[data][13] ),
        .\bus_rsp_o_reg[data][14] (\bus_rsp_o_reg[data][14] ),
        .\bus_rsp_o_reg[data][15] (\bus_rsp_o_reg[data][15] ),
        .\bus_rsp_o_reg[data][15]_0 (\bus_rsp_o_reg[data][15]_0 ),
        .\bus_rsp_o_reg[data][16] (\bus_rsp_o_reg[data][16] ),
        .\bus_rsp_o_reg[data][17] (\bus_rsp_o_reg[data][17] ),
        .\bus_rsp_o_reg[data][18] (\bus_rsp_o_reg[data][18] ),
        .\bus_rsp_o_reg[data][19] (\bus_rsp_o_reg[data][19] ),
        .\bus_rsp_o_reg[data][1] (\bus_rsp_o_reg[data][1] ),
        .\bus_rsp_o_reg[data][20] (\bus_rsp_o_reg[data][20] ),
        .\bus_rsp_o_reg[data][21] (\bus_rsp_o_reg[data][21] ),
        .\bus_rsp_o_reg[data][22] (\bus_rsp_o_reg[data][22] ),
        .\bus_rsp_o_reg[data][23] (\bus_rsp_o_reg[data][23] ),
        .\bus_rsp_o_reg[data][24] (\bus_rsp_o_reg[data][24] ),
        .\bus_rsp_o_reg[data][25] (\bus_rsp_o_reg[data][25] ),
        .\bus_rsp_o_reg[data][26] (\bus_rsp_o_reg[data][26] ),
        .\bus_rsp_o_reg[data][27] (\bus_rsp_o_reg[data][27] ),
        .\bus_rsp_o_reg[data][28] (\bus_rsp_o_reg[data][28] ),
        .\bus_rsp_o_reg[data][29] (\bus_rsp_o_reg[data][29] ),
        .\bus_rsp_o_reg[data][2] (\bus_rsp_o_reg[data][2] ),
        .\bus_rsp_o_reg[data][30] (\bus_rsp_o_reg[data][30] ),
        .\bus_rsp_o_reg[data][30]_0 (\bus_rsp_o_reg[data][30]_0 ),
        .\bus_rsp_o_reg[data][31] (\bus_rsp_o_reg[data][31] ),
        .\bus_rsp_o_reg[data][31]_0 (\bus_rsp_o_reg[data][31]_0 ),
        .\bus_rsp_o_reg[data][31]_1 (\bus_rsp_o_reg[data][31]_1 ),
        .\bus_rsp_o_reg[data][3] (\bus_rsp_o_reg[data][3] ),
        .\bus_rsp_o_reg[data][4] (\bus_rsp_o_reg[data][4] ),
        .\bus_rsp_o_reg[data][5] (\bus_rsp_o_reg[data][5] ),
        .\bus_rsp_o_reg[data][5]_0 (\bus_rsp_o_reg[data][5]_0 ),
        .\bus_rsp_o_reg[data][6] (\bus_rsp_o_reg[data][6] ),
        .\bus_rsp_o_reg[data][7] (\bus_rsp_o_reg[data][7] ),
        .\bus_rsp_o_reg[data][7]_0 (\bus_rsp_o_reg[data][7]_0 ),
        .\bus_rsp_o_reg[data][7]_1 (\bus_rsp_o_reg[data][7]_1 ),
        .\bus_rsp_o_reg[data][8] (\bus_rsp_o_reg[data][8] ),
        .\bus_rsp_o_reg[data][9] (\bus_rsp_o_reg[data][9] ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\ctrl[lsu_rw] (\ctrl[lsu_rw] ),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dout_reg[7] (\dout_reg[7] ),
        .\fetch_engine_reg[pc][15] (\fetch_engine_reg[pc][15] ),
        .\fifo_read_sync.half_o_reg (\fifo_read_sync.half_o_reg ),
        .gpio_o(gpio_o),
        .\imem_rom.rdata_reg_9 (\imem_rom.rdata_reg_9 ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\irq_enable_reg[0] (\irq_enable_reg[0] ),
        .\keeper[halt]_i_7_0 (\cpu_i_req[addr] ),
        .\keeper_reg[halt] (neorv32_cpu_control_inst_n_51),
        .\keeper_reg[halt]_0 (neorv32_cpu_control_inst_n_20),
        .\keeper_reg[halt]_1 (neorv32_cpu_control_inst_n_56),
        .\keeper_reg[halt]_2 (neorv32_cpu_control_inst_n_60),
        .m_axi_araddr({m_axi_araddr[12:8],m_axi_araddr[5:0]}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(m_axi_bready_0),
        .m_axi_bresp(m_axi_bresp),
        .\m_axi_bresp[0]_0 (\m_axi_bresp[0]_0 ),
        .m_axi_bresp_0_sp_1(m_axi_bresp_0_sn_1),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wstrb(m_axi_wstrb),
        .\main_rsp[data] (\main_rsp[data] ),
        .\mar_reg[10]_0 (\iodev_req[10][stb] ),
        .\mar_reg[10]_1 (\iodev_req[11][stb] ),
        .\mar_reg[10]_2 (\iodev_req[12][stb] ),
        .\mar_reg[10]_3 (ADDRARDADDR[8]),
        .\mar_reg[11]_0 (ADDRARDADDR[9]),
        .\mar_reg[12]_0 (ADDRARDADDR[10]),
        .\mar_reg[25]_0 (neorv32_cpu_lsu_inst_n_201),
        .\mar_reg[26]_0 (\mar_reg[26] ),
        .\mar_reg[28]_0 (\mar_reg[28] ),
        .\mar_reg[29]_0 (\mar_reg[29] ),
        .\mar_reg[2]_0 (\mar_reg[2] ),
        .\mar_reg[2]_1 (ADDRARDADDR[0]),
        .\mar_reg[2]_2 (\mar_reg[2]_0 ),
        .\mar_reg[2]_3 (\mar_reg[2]_1 ),
        .\mar_reg[30]_0 (\mar_reg[30] ),
        .\mar_reg[31]_0 ({\cpu_d_req[addr] [31:2],\mar_reg[1] ,\cpu_d_req[addr] [0]}),
        .\mar_reg[31]_1 (alu_add),
        .\mar_reg[3]_0 (ADDRARDADDR[1]),
        .\mar_reg[3]_1 (E),
        .\mar_reg[3]_2 (\mar_reg[3] ),
        .\mar_reg[3]_3 (\mar_reg[3]_0 ),
        .\mar_reg[8]_0 (ADDRARDADDR[6]),
        .mem_ram_b0_reg_1(mem_ram_b0_reg_1),
        .misaligned(misaligned),
        .misaligned_reg_0(neorv32_cpu_control_inst_n_65),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .pending(pending),
        .pending_reg(pending_reg),
        .pending_reg_0(pending_reg_0),
        .pending_reg_1(pending_reg_1),
        .port_sel_reg(port_sel_reg),
        .r_pnt(r_pnt),
        .\r_pnt_reg[0] (\r_pnt_reg[0] ),
        .\rdata_o_reg[0]_0 (neorv32_cpu_control_inst_n_115),
        .\rdata_o_reg[14]_0 ({\ctrl[ir_funct3] [1],\execute_engine_reg[ir] }),
        .\rdata_o_reg[15]_0 (\execute_engine_reg[ir][13]_rep__0 ),
        .\rdata_o_reg[23]_0 (\rdata_o_reg[23] ),
        .\rdata_o_reg[23]_1 (neorv32_cpu_control_inst_n_114),
        .\rdata_o_reg[30]_0 ({p_0_in_0[30:24],p_0_in_0[22:16]}),
        .\rdata_o_reg[31]_0 (mem_rdata),
        .\rdata_o_reg[31]_1 (neorv32_cpu_control_inst_n_16),
        .\rdata_o_reg[7]_0 (neorv32_cpu_control_inst_n_99),
        .rden0(rden0),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\timeout_cnt_reg[6] (\timeout_cnt_reg[6] ),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\w_pnt_reg[0] ),
        .\w_pnt_reg[0]_0 (\w_pnt_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile neorv32_cpu_regfile_inst
       (.DIADI(rf_wdata),
        .DOADO(rs1),
        .DOBDO(rs2),
        .O({neorv32_cpu_regfile_inst_n_119,neorv32_cpu_regfile_inst_n_120,neorv32_cpu_regfile_inst_n_121}),
        .Q({\ctrl[rf_rs2] ,\execute_engine_reg[ir] }),
        .S(neorv32_cpu_regfile_inst_n_64),
        .WEA(rf_we),
        .\_inferred__4/i__carry (neorv32_cpu_alu_inst_n_69),
        .alu_cmp(alu_cmp),
        .\bus_req_o_reg[data][31] (\execute_engine_reg[ir][13]_rep__0 ),
        .clk(clk),
        .\ctrl[alu_opa_mux] (\ctrl[alu_opa_mux] ),
        .\ctrl[alu_unsigned] (\ctrl[alu_unsigned] ),
        .\div_reg[sign_mod] (\execute_engine_reg[ir][13]_rep ),
        .\register_file_fpga.reg_file_reg_0 ({neorv32_cpu_regfile_inst_n_65,neorv32_cpu_regfile_inst_n_66,neorv32_cpu_regfile_inst_n_67,neorv32_cpu_regfile_inst_n_68,neorv32_cpu_regfile_inst_n_69,neorv32_cpu_regfile_inst_n_70,neorv32_cpu_regfile_inst_n_71,neorv32_cpu_regfile_inst_n_72,neorv32_cpu_regfile_inst_n_73,neorv32_cpu_regfile_inst_n_74,neorv32_cpu_regfile_inst_n_75,neorv32_cpu_regfile_inst_n_76,neorv32_cpu_regfile_inst_n_77,neorv32_cpu_regfile_inst_n_78,neorv32_cpu_regfile_inst_n_79,neorv32_cpu_regfile_inst_n_80,neorv32_cpu_regfile_inst_n_81,neorv32_cpu_regfile_inst_n_82,neorv32_cpu_regfile_inst_n_83,neorv32_cpu_regfile_inst_n_84,neorv32_cpu_regfile_inst_n_85,neorv32_cpu_regfile_inst_n_86,neorv32_cpu_regfile_inst_n_87,neorv32_cpu_regfile_inst_n_88}),
        .\register_file_fpga.reg_file_reg_1 (neorv32_cpu_regfile_inst_n_89),
        .\register_file_fpga.reg_file_reg_10 (neorv32_cpu_regfile_inst_n_124),
        .\register_file_fpga.reg_file_reg_11 (opa_addr),
        .\register_file_fpga.reg_file_reg_2 (opa),
        .\register_file_fpga.reg_file_reg_3 ({neorv32_cpu_regfile_inst_n_91,neorv32_cpu_regfile_inst_n_92,neorv32_cpu_regfile_inst_n_93,neorv32_cpu_regfile_inst_n_94}),
        .\register_file_fpga.reg_file_reg_4 ({neorv32_cpu_regfile_inst_n_95,neorv32_cpu_regfile_inst_n_96,neorv32_cpu_regfile_inst_n_97,neorv32_cpu_regfile_inst_n_98}),
        .\register_file_fpga.reg_file_reg_5 ({neorv32_cpu_regfile_inst_n_99,neorv32_cpu_regfile_inst_n_100,neorv32_cpu_regfile_inst_n_101,neorv32_cpu_regfile_inst_n_102}),
        .\register_file_fpga.reg_file_reg_6 ({neorv32_cpu_regfile_inst_n_103,neorv32_cpu_regfile_inst_n_104,neorv32_cpu_regfile_inst_n_105,neorv32_cpu_regfile_inst_n_106}),
        .\register_file_fpga.reg_file_reg_7 ({neorv32_cpu_regfile_inst_n_107,neorv32_cpu_regfile_inst_n_108,neorv32_cpu_regfile_inst_n_109,neorv32_cpu_regfile_inst_n_110}),
        .\register_file_fpga.reg_file_reg_8 ({neorv32_cpu_regfile_inst_n_111,neorv32_cpu_regfile_inst_n_112,neorv32_cpu_regfile_inst_n_113,neorv32_cpu_regfile_inst_n_114}),
        .\register_file_fpga.reg_file_reg_9 ({neorv32_cpu_regfile_inst_n_115,neorv32_cpu_regfile_inst_n_116,neorv32_cpu_regfile_inst_n_117,neorv32_cpu_regfile_inst_n_118}));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_10 
       (.I0(\execute_engine_reg[link_pc] [27]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[27]),
        .I3(mem_rdata[27]),
        .I4(csr_rdata[27]),
        .O(rf_wdata[27]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_11 
       (.I0(\execute_engine_reg[link_pc] [26]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[26]),
        .I3(mem_rdata[26]),
        .I4(csr_rdata[26]),
        .O(rf_wdata[26]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_12 
       (.I0(\execute_engine_reg[link_pc] [25]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[25]),
        .I3(mem_rdata[25]),
        .I4(csr_rdata[25]),
        .O(rf_wdata[25]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_13 
       (.I0(\execute_engine_reg[link_pc] [24]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[24]),
        .I3(mem_rdata[24]),
        .I4(csr_rdata[24]),
        .O(rf_wdata[24]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_14 
       (.I0(\execute_engine_reg[link_pc] [23]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[23]),
        .I3(mem_rdata[23]),
        .I4(csr_rdata[23]),
        .O(rf_wdata[23]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_15 
       (.I0(\execute_engine_reg[link_pc] [22]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[22]),
        .I3(mem_rdata[22]),
        .I4(csr_rdata[22]),
        .O(rf_wdata[22]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_16 
       (.I0(\execute_engine_reg[link_pc] [21]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[21]),
        .I3(mem_rdata[21]),
        .I4(csr_rdata[21]),
        .O(rf_wdata[21]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_17 
       (.I0(\execute_engine_reg[link_pc] [20]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[20]),
        .I3(mem_rdata[20]),
        .I4(csr_rdata[20]),
        .O(rf_wdata[20]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_18 
       (.I0(\execute_engine_reg[link_pc] [19]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[19]),
        .I3(mem_rdata[19]),
        .I4(csr_rdata[19]),
        .O(rf_wdata[19]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_19 
       (.I0(\execute_engine_reg[link_pc] [18]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[18]),
        .I3(mem_rdata[18]),
        .I4(csr_rdata[18]),
        .O(rf_wdata[18]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_20 
       (.I0(\execute_engine_reg[link_pc] [17]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[17]),
        .I3(mem_rdata[17]),
        .I4(csr_rdata[17]),
        .O(rf_wdata[17]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_21 
       (.I0(\execute_engine_reg[link_pc] [16]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[16]),
        .I3(mem_rdata[16]),
        .I4(csr_rdata[16]),
        .O(rf_wdata[16]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_22 
       (.I0(\execute_engine_reg[link_pc] [15]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[15]),
        .I3(mem_rdata[15]),
        .I4(csr_rdata[15]),
        .O(rf_wdata[15]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_23 
       (.I0(\execute_engine_reg[link_pc] [14]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[14]),
        .I3(mem_rdata[14]),
        .I4(csr_rdata[14]),
        .O(rf_wdata[14]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_24 
       (.I0(\execute_engine_reg[link_pc] [13]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[13]),
        .I3(mem_rdata[13]),
        .I4(csr_rdata[13]),
        .O(rf_wdata[13]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_25 
       (.I0(\execute_engine_reg[link_pc] [12]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[12]),
        .I3(mem_rdata[12]),
        .I4(csr_rdata[12]),
        .O(rf_wdata[12]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_26 
       (.I0(\execute_engine_reg[link_pc] [11]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[11]),
        .I3(mem_rdata[11]),
        .I4(csr_rdata[11]),
        .O(rf_wdata[11]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_27 
       (.I0(\execute_engine_reg[link_pc] [10]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[10]),
        .I3(mem_rdata[10]),
        .I4(csr_rdata[10]),
        .O(rf_wdata[10]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_28 
       (.I0(\execute_engine_reg[link_pc] [9]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[9]),
        .I3(mem_rdata[9]),
        .I4(csr_rdata[9]),
        .O(rf_wdata[9]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_29 
       (.I0(\execute_engine_reg[link_pc] [8]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[8]),
        .I3(mem_rdata[8]),
        .I4(csr_rdata[8]),
        .O(rf_wdata[8]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_30 
       (.I0(\execute_engine_reg[link_pc] [7]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[7]),
        .I3(mem_rdata[7]),
        .I4(csr_rdata[7]),
        .O(rf_wdata[7]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_31 
       (.I0(\execute_engine_reg[link_pc] [6]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[6]),
        .I3(mem_rdata[6]),
        .I4(csr_rdata[6]),
        .O(rf_wdata[6]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_32 
       (.I0(\execute_engine_reg[link_pc] [5]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[5]),
        .I3(mem_rdata[5]),
        .I4(csr_rdata[5]),
        .O(rf_wdata[5]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_33 
       (.I0(\execute_engine_reg[link_pc] [4]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[4]),
        .I3(mem_rdata[4]),
        .I4(csr_rdata[4]),
        .O(rf_wdata[4]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_34 
       (.I0(\execute_engine_reg[link_pc] [3]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[3]),
        .I3(mem_rdata[3]),
        .I4(csr_rdata[3]),
        .O(rf_wdata[3]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_35 
       (.I0(\execute_engine_reg[link_pc] [2]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[2]),
        .I3(mem_rdata[2]),
        .I4(csr_rdata[2]),
        .O(rf_wdata[2]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_36 
       (.I0(\execute_engine_reg[link_pc] [1]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[1]),
        .I3(mem_rdata[1]),
        .I4(csr_rdata[1]),
        .O(rf_wdata[1]));
  LUT5 #(
    .INIT(32'hFFFFFFE2)) 
    \register_file_fpga.reg_file_reg_i_37 
       (.I0(neorv32_cpu_control_inst_n_327),
        .I1(\ctrl[alu_op] [2]),
        .I2(neorv32_cpu_control_inst_n_294),
        .I3(mem_rdata[0]),
        .I4(csr_rdata[0]),
        .O(rf_wdata[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_6 
       (.I0(\execute_engine_reg[link_pc] [31]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[31]),
        .I3(mem_rdata[31]),
        .I4(csr_rdata[31]),
        .O(rf_wdata[31]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_7 
       (.I0(\execute_engine_reg[link_pc] [30]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[30]),
        .I3(mem_rdata[30]),
        .I4(csr_rdata[30]),
        .O(rf_wdata[30]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_8 
       (.I0(\execute_engine_reg[link_pc] [29]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[29]),
        .I3(mem_rdata[29]),
        .I4(csr_rdata[29]),
        .O(rf_wdata[29]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \register_file_fpga.reg_file_reg_i_9 
       (.I0(\execute_engine_reg[link_pc] [28]),
        .I1(\ctrl_nxt[rf_zero_we] ),
        .I2(alu_res[28]),
        .I3(mem_rdata[28]),
        .I4(csr_rdata[28]),
        .O(rf_wdata[28]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_alu
   (cp_valid_1,
    \serial_shifter.shifter_reg[cnt][1] ,
    \mul[add] ,
    \trap_ctrl_reg[exc_buf][1] ,
    CO,
    \multiplier_core_serial.mul_reg[prod][31] ,
    \ctrl_reg[out_en] ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \divider_core_serial.div_reg[quotient][30] ,
    \serial_shifter.shifter_reg[done_ff]__0 ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    clk,
    rstn_sys,
    \div_reg[sign_mod] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    DI,
    S,
    Q,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_0 ,
    \serial_shifter.shifter_reg[cnt][4] ,
    \divider_core_serial.div_reg[remainder][0] ,
    \execute_engine_reg[ir] ,
    rs2_o,
    \_inferred__4/i__carry__7 ,
    \_inferred__4/i__carry ,
    \serial_shifter.shifter_reg[cnt][2] ,
    \serial_shifter.shifter_reg[cnt][3] ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_210 ,
    \register_file_fpga.reg_file_reg_i_151 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_74 ,
    \register_file_fpga.reg_file_reg_i_138 ,
    D,
    \divider_core_serial.div_reg[quotient][31] ,
    \ctrl_reg[rs2_abs][31] ,
    \multiplier_core_serial.mul_reg[prod][63] );
  output cp_valid_1;
  output [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  output [32:0]\mul[add] ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output [0:0]CO;
  output [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  output \ctrl_reg[out_en] ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  output [30:0]\divider_core_serial.div_reg[quotient][30] ;
  output \serial_shifter.shifter_reg[done_ff]__0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  input clk;
  input rstn_sys;
  input \div_reg[sign_mod] ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]Q;
  input \ctrl[cpu_trap] ;
  input [1:0]\div_reg[sign_mod]_0 ;
  input \serial_shifter.shifter_reg[cnt][4] ;
  input \divider_core_serial.div_reg[remainder][0] ;
  input [1:0]\execute_engine_reg[ir] ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7 ;
  input \_inferred__4/i__carry ;
  input \serial_shifter.shifter_reg[cnt][2] ;
  input \serial_shifter.shifter_reg[cnt][3] ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  input \register_file_fpga.reg_file_reg_i_210 ;
  input \register_file_fpga.reg_file_reg_i_151 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \register_file_fpga.reg_file_reg_i_138 ;
  input [31:0]D;
  input [31:0]\divider_core_serial.div_reg[quotient][31] ;
  input [31:0]\ctrl_reg[rs2_abs][31] ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry ;
  wire \_inferred__4/i__carry__7 ;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[out_en] ;
  wire [31:0]\ctrl_reg[rs2_abs][31] ;
  wire \div_reg[sign_mod] ;
  wire [1:0]\div_reg[sign_mod]_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30] ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31] ;
  wire \divider_core_serial.div_reg[remainder][0] ;
  wire [1:0]\execute_engine_reg[ir] ;
  wire [32:0]\mul[add] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][31] ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63] ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ;
  wire \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ;
  wire \register_file_fpga.reg_file_reg_i_138 ;
  wire \register_file_fpga.reg_file_reg_i_151 ;
  wire \register_file_fpga.reg_file_reg_i_210 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70 ;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_0 ;
  wire \serial_shifter.shifter_reg[cnt][2] ;
  wire \serial_shifter.shifter_reg[cnt][3] ;
  wire \serial_shifter.shifter_reg[cnt][4] ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst 
       (.CO(CO),
        .DI(DI),
        .\FSM_onehot_ctrl_reg[state][1]_0 (cp_valid_1),
        .Q(\multiplier_core_serial.mul_reg[prod][31] ),
        .S(S),
        .\_inferred__4/i__carry_0 (\_inferred__4/i__carry ),
        .\_inferred__4/i__carry__7_0 (\_inferred__4/i__carry__7 ),
        .clk(clk),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\ctrl_reg[out_en]_0 (\ctrl_reg[out_en] ),
        .\ctrl_reg[out_en]_1 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\ctrl_reg[out_en]_10 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\ctrl_reg[out_en]_11 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\ctrl_reg[out_en]_12 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\ctrl_reg[out_en]_13 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\ctrl_reg[out_en]_14 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\ctrl_reg[out_en]_15 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\ctrl_reg[out_en]_16 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\ctrl_reg[out_en]_17 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\ctrl_reg[out_en]_18 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\ctrl_reg[out_en]_19 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\ctrl_reg[out_en]_2 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\ctrl_reg[out_en]_20 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\ctrl_reg[out_en]_21 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\ctrl_reg[out_en]_22 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\ctrl_reg[out_en]_23 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\ctrl_reg[out_en]_24 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\ctrl_reg[out_en]_25 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\ctrl_reg[out_en]_26 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\ctrl_reg[out_en]_27 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\ctrl_reg[out_en]_28 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\ctrl_reg[out_en]_29 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\ctrl_reg[out_en]_3 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\ctrl_reg[out_en]_30 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\ctrl_reg[out_en]_31 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\ctrl_reg[out_en]_4 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\ctrl_reg[out_en]_5 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\ctrl_reg[out_en]_6 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\ctrl_reg[out_en]_7 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\ctrl_reg[out_en]_8 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\ctrl_reg[out_en]_9 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\ctrl_reg[rs2_abs][31]_0 (\ctrl_reg[rs2_abs][31] ),
        .\div_reg[sign_mod]_0 (\div_reg[sign_mod] ),
        .\div_reg[sign_mod]_1 (\div_reg[sign_mod]_0 [1]),
        .\divider_core_serial.div_reg[quotient][30]_0 (\divider_core_serial.div_reg[quotient][30] ),
        .\divider_core_serial.div_reg[quotient][31]_0 (\divider_core_serial.div_reg[quotient][31] ),
        .\divider_core_serial.div_reg[remainder][0]_0 (\divider_core_serial.div_reg[remainder][0] ),
        .\execute_engine_reg[ir] (\execute_engine_reg[ir] ),
        .\mul[add] (\mul[add] ),
        .\multiplier_core_serial.mul_reg[prod][63]_0 (\multiplier_core_serial.mul_reg[prod][63] ),
        .\register_file_fpga.reg_file_reg_i_138_0 (\register_file_fpga.reg_file_reg_i_138 ),
        .\register_file_fpga.reg_file_reg_i_151_0 (\register_file_fpga.reg_file_reg_i_151 ),
        .\register_file_fpga.reg_file_reg_i_210_0 (\register_file_fpga.reg_file_reg_i_210 ),
        .\register_file_fpga.reg_file_reg_i_71 (\serial_shifter.shifter_reg[sreg][31] [0]),
        .\register_file_fpga.reg_file_reg_i_71_0 (\register_file_fpga.reg_file_reg_i_70 [0]),
        .\register_file_fpga.reg_file_reg_i_74 (\register_file_fpga.reg_file_reg_i_74 ),
        .rs2_o(rs2_o),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter neorv32_cpu_cp_shifter_inst
       (.D(D),
        .Q(Q),
        .alu_add(alu_add),
        .clk(clk),
        .cp_valid_1(cp_valid_1),
        .\ctrl[cpu_trap] (\ctrl[cpu_trap] ),
        .\register_file_fpga.reg_file_reg_i_40 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_129 ),
        .\register_file_fpga.reg_file_reg_i_41 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_128 ),
        .\register_file_fpga.reg_file_reg_i_42 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_127 ),
        .\register_file_fpga.reg_file_reg_i_43 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_126 ),
        .\register_file_fpga.reg_file_reg_i_44 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_125 ),
        .\register_file_fpga.reg_file_reg_i_45 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_124 ),
        .\register_file_fpga.reg_file_reg_i_46 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_123 ),
        .\register_file_fpga.reg_file_reg_i_47 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_122 ),
        .\register_file_fpga.reg_file_reg_i_48 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_121 ),
        .\register_file_fpga.reg_file_reg_i_49 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_120 ),
        .\register_file_fpga.reg_file_reg_i_50 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_119 ),
        .\register_file_fpga.reg_file_reg_i_51 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_118 ),
        .\register_file_fpga.reg_file_reg_i_52 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_117 ),
        .\register_file_fpga.reg_file_reg_i_53 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_116 ),
        .\register_file_fpga.reg_file_reg_i_54 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_115 ),
        .\register_file_fpga.reg_file_reg_i_55 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_114 ),
        .\register_file_fpga.reg_file_reg_i_56 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_113 ),
        .\register_file_fpga.reg_file_reg_i_57 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_112 ),
        .\register_file_fpga.reg_file_reg_i_58 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_111 ),
        .\register_file_fpga.reg_file_reg_i_59 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_110 ),
        .\register_file_fpga.reg_file_reg_i_60 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_109 ),
        .\register_file_fpga.reg_file_reg_i_61 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_108 ),
        .\register_file_fpga.reg_file_reg_i_62 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_107 ),
        .\register_file_fpga.reg_file_reg_i_63 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_106 ),
        .\register_file_fpga.reg_file_reg_i_64 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_105 ),
        .\register_file_fpga.reg_file_reg_i_65 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_104 ),
        .\register_file_fpga.reg_file_reg_i_66 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_103 ),
        .\register_file_fpga.reg_file_reg_i_67 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_102 ),
        .\register_file_fpga.reg_file_reg_i_68 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_101 ),
        .\register_file_fpga.reg_file_reg_i_69 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_100 ),
        .\register_file_fpga.reg_file_reg_i_70 (\neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst_n_99 ),
        .\register_file_fpga.reg_file_reg_i_70_0 (\register_file_fpga.reg_file_reg_i_70 ),
        .rstn_sys(rstn_sys),
        .\serial_shifter.shifter_reg[cnt][0]_0 (\serial_shifter.shifter_reg[cnt][1] [0]),
        .\serial_shifter.shifter_reg[cnt][1]_0 (\serial_shifter.shifter_reg[cnt][1] [1]),
        .\serial_shifter.shifter_reg[cnt][1]_1 (\serial_shifter.shifter_reg[cnt][1]_0 ),
        .\serial_shifter.shifter_reg[cnt][2]_0 (\serial_shifter.shifter_reg[cnt][2] ),
        .\serial_shifter.shifter_reg[cnt][3]_0 (\div_reg[sign_mod]_0 [0]),
        .\serial_shifter.shifter_reg[cnt][3]_1 (\serial_shifter.shifter_reg[cnt][3] ),
        .\serial_shifter.shifter_reg[cnt][4]_0 (\serial_shifter.shifter_reg[cnt][4] ),
        .\serial_shifter.shifter_reg[done_ff] (\serial_shifter.shifter_reg[done_ff] ),
        .\serial_shifter.shifter_reg[done_ff]__0_0 (\serial_shifter.shifter_reg[done_ff]__0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_1 (\serial_shifter.shifter_reg[done_ff]__0_0 ),
        .\serial_shifter.shifter_reg[done_ff]__0_10 (\serial_shifter.shifter_reg[done_ff]__0_9 ),
        .\serial_shifter.shifter_reg[done_ff]__0_11 (\serial_shifter.shifter_reg[done_ff]__0_10 ),
        .\serial_shifter.shifter_reg[done_ff]__0_12 (\serial_shifter.shifter_reg[done_ff]__0_11 ),
        .\serial_shifter.shifter_reg[done_ff]__0_13 (\serial_shifter.shifter_reg[done_ff]__0_12 ),
        .\serial_shifter.shifter_reg[done_ff]__0_14 (\serial_shifter.shifter_reg[done_ff]__0_13 ),
        .\serial_shifter.shifter_reg[done_ff]__0_15 (\serial_shifter.shifter_reg[done_ff]__0_14 ),
        .\serial_shifter.shifter_reg[done_ff]__0_16 (\serial_shifter.shifter_reg[done_ff]__0_15 ),
        .\serial_shifter.shifter_reg[done_ff]__0_17 (\serial_shifter.shifter_reg[done_ff]__0_16 ),
        .\serial_shifter.shifter_reg[done_ff]__0_18 (\serial_shifter.shifter_reg[done_ff]__0_17 ),
        .\serial_shifter.shifter_reg[done_ff]__0_19 (\serial_shifter.shifter_reg[done_ff]__0_18 ),
        .\serial_shifter.shifter_reg[done_ff]__0_2 (\serial_shifter.shifter_reg[done_ff]__0_1 ),
        .\serial_shifter.shifter_reg[done_ff]__0_20 (\serial_shifter.shifter_reg[done_ff]__0_19 ),
        .\serial_shifter.shifter_reg[done_ff]__0_21 (\serial_shifter.shifter_reg[done_ff]__0_20 ),
        .\serial_shifter.shifter_reg[done_ff]__0_22 (\serial_shifter.shifter_reg[done_ff]__0_21 ),
        .\serial_shifter.shifter_reg[done_ff]__0_23 (\serial_shifter.shifter_reg[done_ff]__0_22 ),
        .\serial_shifter.shifter_reg[done_ff]__0_24 (\serial_shifter.shifter_reg[done_ff]__0_23 ),
        .\serial_shifter.shifter_reg[done_ff]__0_25 (\serial_shifter.shifter_reg[done_ff]__0_24 ),
        .\serial_shifter.shifter_reg[done_ff]__0_26 (\serial_shifter.shifter_reg[done_ff]__0_25 ),
        .\serial_shifter.shifter_reg[done_ff]__0_27 (\serial_shifter.shifter_reg[done_ff]__0_26 ),
        .\serial_shifter.shifter_reg[done_ff]__0_28 (\serial_shifter.shifter_reg[done_ff]__0_27 ),
        .\serial_shifter.shifter_reg[done_ff]__0_29 (\serial_shifter.shifter_reg[done_ff]__0_28 ),
        .\serial_shifter.shifter_reg[done_ff]__0_3 (\serial_shifter.shifter_reg[done_ff]__0_2 ),
        .\serial_shifter.shifter_reg[done_ff]__0_30 (\serial_shifter.shifter_reg[done_ff]__0_29 ),
        .\serial_shifter.shifter_reg[done_ff]__0_4 (\serial_shifter.shifter_reg[done_ff]__0_3 ),
        .\serial_shifter.shifter_reg[done_ff]__0_5 (\serial_shifter.shifter_reg[done_ff]__0_4 ),
        .\serial_shifter.shifter_reg[done_ff]__0_6 (\serial_shifter.shifter_reg[done_ff]__0_5 ),
        .\serial_shifter.shifter_reg[done_ff]__0_7 (\serial_shifter.shifter_reg[done_ff]__0_6 ),
        .\serial_shifter.shifter_reg[done_ff]__0_8 (\serial_shifter.shifter_reg[done_ff]__0_7 ),
        .\serial_shifter.shifter_reg[done_ff]__0_9 (\serial_shifter.shifter_reg[done_ff]__0_8 ),
        .\serial_shifter.shifter_reg[sreg][31]_0 (\serial_shifter.shifter_reg[sreg][31] ),
        .\trap_ctrl_reg[exc_buf][1] (\trap_ctrl_reg[exc_buf][1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_control
   (\ctrl_nxt[rf_zero_we] ,
    \ctrl[alu_opa_mux] ,
    \ctrl[alu_unsigned] ,
    \ctrl_o[lsu_req] ,
    \ctrl[lsu_rw] ,
    \ctrl[cpu_trap] ,
    Q,
    \trap_ctrl_reg[exc_buf][1]_0 ,
    \execute_engine_reg[ir][13]_rep_0 ,
    \execute_engine_reg[ir][14]_rep__0_0 ,
    \execute_engine_reg[ir][14]_rep_0 ,
    DI,
    \mar_reg[31] ,
    \fetch_engine_reg[pc][21]_0 ,
    \fetch_engine_reg[pc][31]_0 ,
    \fetch_engine_reg[pc][27]_0 ,
    \fetch_engine_reg[pc][20]_0 ,
    ADDRARDADDR,
    \fetch_engine_reg[pc][31]_1 ,
    \fetch_engine_reg[pc][31]_2 ,
    \fetch_engine_reg[pc][19]_0 ,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1] ,
    \FSM_sequential_fetch_engine_reg[state][0]_0 ,
    \w_pnt_reg[1] ,
    \execute_engine_reg[ir][12]_0 ,
    alu_add,
    \execute_engine_reg[ir][13]_rep__0_0 ,
    \execute_engine_reg[ir][13]_rep__0_1 ,
    D,
    \execute_engine_reg[ir][13]_rep__0_2 ,
    \execute_engine_reg[ir][12]_1 ,
    \execute_engine_reg[ir][12]_2 ,
    \ctrl_reg[lsu_req]_0 ,
    E,
    \w_pnt_reg[1]_0 ,
    \csr_reg[rdata][31]_0 ,
    \register_file_fpga.reg_file_reg ,
    \ctrl_reg[alu_cp_trig][1]_0 ,
    \FSM_onehot_ctrl_reg[state][1] ,
    \execute_engine_reg[ir][14]_0 ,
    \execute_engine_reg[ir][14]_1 ,
    alu_res,
    \ctrl_reg[alu_op][2]_0 ,
    \imm_o_reg[4]_0 ,
    \imm_o_reg[3]_0 ,
    \imm_o_reg[2]_0 ,
    \imm_o_reg[1]_0 ,
    \ctrl_reg[alu_op][1]_0 ,
    \register_file_fpga.reg_file_reg_0 ,
    \ctrl_reg[alu_op][0]_0 ,
    \execute_engine_reg[ir][12]_3 ,
    \execute_engine_reg[link_pc][31]_0 ,
    \execute_engine_reg[ir][19]_0 ,
    WEA,
    clk,
    rstn_sys,
    alu_cmp,
    DOBDO,
    DOADO,
    cp_valid_1,
    \multiplier_core_serial.mul_reg[prod][30] ,
    rden_reg,
    rden_reg_0,
    \m_axi_araddr[31] ,
    \imem_rom.rdata_reg_15 ,
    rden_reg_1,
    \keeper_reg[halt] ,
    m_axi_araddr,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]__0 ,
    \trap_ctrl_reg[exc_buf][8]_0 ,
    \main_rsp[data] ,
    \rdata_o_reg[30] ,
    \rdata_o_reg[30]_0 ,
    arbiter_req_reg,
    \main_rsp[err] ,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    arbiter_err,
    misaligned,
    \FSM_sequential_execute_engine_reg[state][3]_0 ,
    \ctrl_reg[alu_op][1]_1 ,
    O,
    \divider_core_serial.div_reg[quotient][31] ,
    \divider_core_serial.div_reg[quotient][28] ,
    \divider_core_serial.div_reg[quotient][24] ,
    \divider_core_serial.div_reg[quotient][20] ,
    \divider_core_serial.div_reg[quotient][16] ,
    \divider_core_serial.div_reg[quotient][12] ,
    \divider_core_serial.div_reg[quotient][8] ,
    \divider_core_serial.div_reg[quotient][4] ,
    CO,
    \mul[add] ,
    \mar_reg[3] ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \serial_shifter.shifter_reg[cnt][1] ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    \register_file_fpga.reg_file_reg_10 ,
    \register_file_fpga.reg_file_reg_11 ,
    \register_file_fpga.reg_file_reg_12 ,
    \register_file_fpga.reg_file_reg_13 ,
    \register_file_fpga.reg_file_reg_14 ,
    \register_file_fpga.reg_file_reg_15 ,
    \register_file_fpga.reg_file_reg_16 ,
    \register_file_fpga.reg_file_reg_17 ,
    \register_file_fpga.reg_file_reg_18 ,
    \register_file_fpga.reg_file_reg_19 ,
    \register_file_fpga.reg_file_reg_20 ,
    \register_file_fpga.reg_file_reg_21 ,
    \register_file_fpga.reg_file_reg_22 ,
    \register_file_fpga.reg_file_reg_23 ,
    \register_file_fpga.reg_file_reg_24 ,
    \register_file_fpga.reg_file_reg_25 ,
    \register_file_fpga.reg_file_reg_26 ,
    \register_file_fpga.reg_file_reg_27 ,
    \register_file_fpga.reg_file_reg_28 ,
    \register_file_fpga.reg_file_reg_29 ,
    \register_file_fpga.reg_file_reg_30 ,
    \register_file_fpga.reg_file_reg_31 ,
    \serial_shifter.shifter_reg[sreg][31] ,
    \register_file_fpga.reg_file_reg_32 ,
    S,
    wdata_i,
    \trap_ctrl_reg[irq_pnd][11]_0 );
  output \ctrl_nxt[rf_zero_we] ;
  output \ctrl[alu_opa_mux] ;
  output \ctrl[alu_unsigned] ;
  output \ctrl_o[lsu_req] ;
  output \ctrl[lsu_rw] ;
  output \ctrl[cpu_trap] ;
  output [7:0]Q;
  output [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  output \execute_engine_reg[ir][13]_rep_0 ;
  output \execute_engine_reg[ir][14]_rep__0_0 ;
  output \execute_engine_reg[ir][14]_rep_0 ;
  output [0:0]DI;
  output \mar_reg[31] ;
  output \fetch_engine_reg[pc][21]_0 ;
  output [29:0]\fetch_engine_reg[pc][31]_0 ;
  output \fetch_engine_reg[pc][27]_0 ;
  output \fetch_engine_reg[pc][20]_0 ;
  output [2:0]ADDRARDADDR;
  output \fetch_engine_reg[pc][31]_1 ;
  output [2:0]\fetch_engine_reg[pc][31]_2 ;
  output \fetch_engine_reg[pc][19]_0 ;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1] ;
  output \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  output \w_pnt_reg[1] ;
  output \execute_engine_reg[ir][12]_0 ;
  output [31:0]alu_add;
  output \execute_engine_reg[ir][13]_rep__0_0 ;
  output \execute_engine_reg[ir][13]_rep__0_1 ;
  output [13:0]D;
  output \execute_engine_reg[ir][13]_rep__0_2 ;
  output \execute_engine_reg[ir][12]_1 ;
  output [3:0]\execute_engine_reg[ir][12]_2 ;
  output \ctrl_reg[lsu_req]_0 ;
  output [0:0]E;
  output \w_pnt_reg[1]_0 ;
  output [31:0]\csr_reg[rdata][31]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg ;
  output [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  output \FSM_onehot_ctrl_reg[state][1] ;
  output \execute_engine_reg[ir][14]_0 ;
  output [63:0]\execute_engine_reg[ir][14]_1 ;
  output [30:0]alu_res;
  output [2:0]\ctrl_reg[alu_op][2]_0 ;
  output \imm_o_reg[4]_0 ;
  output \imm_o_reg[3]_0 ;
  output \imm_o_reg[2]_0 ;
  output [1:0]\imm_o_reg[1]_0 ;
  output \ctrl_reg[alu_op][1]_0 ;
  output [31:0]\register_file_fpga.reg_file_reg_0 ;
  output \ctrl_reg[alu_op][0]_0 ;
  output [31:0]\execute_engine_reg[ir][12]_3 ;
  output [30:0]\execute_engine_reg[link_pc][31]_0 ;
  output [4:0]\execute_engine_reg[ir][19]_0 ;
  output [0:0]WEA;
  input clk;
  input rstn_sys;
  input [1:0]alu_cmp;
  input [31:0]DOBDO;
  input [31:0]DOADO;
  input cp_valid_1;
  input [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  input rden_reg;
  input rden_reg_0;
  input [31:0]\m_axi_araddr[31] ;
  input \imem_rom.rdata_reg_15 ;
  input rden_reg_1;
  input \keeper_reg[halt] ;
  input [1:0]m_axi_araddr;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]__0 ;
  input \trap_ctrl_reg[exc_buf][8]_0 ;
  input [31:0]\main_rsp[data] ;
  input \rdata_o_reg[30] ;
  input \rdata_o_reg[30]_0 ;
  input arbiter_req_reg;
  input \main_rsp[err] ;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input arbiter_err;
  input misaligned;
  input \FSM_sequential_execute_engine_reg[state][3]_0 ;
  input \ctrl_reg[alu_op][1]_1 ;
  input [2:0]O;
  input [30:0]\divider_core_serial.div_reg[quotient][31] ;
  input [3:0]\divider_core_serial.div_reg[quotient][28] ;
  input [3:0]\divider_core_serial.div_reg[quotient][24] ;
  input [3:0]\divider_core_serial.div_reg[quotient][20] ;
  input [3:0]\divider_core_serial.div_reg[quotient][16] ;
  input [3:0]\divider_core_serial.div_reg[quotient][12] ;
  input [3:0]\divider_core_serial.div_reg[quotient][8] ;
  input [3:0]\divider_core_serial.div_reg[quotient][4] ;
  input [0:0]CO;
  input [32:0]\mul[add] ;
  input [0:0]\mar_reg[3] ;
  input \register_file_fpga.reg_file_reg_1 ;
  input \register_file_fpga.reg_file_reg_2 ;
  input \register_file_fpga.reg_file_reg_3 ;
  input \register_file_fpga.reg_file_reg_4 ;
  input [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  input \register_file_fpga.reg_file_reg_5 ;
  input \register_file_fpga.reg_file_reg_6 ;
  input \register_file_fpga.reg_file_reg_7 ;
  input \register_file_fpga.reg_file_reg_8 ;
  input \register_file_fpga.reg_file_reg_9 ;
  input \register_file_fpga.reg_file_reg_10 ;
  input \register_file_fpga.reg_file_reg_11 ;
  input \register_file_fpga.reg_file_reg_12 ;
  input \register_file_fpga.reg_file_reg_13 ;
  input \register_file_fpga.reg_file_reg_14 ;
  input \register_file_fpga.reg_file_reg_15 ;
  input \register_file_fpga.reg_file_reg_16 ;
  input \register_file_fpga.reg_file_reg_17 ;
  input \register_file_fpga.reg_file_reg_18 ;
  input \register_file_fpga.reg_file_reg_19 ;
  input \register_file_fpga.reg_file_reg_20 ;
  input \register_file_fpga.reg_file_reg_21 ;
  input \register_file_fpga.reg_file_reg_22 ;
  input \register_file_fpga.reg_file_reg_23 ;
  input \register_file_fpga.reg_file_reg_24 ;
  input \register_file_fpga.reg_file_reg_25 ;
  input \register_file_fpga.reg_file_reg_26 ;
  input \register_file_fpga.reg_file_reg_27 ;
  input \register_file_fpga.reg_file_reg_28 ;
  input \register_file_fpga.reg_file_reg_29 ;
  input \register_file_fpga.reg_file_reg_30 ;
  input \register_file_fpga.reg_file_reg_31 ;
  input [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  input \register_file_fpga.reg_file_reg_32 ;
  input [0:0]S;
  input [0:0]wdata_i;
  input [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;

  wire [2:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [13:0]D;
  wire [0:0]DI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire \FSM_onehot_ctrl_reg[state][1] ;
  wire \FSM_sequential_execute_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][0]_i_7_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_2_n_0 ;
  wire \FSM_sequential_execute_engine[state][2]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_4_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_5_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_6_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_7_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire \FSM_sequential_execute_engine_reg[state][3]_0 ;
  wire \FSM_sequential_fetch_engine[state][0]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_2_n_0 ;
  wire \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  wire [2:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [31:0]alu_add;
  wire [1:0]alu_cmp;
  wire [30:0]alu_res;
  wire arbiter_err;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire arbiter_req_reg;
  wire clk;
  wire cp_valid_1;
  wire \csr[mcause][0]_i_1_n_0 ;
  wire \csr[mcause][1]_i_1_n_0 ;
  wire \csr[mcause][2]_i_1_n_0 ;
  wire \csr[mcause][3]_i_1_n_0 ;
  wire \csr[mcause][4]_i_1_n_0 ;
  wire \csr[mcause][5]_i_2_n_0 ;
  wire \csr[mepc][10]_i_1_n_0 ;
  wire \csr[mepc][11]_i_1_n_0 ;
  wire \csr[mepc][12]_i_1_n_0 ;
  wire \csr[mepc][13]_i_1_n_0 ;
  wire \csr[mepc][14]_i_1_n_0 ;
  wire \csr[mepc][15]_i_1_n_0 ;
  wire \csr[mepc][16]_i_1_n_0 ;
  wire \csr[mepc][17]_i_1_n_0 ;
  wire \csr[mepc][18]_i_1_n_0 ;
  wire \csr[mepc][19]_i_1_n_0 ;
  wire \csr[mepc][1]_i_1_n_0 ;
  wire \csr[mepc][20]_i_1_n_0 ;
  wire \csr[mepc][21]_i_1_n_0 ;
  wire \csr[mepc][22]_i_1_n_0 ;
  wire \csr[mepc][23]_i_1_n_0 ;
  wire \csr[mepc][24]_i_1_n_0 ;
  wire \csr[mepc][25]_i_1_n_0 ;
  wire \csr[mepc][26]_i_1_n_0 ;
  wire \csr[mepc][27]_i_1_n_0 ;
  wire \csr[mepc][28]_i_1_n_0 ;
  wire \csr[mepc][29]_i_1_n_0 ;
  wire \csr[mepc][2]_i_1_n_0 ;
  wire \csr[mepc][30]_i_1_n_0 ;
  wire \csr[mepc][31]_i_2_n_0 ;
  wire \csr[mepc][31]_i_3_n_0 ;
  wire \csr[mepc][31]_i_4_n_0 ;
  wire \csr[mepc][3]_i_1_n_0 ;
  wire \csr[mepc][4]_i_1_n_0 ;
  wire \csr[mepc][5]_i_1_n_0 ;
  wire \csr[mepc][6]_i_1_n_0 ;
  wire \csr[mepc][7]_i_1_n_0 ;
  wire \csr[mepc][8]_i_1_n_0 ;
  wire \csr[mepc][9]_i_1_n_0 ;
  wire \csr[mie_firq][0]_i_1_n_0 ;
  wire \csr[mie_firq][10]_i_1_n_0 ;
  wire \csr[mie_firq][11]_i_1_n_0 ;
  wire \csr[mie_firq][12]_i_1_n_0 ;
  wire \csr[mie_firq][13]_i_1_n_0 ;
  wire \csr[mie_firq][14]_i_1_n_0 ;
  wire \csr[mie_firq][15]_i_1_n_0 ;
  wire \csr[mie_firq][1]_i_1_n_0 ;
  wire \csr[mie_firq][2]_i_1_n_0 ;
  wire \csr[mie_firq][3]_i_1_n_0 ;
  wire \csr[mie_firq][4]_i_1_n_0 ;
  wire \csr[mie_firq][5]_i_1_n_0 ;
  wire \csr[mie_firq][6]_i_1_n_0 ;
  wire \csr[mie_firq][7]_i_1_n_0 ;
  wire \csr[mie_firq][8]_i_1_n_0 ;
  wire \csr[mie_firq][9]_i_1_n_0 ;
  wire \csr[mie_mei]_i_1_n_0 ;
  wire \csr[mie_msi]_i_1_n_0 ;
  wire \csr[mie_msi]_i_2_n_0 ;
  wire \csr[mie_msi]_i_3_n_0 ;
  wire \csr[mie_mti]_i_1_n_0 ;
  wire \csr[mscratch][0]_i_1_n_0 ;
  wire \csr[mscratch][1]_i_1_n_0 ;
  wire \csr[mscratch][2]_i_1_n_0 ;
  wire \csr[mscratch][31]_i_1_n_0 ;
  wire \csr[mscratch][4]_i_1_n_0 ;
  wire \csr[mscratch][5]_i_1_n_0 ;
  wire \csr[mscratch][6]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_1_n_0 ;
  wire \csr[mstatus_mie]_i_3_n_0 ;
  wire \csr[mstatus_mie]_i_4_n_0 ;
  wire \csr[mstatus_mie]_i_5_n_0 ;
  wire \csr[mstatus_mie]_i_6_n_0 ;
  wire \csr[mstatus_mpie]_i_1_n_0 ;
  wire \csr[mstatus_mpie]_i_2_n_0 ;
  wire \csr[mtinst][0]_i_1_n_0 ;
  wire \csr[mtinst][10]_i_1_n_0 ;
  wire \csr[mtinst][11]_i_1_n_0 ;
  wire \csr[mtinst][12]_i_1_n_0 ;
  wire \csr[mtinst][13]_i_1_n_0 ;
  wire \csr[mtinst][14]_i_1_n_0 ;
  wire \csr[mtinst][15]_i_1_n_0 ;
  wire \csr[mtinst][16]_i_1_n_0 ;
  wire \csr[mtinst][17]_i_1_n_0 ;
  wire \csr[mtinst][18]_i_1_n_0 ;
  wire \csr[mtinst][19]_i_1_n_0 ;
  wire \csr[mtinst][1]_i_1_n_0 ;
  wire \csr[mtinst][20]_i_1_n_0 ;
  wire \csr[mtinst][21]_i_1_n_0 ;
  wire \csr[mtinst][22]_i_1_n_0 ;
  wire \csr[mtinst][23]_i_1_n_0 ;
  wire \csr[mtinst][24]_i_1_n_0 ;
  wire \csr[mtinst][25]_i_1_n_0 ;
  wire \csr[mtinst][26]_i_1_n_0 ;
  wire \csr[mtinst][27]_i_1_n_0 ;
  wire \csr[mtinst][28]_i_1_n_0 ;
  wire \csr[mtinst][29]_i_1_n_0 ;
  wire \csr[mtinst][2]_i_1_n_0 ;
  wire \csr[mtinst][30]_i_1_n_0 ;
  wire \csr[mtinst][31]_i_1_n_0 ;
  wire \csr[mtinst][3]_i_1_n_0 ;
  wire \csr[mtinst][4]_i_1_n_0 ;
  wire \csr[mtinst][5]_i_1_n_0 ;
  wire \csr[mtinst][6]_i_1_n_0 ;
  wire \csr[mtinst][7]_i_1_n_0 ;
  wire \csr[mtinst][8]_i_1_n_0 ;
  wire \csr[mtinst][9]_i_1_n_0 ;
  wire \csr[mtval] ;
  wire \csr[mtval][0]_i_1_n_0 ;
  wire \csr[mtval][10]_i_1_n_0 ;
  wire \csr[mtval][11]_i_1_n_0 ;
  wire \csr[mtval][12]_i_1_n_0 ;
  wire \csr[mtval][13]_i_1_n_0 ;
  wire \csr[mtval][14]_i_1_n_0 ;
  wire \csr[mtval][15]_i_1_n_0 ;
  wire \csr[mtval][16]_i_1_n_0 ;
  wire \csr[mtval][17]_i_1_n_0 ;
  wire \csr[mtval][18]_i_1_n_0 ;
  wire \csr[mtval][19]_i_1_n_0 ;
  wire \csr[mtval][1]_i_1_n_0 ;
  wire \csr[mtval][20]_i_1_n_0 ;
  wire \csr[mtval][21]_i_1_n_0 ;
  wire \csr[mtval][22]_i_1_n_0 ;
  wire \csr[mtval][23]_i_1_n_0 ;
  wire \csr[mtval][24]_i_1_n_0 ;
  wire \csr[mtval][25]_i_1_n_0 ;
  wire \csr[mtval][26]_i_1_n_0 ;
  wire \csr[mtval][27]_i_1_n_0 ;
  wire \csr[mtval][28]_i_1_n_0 ;
  wire \csr[mtval][29]_i_1_n_0 ;
  wire \csr[mtval][2]_i_1_n_0 ;
  wire \csr[mtval][30]_i_1_n_0 ;
  wire \csr[mtval][31]_i_2_n_0 ;
  wire \csr[mtval][3]_i_1_n_0 ;
  wire \csr[mtval][4]_i_1_n_0 ;
  wire \csr[mtval][5]_i_1_n_0 ;
  wire \csr[mtval][6]_i_1_n_0 ;
  wire \csr[mtval][7]_i_1_n_0 ;
  wire \csr[mtval][8]_i_1_n_0 ;
  wire \csr[mtval][9]_i_1_n_0 ;
  wire \csr[mtvec][0]_i_1_n_0 ;
  wire \csr[mtvec][10]_i_1_n_0 ;
  wire \csr[mtvec][12]_i_1_n_0 ;
  wire \csr[mtvec][13]_i_1_n_0 ;
  wire \csr[mtvec][14]_i_1_n_0 ;
  wire \csr[mtvec][15]_i_1_n_0 ;
  wire \csr[mtvec][2]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_1_n_0 ;
  wire \csr[mtvec][31]_i_2_n_0 ;
  wire \csr[mtvec][31]_i_3_n_0 ;
  wire \csr[mtvec][3]_i_1_n_0 ;
  wire \csr[mtvec][4]_i_1_n_0 ;
  wire \csr[mtvec][5]_i_1_n_0 ;
  wire \csr[mtvec][6]_i_1_n_0 ;
  wire \csr[mtvec][8]_i_1_n_0 ;
  wire \csr[mtvec][9]_i_1_n_0 ;
  wire \csr[rdata][0]_i_1_n_0 ;
  wire \csr[rdata][0]_i_2_n_0 ;
  wire \csr[rdata][0]_i_3_n_0 ;
  wire \csr[rdata][0]_i_4_n_0 ;
  wire \csr[rdata][0]_i_5_n_0 ;
  wire \csr[rdata][0]_i_6_n_0 ;
  wire \csr[rdata][10]_i_1_n_0 ;
  wire \csr[rdata][10]_i_2_n_0 ;
  wire \csr[rdata][10]_i_3_n_0 ;
  wire \csr[rdata][11]_i_1_n_0 ;
  wire \csr[rdata][11]_i_2_n_0 ;
  wire \csr[rdata][11]_i_3_n_0 ;
  wire \csr[rdata][11]_i_4_n_0 ;
  wire \csr[rdata][12]_i_1_n_0 ;
  wire \csr[rdata][12]_i_2_n_0 ;
  wire \csr[rdata][12]_i_3_n_0 ;
  wire \csr[rdata][12]_i_4_n_0 ;
  wire \csr[rdata][12]_i_5_n_0 ;
  wire \csr[rdata][12]_i_6_n_0 ;
  wire \csr[rdata][13]_i_1_n_0 ;
  wire \csr[rdata][13]_i_2_n_0 ;
  wire \csr[rdata][13]_i_3_n_0 ;
  wire \csr[rdata][14]_i_1_n_0 ;
  wire \csr[rdata][14]_i_2_n_0 ;
  wire \csr[rdata][14]_i_3_n_0 ;
  wire \csr[rdata][15]_i_1_n_0 ;
  wire \csr[rdata][15]_i_2_n_0 ;
  wire \csr[rdata][15]_i_3_n_0 ;
  wire \csr[rdata][15]_i_4_n_0 ;
  wire \csr[rdata][16]_i_1_n_0 ;
  wire \csr[rdata][16]_i_2_n_0 ;
  wire \csr[rdata][16]_i_3_n_0 ;
  wire \csr[rdata][16]_i_4_n_0 ;
  wire \csr[rdata][16]_i_5_n_0 ;
  wire \csr[rdata][16]_i_6_n_0 ;
  wire \csr[rdata][17]_i_1_n_0 ;
  wire \csr[rdata][17]_i_2_n_0 ;
  wire \csr[rdata][17]_i_3_n_0 ;
  wire \csr[rdata][18]_i_1_n_0 ;
  wire \csr[rdata][18]_i_2_n_0 ;
  wire \csr[rdata][18]_i_3_n_0 ;
  wire \csr[rdata][18]_i_4_n_0 ;
  wire \csr[rdata][18]_i_5_n_0 ;
  wire \csr[rdata][19]_i_1_n_0 ;
  wire \csr[rdata][19]_i_2_n_0 ;
  wire \csr[rdata][19]_i_3_n_0 ;
  wire \csr[rdata][19]_i_4_n_0 ;
  wire \csr[rdata][19]_i_5_n_0 ;
  wire \csr[rdata][19]_i_6_n_0 ;
  wire \csr[rdata][19]_i_7_n_0 ;
  wire \csr[rdata][19]_i_8_n_0 ;
  wire \csr[rdata][1]_i_1_n_0 ;
  wire \csr[rdata][1]_i_3_n_0 ;
  wire \csr[rdata][1]_i_4_n_0 ;
  wire \csr[rdata][1]_i_5_n_0 ;
  wire \csr[rdata][1]_i_6_n_0 ;
  wire \csr[rdata][1]_i_7_n_0 ;
  wire \csr[rdata][1]_i_8_n_0 ;
  wire \csr[rdata][1]_i_9_n_0 ;
  wire \csr[rdata][20]_i_1_n_0 ;
  wire \csr[rdata][20]_i_2_n_0 ;
  wire \csr[rdata][20]_i_3_n_0 ;
  wire \csr[rdata][20]_i_4_n_0 ;
  wire \csr[rdata][21]_i_1_n_0 ;
  wire \csr[rdata][21]_i_2_n_0 ;
  wire \csr[rdata][21]_i_3_n_0 ;
  wire \csr[rdata][22]_i_1_n_0 ;
  wire \csr[rdata][22]_i_2_n_0 ;
  wire \csr[rdata][22]_i_3_n_0 ;
  wire \csr[rdata][23]_i_1_n_0 ;
  wire \csr[rdata][23]_i_2_n_0 ;
  wire \csr[rdata][23]_i_3_n_0 ;
  wire \csr[rdata][23]_i_4_n_0 ;
  wire \csr[rdata][24]_i_1_n_0 ;
  wire \csr[rdata][24]_i_2_n_0 ;
  wire \csr[rdata][24]_i_3_n_0 ;
  wire \csr[rdata][24]_i_4_n_0 ;
  wire \csr[rdata][24]_i_5_n_0 ;
  wire \csr[rdata][24]_i_6_n_0 ;
  wire \csr[rdata][24]_i_7_n_0 ;
  wire \csr[rdata][25]_i_1_n_0 ;
  wire \csr[rdata][25]_i_2_n_0 ;
  wire \csr[rdata][25]_i_3_n_0 ;
  wire \csr[rdata][26]_i_1_n_0 ;
  wire \csr[rdata][26]_i_2_n_0 ;
  wire \csr[rdata][26]_i_3_n_0 ;
  wire \csr[rdata][26]_i_4_n_0 ;
  wire \csr[rdata][27]_i_1_n_0 ;
  wire \csr[rdata][27]_i_2_n_0 ;
  wire \csr[rdata][27]_i_3_n_0 ;
  wire \csr[rdata][28]_i_1_n_0 ;
  wire \csr[rdata][28]_i_2_n_0 ;
  wire \csr[rdata][28]_i_3_n_0 ;
  wire \csr[rdata][28]_i_4_n_0 ;
  wire \csr[rdata][29]_i_1_n_0 ;
  wire \csr[rdata][29]_i_2_n_0 ;
  wire \csr[rdata][29]_i_3_n_0 ;
  wire \csr[rdata][29]_i_4_n_0 ;
  wire \csr[rdata][2]_i_1_n_0 ;
  wire \csr[rdata][2]_i_2_n_0 ;
  wire \csr[rdata][2]_i_3_n_0 ;
  wire \csr[rdata][2]_i_4_n_0 ;
  wire \csr[rdata][30]_i_1_n_0 ;
  wire \csr[rdata][30]_i_2_n_0 ;
  wire \csr[rdata][30]_i_3_n_0 ;
  wire \csr[rdata][30]_i_4_n_0 ;
  wire \csr[rdata][30]_i_5_n_0 ;
  wire \csr[rdata][30]_i_6_n_0 ;
  wire \csr[rdata][30]_i_7_n_0 ;
  wire \csr[rdata][30]_i_8_n_0 ;
  wire \csr[rdata][31]_i_1_n_0 ;
  wire \csr[rdata][31]_i_2_n_0 ;
  wire \csr[rdata][31]_i_3_n_0 ;
  wire \csr[rdata][31]_i_4_n_0 ;
  wire \csr[rdata][31]_i_5_n_0 ;
  wire \csr[rdata][31]_i_6_n_0 ;
  wire \csr[rdata][3]_i_1_n_0 ;
  wire \csr[rdata][3]_i_2_n_0 ;
  wire \csr[rdata][3]_i_3_n_0 ;
  wire \csr[rdata][3]_i_4_n_0 ;
  wire \csr[rdata][3]_i_5_n_0 ;
  wire \csr[rdata][3]_i_6_n_0 ;
  wire \csr[rdata][4]_i_1_n_0 ;
  wire \csr[rdata][4]_i_2_n_0 ;
  wire \csr[rdata][4]_i_3_n_0 ;
  wire \csr[rdata][4]_i_4_n_0 ;
  wire \csr[rdata][4]_i_5_n_0 ;
  wire \csr[rdata][4]_i_6_n_0 ;
  wire \csr[rdata][4]_i_7_n_0 ;
  wire \csr[rdata][5]_i_1_n_0 ;
  wire \csr[rdata][5]_i_2_n_0 ;
  wire \csr[rdata][5]_i_3_n_0 ;
  wire \csr[rdata][6]_i_1_n_0 ;
  wire \csr[rdata][6]_i_2_n_0 ;
  wire \csr[rdata][6]_i_3_n_0 ;
  wire \csr[rdata][7]_i_1_n_0 ;
  wire \csr[rdata][7]_i_2_n_0 ;
  wire \csr[rdata][7]_i_3_n_0 ;
  wire \csr[rdata][7]_i_4_n_0 ;
  wire \csr[rdata][8]_i_1_n_0 ;
  wire \csr[rdata][8]_i_2_n_0 ;
  wire \csr[rdata][8]_i_3_n_0 ;
  wire \csr[rdata][8]_i_4_n_0 ;
  wire \csr[rdata][8]_i_5_n_0 ;
  wire \csr[rdata][8]_i_6_n_0 ;
  wire \csr[rdata][9]_i_1_n_0 ;
  wire \csr[rdata][9]_i_2_n_0 ;
  wire \csr[rdata][9]_i_3_n_0 ;
  wire \csr[re_nxt] ;
  wire \csr[we]_i_2_n_0 ;
  wire \csr[we]_i_3_n_0 ;
  wire \csr_reg[mcause]0 ;
  wire \csr_reg[mepc]0 ;
  wire \csr_reg[mie_firq_n_0_][0] ;
  wire \csr_reg[mie_firq_n_0_][15] ;
  wire \csr_reg[mie_mei]__0 ;
  wire \csr_reg[mie_msi]__0 ;
  wire \csr_reg[mie_mti]__0 ;
  wire [31:0]\csr_reg[mscratch] ;
  wire \csr_reg[mstatus_mie]__0 ;
  wire \csr_reg[mstatus_mpie]0 ;
  wire \csr_reg[mstatus_mpie]__0 ;
  wire [31:0]\csr_reg[mtinst] ;
  wire [31:0]\csr_reg[mtval] ;
  wire \csr_reg[mtvec_n_0_][0] ;
  wire \csr_reg[mtvec_n_0_][10] ;
  wire \csr_reg[mtvec_n_0_][11] ;
  wire \csr_reg[mtvec_n_0_][12] ;
  wire \csr_reg[mtvec_n_0_][13] ;
  wire \csr_reg[mtvec_n_0_][14] ;
  wire \csr_reg[mtvec_n_0_][15] ;
  wire \csr_reg[mtvec_n_0_][16] ;
  wire \csr_reg[mtvec_n_0_][17] ;
  wire \csr_reg[mtvec_n_0_][18] ;
  wire \csr_reg[mtvec_n_0_][19] ;
  wire \csr_reg[mtvec_n_0_][20] ;
  wire \csr_reg[mtvec_n_0_][21] ;
  wire \csr_reg[mtvec_n_0_][22] ;
  wire \csr_reg[mtvec_n_0_][23] ;
  wire \csr_reg[mtvec_n_0_][24] ;
  wire \csr_reg[mtvec_n_0_][25] ;
  wire \csr_reg[mtvec_n_0_][26] ;
  wire \csr_reg[mtvec_n_0_][27] ;
  wire \csr_reg[mtvec_n_0_][28] ;
  wire \csr_reg[mtvec_n_0_][29] ;
  wire \csr_reg[mtvec_n_0_][2] ;
  wire \csr_reg[mtvec_n_0_][30] ;
  wire \csr_reg[mtvec_n_0_][31] ;
  wire \csr_reg[mtvec_n_0_][3] ;
  wire \csr_reg[mtvec_n_0_][4] ;
  wire \csr_reg[mtvec_n_0_][5] ;
  wire \csr_reg[mtvec_n_0_][6] ;
  wire \csr_reg[mtvec_n_0_][7] ;
  wire \csr_reg[mtvec_n_0_][8] ;
  wire \csr_reg[mtvec_n_0_][9] ;
  wire \csr_reg[rdata][1]_i_2_n_0 ;
  wire [31:0]\csr_reg[rdata][31]_0 ;
  wire \csr_reg[re]__0 ;
  wire \csr_reg[we]0 ;
  wire \csr_reg[we_n_0_] ;
  wire \ctrl[alu_cp_trig][0]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_2_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_3_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_4_n_0 ;
  wire \ctrl[alu_cp_trig][1]_i_5_n_0 ;
  wire \ctrl[alu_op][1]_i_2_n_0 ;
  wire \ctrl[alu_op][2]_i_2_n_0 ;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_opb_mux] ;
  wire \ctrl[alu_sub] ;
  wire \ctrl[alu_sub]_i_2_n_0 ;
  wire \ctrl[alu_unsigned] ;
  wire \ctrl[cpu_trap] ;
  wire [10:10]\ctrl[ir_funct12] ;
  wire \ctrl[lsu_rw] ;
  wire [4:0]\ctrl[rf_rd] ;
  wire [4:0]\ctrl[rf_rs1] ;
  wire \ctrl[rf_wb_en] ;
  wire \ctrl[rf_wb_en]_i_2_n_0 ;
  wire \ctrl[rf_wb_en]_i_3_n_0 ;
  wire \ctrl[rf_wb_en]_i_4_n_0 ;
  wire \ctrl[rf_zero_we] ;
  wire \ctrl[rs2_abs][11]_i_2_n_0 ;
  wire \ctrl[rs2_abs][11]_i_3_n_0 ;
  wire \ctrl[rs2_abs][11]_i_4_n_0 ;
  wire \ctrl[rs2_abs][11]_i_5_n_0 ;
  wire \ctrl[rs2_abs][15]_i_2_n_0 ;
  wire \ctrl[rs2_abs][15]_i_3_n_0 ;
  wire \ctrl[rs2_abs][15]_i_4_n_0 ;
  wire \ctrl[rs2_abs][15]_i_5_n_0 ;
  wire \ctrl[rs2_abs][19]_i_2_n_0 ;
  wire \ctrl[rs2_abs][19]_i_3_n_0 ;
  wire \ctrl[rs2_abs][19]_i_4_n_0 ;
  wire \ctrl[rs2_abs][19]_i_5_n_0 ;
  wire \ctrl[rs2_abs][23]_i_2_n_0 ;
  wire \ctrl[rs2_abs][23]_i_3_n_0 ;
  wire \ctrl[rs2_abs][23]_i_4_n_0 ;
  wire \ctrl[rs2_abs][23]_i_5_n_0 ;
  wire \ctrl[rs2_abs][27]_i_2_n_0 ;
  wire \ctrl[rs2_abs][27]_i_3_n_0 ;
  wire \ctrl[rs2_abs][27]_i_4_n_0 ;
  wire \ctrl[rs2_abs][27]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_3_n_0 ;
  wire \ctrl[rs2_abs][31]_i_4_n_0 ;
  wire \ctrl[rs2_abs][31]_i_5_n_0 ;
  wire \ctrl[rs2_abs][31]_i_6_n_0 ;
  wire \ctrl[rs2_abs][3]_i_3_n_0 ;
  wire \ctrl[rs2_abs][3]_i_4_n_0 ;
  wire \ctrl[rs2_abs][3]_i_5_n_0 ;
  wire \ctrl[rs2_abs][7]_i_2_n_0 ;
  wire \ctrl[rs2_abs][7]_i_3_n_0 ;
  wire \ctrl[rs2_abs][7]_i_4_n_0 ;
  wire \ctrl[rs2_abs][7]_i_5_n_0 ;
  wire [1:0]\ctrl_nxt[alu_cp_trig] ;
  wire [2:0]\ctrl_nxt[alu_op] ;
  wire \ctrl_nxt[alu_opa_mux] ;
  wire \ctrl_nxt[alu_opb_mux] ;
  wire \ctrl_nxt[alu_sub] ;
  wire \ctrl_nxt[alu_unsigned] ;
  wire \ctrl_nxt[lsu_req] ;
  wire \ctrl_nxt[rf_wb_en] ;
  wire \ctrl_nxt[rf_zero_we] ;
  wire \ctrl_o[lsu_req] ;
  wire [1:0]\ctrl_reg[alu_cp_trig][1]_0 ;
  wire \ctrl_reg[alu_op][0]_0 ;
  wire \ctrl_reg[alu_op][1]_0 ;
  wire \ctrl_reg[alu_op][1]_1 ;
  wire [2:0]\ctrl_reg[alu_op][2]_0 ;
  wire \ctrl_reg[lsu_req]_0 ;
  wire \ctrl_reg[rf_wb_en]__0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][11]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][15]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][19]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][23]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][27]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_1 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_2 ;
  wire \ctrl_reg[rs2_abs][31]_i_2_n_3 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][3]_i_1_n_3 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_0 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_1 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_2 ;
  wire \ctrl_reg[rs2_abs][7]_i_1_n_3 ;
  wire [31:1]curr_pc;
  wire [31:0]data5;
  wire \divider_core_serial.div[quotient][31]_i_3_n_0 ;
  wire [3:0]\divider_core_serial.div_reg[quotient][12] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][16] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][20] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][24] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][28] ;
  wire [30:0]\divider_core_serial.div_reg[quotient][31] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][4] ;
  wire [3:0]\divider_core_serial.div_reg[quotient][8] ;
  wire \execute_engine[ir][31]_i_3_n_0 ;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine[link_pc] ;
  wire \execute_engine[next_pc] ;
  wire \execute_engine[next_pc][10]_i_1_n_0 ;
  wire \execute_engine[next_pc][11]_i_1_n_0 ;
  wire \execute_engine[next_pc][12]_i_1_n_0 ;
  wire \execute_engine[next_pc][13]_i_1_n_0 ;
  wire \execute_engine[next_pc][14]_i_1_n_0 ;
  wire \execute_engine[next_pc][15]_i_1_n_0 ;
  wire \execute_engine[next_pc][16]_i_1_n_0 ;
  wire \execute_engine[next_pc][17]_i_1_n_0 ;
  wire \execute_engine[next_pc][18]_i_1_n_0 ;
  wire \execute_engine[next_pc][19]_i_1_n_0 ;
  wire \execute_engine[next_pc][1]_i_1_n_0 ;
  wire \execute_engine[next_pc][1]_i_3_n_0 ;
  wire \execute_engine[next_pc][1]_i_4_n_0 ;
  wire \execute_engine[next_pc][20]_i_1_n_0 ;
  wire \execute_engine[next_pc][21]_i_1_n_0 ;
  wire \execute_engine[next_pc][22]_i_1_n_0 ;
  wire \execute_engine[next_pc][23]_i_1_n_0 ;
  wire \execute_engine[next_pc][24]_i_1_n_0 ;
  wire \execute_engine[next_pc][25]_i_1_n_0 ;
  wire \execute_engine[next_pc][26]_i_1_n_0 ;
  wire \execute_engine[next_pc][27]_i_1_n_0 ;
  wire \execute_engine[next_pc][28]_i_1_n_0 ;
  wire \execute_engine[next_pc][29]_i_1_n_0 ;
  wire \execute_engine[next_pc][2]_i_1_n_0 ;
  wire \execute_engine[next_pc][2]_i_2_n_0 ;
  wire \execute_engine[next_pc][30]_i_1_n_0 ;
  wire \execute_engine[next_pc][31]_i_2_n_0 ;
  wire \execute_engine[next_pc][31]_i_4_n_0 ;
  wire \execute_engine[next_pc][31]_i_5_n_0 ;
  wire \execute_engine[next_pc][3]_i_1_n_0 ;
  wire \execute_engine[next_pc][3]_i_2_n_0 ;
  wire \execute_engine[next_pc][4]_i_1_n_0 ;
  wire \execute_engine[next_pc][4]_i_2_n_0 ;
  wire \execute_engine[next_pc][5]_i_1_n_0 ;
  wire \execute_engine[next_pc][5]_i_2_n_0 ;
  wire \execute_engine[next_pc][6]_i_1_n_0 ;
  wire \execute_engine[next_pc][6]_i_2_n_0 ;
  wire \execute_engine[next_pc][7]_i_1_n_0 ;
  wire \execute_engine[next_pc][8]_i_1_n_0 ;
  wire \execute_engine[next_pc][9]_i_1_n_0 ;
  wire [3:0]\execute_engine[state_nxt] ;
  wire \execute_engine_reg[ir][12]_0 ;
  wire \execute_engine_reg[ir][12]_1 ;
  wire [3:0]\execute_engine_reg[ir][12]_2 ;
  wire [31:0]\execute_engine_reg[ir][12]_3 ;
  wire \execute_engine_reg[ir][13]_rep_0 ;
  wire \execute_engine_reg[ir][13]_rep__0_0 ;
  wire \execute_engine_reg[ir][13]_rep__0_1 ;
  wire \execute_engine_reg[ir][13]_rep__0_2 ;
  wire \execute_engine_reg[ir][14]_0 ;
  wire [63:0]\execute_engine_reg[ir][14]_1 ;
  wire \execute_engine_reg[ir][14]_rep_0 ;
  wire \execute_engine_reg[ir][14]_rep__0_0 ;
  wire [4:0]\execute_engine_reg[ir][19]_0 ;
  wire \execute_engine_reg[ir_n_0_][0] ;
  wire \execute_engine_reg[ir_n_0_][1] ;
  wire \execute_engine_reg[ir_n_0_][25] ;
  wire \execute_engine_reg[ir_n_0_][26] ;
  wire \execute_engine_reg[ir_n_0_][27] ;
  wire \execute_engine_reg[ir_n_0_][28] ;
  wire \execute_engine_reg[ir_n_0_][29] ;
  wire \execute_engine_reg[ir_n_0_][2] ;
  wire \execute_engine_reg[ir_n_0_][31] ;
  wire \execute_engine_reg[ir_n_0_][3] ;
  wire \execute_engine_reg[ir_n_0_][4] ;
  wire \execute_engine_reg[ir_n_0_][5] ;
  wire \execute_engine_reg[ir_n_0_][6] ;
  wire \execute_engine_reg[is_ci_n_0_] ;
  wire [30:0]\execute_engine_reg[link_pc][31]_0 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][11]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][15]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][19]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][1]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][23]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][27]_i_2_n_3 ;
  wire \execute_engine_reg[next_pc][31]_i_3_n_1 ;
  wire \execute_engine_reg[next_pc][31]_i_3_n_2 ;
  wire \execute_engine_reg[next_pc][31]_i_3_n_3 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_0 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_1 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_2 ;
  wire \execute_engine_reg[next_pc][7]_i_2_n_3 ;
  wire [3:0]\execute_engine_reg[state] ;
  wire \fetch_engine[pc] ;
  wire \fetch_engine[pc][10]_i_1_n_0 ;
  wire \fetch_engine[pc][11]_i_1_n_0 ;
  wire \fetch_engine[pc][12]_i_1_n_0 ;
  wire \fetch_engine[pc][13]_i_1_n_0 ;
  wire \fetch_engine[pc][14]_i_1_n_0 ;
  wire \fetch_engine[pc][15]_i_1_n_0 ;
  wire \fetch_engine[pc][16]_i_1_n_0 ;
  wire \fetch_engine[pc][17]_i_1_n_0 ;
  wire \fetch_engine[pc][18]_i_1_n_0 ;
  wire \fetch_engine[pc][19]_i_1_n_0 ;
  wire \fetch_engine[pc][1]_i_1_n_0 ;
  wire \fetch_engine[pc][20]_i_1_n_0 ;
  wire \fetch_engine[pc][21]_i_1_n_0 ;
  wire \fetch_engine[pc][22]_i_1_n_0 ;
  wire \fetch_engine[pc][23]_i_1_n_0 ;
  wire \fetch_engine[pc][24]_i_1_n_0 ;
  wire \fetch_engine[pc][25]_i_1_n_0 ;
  wire \fetch_engine[pc][26]_i_1_n_0 ;
  wire \fetch_engine[pc][27]_i_1_n_0 ;
  wire \fetch_engine[pc][28]_i_1_n_0 ;
  wire \fetch_engine[pc][29]_i_1_n_0 ;
  wire \fetch_engine[pc][2]_i_1_n_0 ;
  wire \fetch_engine[pc][30]_i_1_n_0 ;
  wire \fetch_engine[pc][31]_i_2_n_0 ;
  wire \fetch_engine[pc][3]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_1_n_0 ;
  wire \fetch_engine[pc][4]_i_3_n_0 ;
  wire \fetch_engine[pc][5]_i_1_n_0 ;
  wire \fetch_engine[pc][6]_i_1_n_0 ;
  wire \fetch_engine[pc][7]_i_1_n_0 ;
  wire \fetch_engine[pc][8]_i_1_n_0 ;
  wire \fetch_engine[pc][9]_i_1_n_0 ;
  wire \fetch_engine[restart] ;
  wire \fetch_engine_reg[pc][12]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][12]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][16]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][19]_0 ;
  wire \fetch_engine_reg[pc][20]_0 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][20]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][21]_0 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][24]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][27]_0 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][28]_i_2_n_3 ;
  wire [29:0]\fetch_engine_reg[pc][31]_0 ;
  wire \fetch_engine_reg[pc][31]_1 ;
  wire [2:0]\fetch_engine_reg[pc][31]_2 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_2 ;
  wire \fetch_engine_reg[pc][31]_i_3_n_3 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][4]_i_2_n_3 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_0 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_1 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_2 ;
  wire \fetch_engine_reg[pc][8]_i_2_n_3 ;
  wire \fetch_engine_reg[pc_n_0_][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire \imem_rom.rdata_reg_15 ;
  wire [31:0]imm;
  wire \imm_o[0]_i_1_n_0 ;
  wire \imm_o[0]_i_2_n_0 ;
  wire \imm_o[0]_i_3_n_0 ;
  wire \imm_o[10]_i_1_n_0 ;
  wire \imm_o[11]_i_1_n_0 ;
  wire \imm_o[11]_i_2_n_0 ;
  wire \imm_o[11]_i_3_n_0 ;
  wire \imm_o[12]_i_1_n_0 ;
  wire \imm_o[13]_i_1_n_0 ;
  wire \imm_o[14]_i_1_n_0 ;
  wire \imm_o[15]_i_1_n_0 ;
  wire \imm_o[16]_i_1_n_0 ;
  wire \imm_o[17]_i_1_n_0 ;
  wire \imm_o[18]_i_1_n_0 ;
  wire \imm_o[19]_i_1_n_0 ;
  wire \imm_o[19]_i_2_n_0 ;
  wire \imm_o[1]_i_1_n_0 ;
  wire \imm_o[20]_i_1_n_0 ;
  wire \imm_o[21]_i_1_n_0 ;
  wire \imm_o[22]_i_1_n_0 ;
  wire \imm_o[23]_i_1_n_0 ;
  wire \imm_o[24]_i_1_n_0 ;
  wire \imm_o[25]_i_1_n_0 ;
  wire \imm_o[26]_i_1_n_0 ;
  wire \imm_o[27]_i_1_n_0 ;
  wire \imm_o[28]_i_1_n_0 ;
  wire \imm_o[29]_i_1_n_0 ;
  wire \imm_o[2]_i_1_n_0 ;
  wire \imm_o[30]_i_1_n_0 ;
  wire \imm_o[3]_i_1_n_0 ;
  wire \imm_o[4]_i_1_n_0 ;
  wire \imm_o[4]_i_2_n_0 ;
  wire \imm_o[5]_i_1_n_0 ;
  wire \imm_o[6]_i_1_n_0 ;
  wire \imm_o[7]_i_1_n_0 ;
  wire \imm_o[8]_i_1_n_0 ;
  wire \imm_o[9]_i_1_n_0 ;
  wire [1:0]\imm_o_reg[1]_0 ;
  wire \imm_o_reg[2]_0 ;
  wire \imm_o_reg[3]_0 ;
  wire \imm_o_reg[4]_0 ;
  wire [31:1]in32;
  wire [31:1]in34;
  wire [1:1]\ipb[we] ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire \keeper[halt]_i_18_n_0 ;
  wire \keeper[halt]_i_19_n_0 ;
  wire \keeper[halt]_i_20_n_0 ;
  wire \keeper_reg[halt] ;
  wire [1:0]m_axi_araddr;
  wire [31:0]\m_axi_araddr[31] ;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \mar[11]_i_10_n_0 ;
  wire \mar[11]_i_11_n_0 ;
  wire \mar[11]_i_12_n_0 ;
  wire \mar[11]_i_13_n_0 ;
  wire \mar[11]_i_6_n_0 ;
  wire \mar[11]_i_7_n_0 ;
  wire \mar[11]_i_8_n_0 ;
  wire \mar[11]_i_9_n_0 ;
  wire \mar[15]_i_10_n_0 ;
  wire \mar[15]_i_11_n_0 ;
  wire \mar[15]_i_12_n_0 ;
  wire \mar[15]_i_13_n_0 ;
  wire \mar[15]_i_6_n_0 ;
  wire \mar[15]_i_7_n_0 ;
  wire \mar[15]_i_8_n_0 ;
  wire \mar[15]_i_9_n_0 ;
  wire \mar[19]_i_10_n_0 ;
  wire \mar[19]_i_11_n_0 ;
  wire \mar[19]_i_12_n_0 ;
  wire \mar[19]_i_13_n_0 ;
  wire \mar[19]_i_6_n_0 ;
  wire \mar[19]_i_7_n_0 ;
  wire \mar[19]_i_8_n_0 ;
  wire \mar[19]_i_9_n_0 ;
  wire \mar[23]_i_10_n_0 ;
  wire \mar[23]_i_11_n_0 ;
  wire \mar[23]_i_12_n_0 ;
  wire \mar[23]_i_13_n_0 ;
  wire \mar[23]_i_6_n_0 ;
  wire \mar[23]_i_7_n_0 ;
  wire \mar[23]_i_8_n_0 ;
  wire \mar[23]_i_9_n_0 ;
  wire \mar[27]_i_10_n_0 ;
  wire \mar[27]_i_11_n_0 ;
  wire \mar[27]_i_12_n_0 ;
  wire \mar[27]_i_13_n_0 ;
  wire \mar[27]_i_6_n_0 ;
  wire \mar[27]_i_7_n_0 ;
  wire \mar[27]_i_8_n_0 ;
  wire \mar[27]_i_9_n_0 ;
  wire \mar[31]_i_10_n_0 ;
  wire \mar[31]_i_11_n_0 ;
  wire \mar[31]_i_12_n_0 ;
  wire \mar[31]_i_13_n_0 ;
  wire \mar[31]_i_6_n_0 ;
  wire \mar[31]_i_7_n_0 ;
  wire \mar[31]_i_8_n_0 ;
  wire \mar[31]_i_9_n_0 ;
  wire \mar[3]_i_10_n_0 ;
  wire \mar[3]_i_6_n_0 ;
  wire \mar[3]_i_7_n_0 ;
  wire \mar[3]_i_8_n_0 ;
  wire \mar[3]_i_9_n_0 ;
  wire \mar[7]_i_10_n_0 ;
  wire \mar[7]_i_11_n_0 ;
  wire \mar[7]_i_12_n_0 ;
  wire \mar[7]_i_6_n_0 ;
  wire \mar[7]_i_7_n_0 ;
  wire \mar[7]_i_8_n_0 ;
  wire \mar[7]_i_9_n_0 ;
  wire \mar_reg[11]_i_1_n_0 ;
  wire \mar_reg[11]_i_1_n_1 ;
  wire \mar_reg[11]_i_1_n_2 ;
  wire \mar_reg[11]_i_1_n_3 ;
  wire \mar_reg[15]_i_1_n_0 ;
  wire \mar_reg[15]_i_1_n_1 ;
  wire \mar_reg[15]_i_1_n_2 ;
  wire \mar_reg[15]_i_1_n_3 ;
  wire \mar_reg[19]_i_1_n_0 ;
  wire \mar_reg[19]_i_1_n_1 ;
  wire \mar_reg[19]_i_1_n_2 ;
  wire \mar_reg[19]_i_1_n_3 ;
  wire \mar_reg[23]_i_1_n_0 ;
  wire \mar_reg[23]_i_1_n_1 ;
  wire \mar_reg[23]_i_1_n_2 ;
  wire \mar_reg[23]_i_1_n_3 ;
  wire \mar_reg[27]_i_1_n_0 ;
  wire \mar_reg[27]_i_1_n_1 ;
  wire \mar_reg[27]_i_1_n_2 ;
  wire \mar_reg[27]_i_1_n_3 ;
  wire \mar_reg[31] ;
  wire \mar_reg[31]_i_1_n_0 ;
  wire \mar_reg[31]_i_1_n_1 ;
  wire \mar_reg[31]_i_1_n_2 ;
  wire \mar_reg[31]_i_1_n_3 ;
  wire [0:0]\mar_reg[3] ;
  wire \mar_reg[3]_i_1_n_0 ;
  wire \mar_reg[3]_i_1_n_1 ;
  wire \mar_reg[3]_i_1_n_2 ;
  wire \mar_reg[3]_i_1_n_3 ;
  wire \mar_reg[7]_i_1_n_0 ;
  wire \mar_reg[7]_i_1_n_1 ;
  wire \mar_reg[7]_i_1_n_2 ;
  wire \mar_reg[7]_i_1_n_3 ;
  wire misaligned;
  wire \monitor[cnt][0]_i_1_n_0 ;
  wire \monitor[cnt][1]_i_1_n_0 ;
  wire \monitor[cnt][2]_i_1_n_0 ;
  wire \monitor[cnt][3]_i_1_n_0 ;
  wire \monitor[cnt][4]_i_1_n_0 ;
  wire \monitor[cnt][5]_i_1_n_0 ;
  wire \monitor[cnt][6]_i_1_n_0 ;
  wire \monitor[cnt][7]_i_1_n_0 ;
  wire \monitor[cnt][8]_i_1_n_0 ;
  wire \monitor[cnt][8]_i_2_n_0 ;
  wire \monitor[cnt][9]_i_1_n_0 ;
  wire \monitor[cnt][9]_i_2_n_0 ;
  wire \monitor[exc] ;
  wire \monitor_reg[cnt_n_0_][0] ;
  wire \monitor_reg[cnt_n_0_][1] ;
  wire \monitor_reg[cnt_n_0_][2] ;
  wire \monitor_reg[cnt_n_0_][3] ;
  wire \monitor_reg[cnt_n_0_][4] ;
  wire \monitor_reg[cnt_n_0_][5] ;
  wire \monitor_reg[cnt_n_0_][6] ;
  wire \monitor_reg[cnt_n_0_][7] ;
  wire \monitor_reg[cnt_n_0_][8] ;
  wire [32:0]\mul[add] ;
  wire [31:0]\multiplier_core_serial.mul_reg[prod][30] ;
  wire \neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ;
  wire [31:1]\neorv32_cpu_alu_inst/opa ;
  wire \neorv32_cpu_regfile_inst/rd_zero__3 ;
  wire [1:1]p_0_in;
  wire p_0_in120_in;
  wire [31:2]p_0_in__0;
  wire p_0_in__1;
  wire p_10_in35_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in40_in;
  wire p_14_in41_in;
  wire p_15_in;
  wire [8:5]p_15_out;
  wire p_16_in;
  wire p_16_in45_in;
  wire p_17_in;
  wire p_19_in;
  wire p_1_in;
  wire p_1_in15_in;
  wire p_1_in__0;
  wire p_22_in;
  wire p_25_in;
  wire p_28_in;
  wire p_2_in;
  wire p_31_in;
  wire p_32_in;
  wire p_34_in;
  wire p_37_in;
  wire p_3_in;
  wire p_40_in;
  wire p_43_in;
  wire p_46_in;
  wire p_49_in;
  wire p_4_in;
  wire [11:0]p_52_out;
  wire p_5_in;
  wire p_6_in;
  wire p_6_in8_in;
  wire [31:2]plusOp;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_2 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_22 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_23 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_24 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_25 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_26 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_27 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_28 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_29 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_3 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_30 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_31 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_32 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_33 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_34 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_35 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_36 ;
  wire \prefetch_buffer[0].prefetch_buffer_inst_n_37 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_0 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_1 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_11 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_13 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_14 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_15 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_16 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_17 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_19 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_2 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_22 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_23 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_25 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_26 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_27 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_28 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_29 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_3 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_30 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_31 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_32 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_33 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_34 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_35 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_36 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_37 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_38 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_39 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_4 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_40 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_41 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_42 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_43 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_44 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_45 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_46 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_47 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_48 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_49 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_5 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_50 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_51 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_52 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_53 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_54 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_55 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_56 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_57 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_58 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_59 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_6 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_61 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_62 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_63 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_64 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_7 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_8 ;
  wire \prefetch_buffer[1].prefetch_buffer_inst_n_9 ;
  wire [1:1]r_nxt;
  wire \r_pnt_reg[1] ;
  wire [16:0]rdata_o;
  wire \rdata_o[30]_i_2_n_0 ;
  wire \rdata_o_reg[30] ;
  wire \rdata_o_reg[30]_0 ;
  wire rden_i_2_n_0;
  wire rden_reg;
  wire rden_reg_0;
  wire rden_reg_1;
  wire [31:0]\register_file_fpga.reg_file_reg ;
  wire [31:0]\register_file_fpga.reg_file_reg_0 ;
  wire \register_file_fpga.reg_file_reg_1 ;
  wire \register_file_fpga.reg_file_reg_10 ;
  wire \register_file_fpga.reg_file_reg_11 ;
  wire \register_file_fpga.reg_file_reg_12 ;
  wire \register_file_fpga.reg_file_reg_13 ;
  wire \register_file_fpga.reg_file_reg_14 ;
  wire \register_file_fpga.reg_file_reg_15 ;
  wire \register_file_fpga.reg_file_reg_16 ;
  wire \register_file_fpga.reg_file_reg_17 ;
  wire \register_file_fpga.reg_file_reg_18 ;
  wire \register_file_fpga.reg_file_reg_19 ;
  wire \register_file_fpga.reg_file_reg_2 ;
  wire \register_file_fpga.reg_file_reg_20 ;
  wire \register_file_fpga.reg_file_reg_21 ;
  wire \register_file_fpga.reg_file_reg_22 ;
  wire \register_file_fpga.reg_file_reg_23 ;
  wire \register_file_fpga.reg_file_reg_24 ;
  wire \register_file_fpga.reg_file_reg_25 ;
  wire \register_file_fpga.reg_file_reg_26 ;
  wire \register_file_fpga.reg_file_reg_27 ;
  wire \register_file_fpga.reg_file_reg_28 ;
  wire \register_file_fpga.reg_file_reg_29 ;
  wire \register_file_fpga.reg_file_reg_3 ;
  wire \register_file_fpga.reg_file_reg_30 ;
  wire \register_file_fpga.reg_file_reg_31 ;
  wire \register_file_fpga.reg_file_reg_32 ;
  wire \register_file_fpga.reg_file_reg_4 ;
  wire \register_file_fpga.reg_file_reg_5 ;
  wire \register_file_fpga.reg_file_reg_6 ;
  wire \register_file_fpga.reg_file_reg_7 ;
  wire \register_file_fpga.reg_file_reg_8 ;
  wire \register_file_fpga.reg_file_reg_9 ;
  wire \register_file_fpga.reg_file_reg_i_101_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_103_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_105_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_107_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_109_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_111_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_113_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_115_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_117_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_119_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_121_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_123_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_125_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_127_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_129_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_131_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_133_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_135_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_136_n_7 ;
  wire \register_file_fpga.reg_file_reg_i_169_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_75_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_77_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_79_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_81_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_83_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_85_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_87_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_89_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_91_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_93_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_95_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_97_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_99_n_0 ;
  wire rstn_sys;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1] ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31] ;
  wire \trap_ctrl[cause][0]_i_1_n_0 ;
  wire \trap_ctrl[cause][0]_i_2_n_0 ;
  wire \trap_ctrl[cause][1]_i_1_n_0 ;
  wire \trap_ctrl[cause][1]_i_2_n_0 ;
  wire \trap_ctrl[cause][1]_i_3_n_0 ;
  wire \trap_ctrl[cause][2]_i_1_n_0 ;
  wire \trap_ctrl[cause][2]_i_2_n_0 ;
  wire \trap_ctrl[cause][2]_i_3_n_0 ;
  wire \trap_ctrl[cause][3]_i_1_n_0 ;
  wire \trap_ctrl[cause][3]_i_2_n_0 ;
  wire \trap_ctrl[cause][3]_i_3_n_0 ;
  wire \trap_ctrl[cause][4]_i_1_n_0 ;
  wire \trap_ctrl[cause][4]_i_2_n_0 ;
  wire \trap_ctrl[cause][6]_i_1_n_0 ;
  wire \trap_ctrl[env_pending]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_10_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_11_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_12_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_13_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_14_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_15_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_16_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_17_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_18_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_19_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_20_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_21_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_22_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_23_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_2_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_3_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_4_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_5_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_6_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_7_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_8_n_0 ;
  wire \trap_ctrl[exc_buf][1]_i_9_n_0 ;
  wire \trap_ctrl[exc_buf][3]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_1_n_0 ;
  wire \trap_ctrl[exc_buf][4]_i_2_n_0 ;
  wire \trap_ctrl_reg[cause_n_0_][0] ;
  wire \trap_ctrl_reg[cause_n_0_][1] ;
  wire \trap_ctrl_reg[cause_n_0_][3] ;
  wire \trap_ctrl_reg[cause_n_0_][4] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire [0:0]\trap_ctrl_reg[exc_buf][1]_0 ;
  wire \trap_ctrl_reg[exc_buf][8]_0 ;
  wire \trap_ctrl_reg[exc_buf_n_0_][0] ;
  wire \trap_ctrl_reg[irq_buf_n_0_][0] ;
  wire [5:0]\trap_ctrl_reg[irq_pnd][11]_0 ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][0] ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][1] ;
  wire \trap_ctrl_reg[irq_pnd_n_0_][2] ;
  wire \w_pnt_reg[1] ;
  wire \w_pnt_reg[1]_0 ;
  wire [0:0]wdata_i;
  wire [3:3]\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_execute_engine_reg[next_pc][1]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_execute_engine_reg[next_pc][31]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_i_136_CO_UNCONNECTED ;
  wire [3:1]\NLW_register_file_fpga.reg_file_reg_i_136_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFF080000)) 
    \FSM_sequential_execute_engine[state][0]_i_1 
       (.I0(Q[3]),
        .I1(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ),
        .I2(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ),
        .O(\execute_engine[state_nxt] [0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_execute_engine[state][0]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \FSM_sequential_execute_engine[state][0]_i_3 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0103030301010101)) 
    \FSM_sequential_execute_engine[state][0]_i_4 
       (.I0(\execute_engine_reg[state] [0]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ),
        .I5(\FSM_sequential_execute_engine[state][0]_i_7_n_0 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000E0300000E)) 
    \FSM_sequential_execute_engine[state][0]_i_5 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\FSM_sequential_execute_engine[state][0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_execute_engine[state][0]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .O(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0000BB0B)) 
    \FSM_sequential_execute_engine[state][0]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\FSM_sequential_execute_engine[state][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0CF0000005050000)) 
    \FSM_sequential_execute_engine[state][1]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\execute_engine[state_nxt] [1]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFCA)) 
    \FSM_sequential_execute_engine[state][1]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\FSM_sequential_execute_engine[state][1]_i_4_n_0 ),
        .I5(\FSM_sequential_execute_engine[state][1]_i_5_n_0 ),
        .O(\FSM_sequential_execute_engine[state][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555510451540)) 
    \FSM_sequential_execute_engine[state][1]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(alu_cmp[1]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(Q[0]),
        .I4(alu_cmp[0]),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h2202)) 
    \FSM_sequential_execute_engine[state][1]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .O(\FSM_sequential_execute_engine[state][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h23D00000FFFFFFFF)) 
    \FSM_sequential_execute_engine[state][1]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\execute_engine_reg[state] [3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAEBA)) 
    \FSM_sequential_execute_engine[state][2]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ),
        .I5(E),
        .O(\execute_engine[state_nxt] [2]));
  LUT6 #(
    .INIT(64'hA2A22888888022AA)) 
    \FSM_sequential_execute_engine[state][2]_i_2 
       (.I0(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][3] ),
        .O(\FSM_sequential_execute_engine[state][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \FSM_sequential_execute_engine[state][2]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(Q[0]),
        .I5(\execute_engine_reg[state] [3]),
        .O(\FSM_sequential_execute_engine[state][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00001003)) 
    \FSM_sequential_execute_engine[state][3]_i_2 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_7_n_0 ),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [2]),
        .O(\execute_engine[state_nxt] [3]));
  LUT4 #(
    .INIT(16'hDDFD)) 
    \FSM_sequential_execute_engine[state][3]_i_4 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\imem_rom.rdata_reg_15 ),
        .I3(arbiter_req_reg),
        .O(\FSM_sequential_execute_engine[state][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0D3FCFFC0D3CC)) 
    \FSM_sequential_execute_engine[state][3]_i_5 
       (.I0(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\trap_ctrl_reg[env_pending]__0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_execute_engine[state][3]_i_6 
       (.I0(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I1(p_15_in),
        .I2(p_16_in),
        .I3(p_6_in8_in),
        .I4(p_12_in),
        .I5(p_11_in),
        .O(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F0F10F)) 
    \FSM_sequential_execute_engine[state][3]_i_7 
       (.I0(\FSM_sequential_execute_engine_reg[state][3]_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\FSM_sequential_execute_engine[state][3]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDPE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][0] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .D(\execute_engine[state_nxt] [0]),
        .PRE(rstn_sys),
        .Q(\execute_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][1] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [1]),
        .Q(\execute_engine_reg[state] [1]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][2] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [2]),
        .Q(\execute_engine_reg[state] [2]));
  (* FSM_ENCODED_STATES = "restart:0001,fence:0011,trap_exit:0100,mem_wait:0110,mem_req:0111,iSTATE:1100,trap_enter:1000,dispatch:0000,branched:0010,alu_wait:1010,execute:1001,branch:1011,sleep:0101" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_execute_engine_reg[state][3] 
       (.C(clk),
        .CE(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .CLR(rstn_sys),
        .D(\execute_engine[state_nxt] [3]),
        .Q(\execute_engine_reg[state] [3]));
  LUT6 #(
    .INIT(64'h4554555555545555)) 
    \FSM_sequential_fetch_engine[state][0]_i_2 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [3]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .O(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFF23FFFF)) 
    \FSM_sequential_fetch_engine[state][1]_i_2 
       (.I0(\main_rsp[err] ),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(arbiter_req_reg),
        .I3(\fetch_engine_reg[state] [0]),
        .I4(\fetch_engine_reg[state] [1]),
        .O(\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_25 ),
        .Q(\fetch_engine_reg[state] [0]));
  (* FSM_ENCODED_STATES = "if_pending:10,iSTATE:00,if_request:01" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_fetch_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_26 ),
        .Q(\fetch_engine_reg[state] [1]));
  LUT5 #(
    .INIT(32'h3303AAAA)) 
    arbiter_req_i_1
       (.I0(\ctrl_o[lsu_req] ),
        .I1(\ctrl[cpu_trap] ),
        .I2(\imem_rom.rdata_reg_15 ),
        .I3(arbiter_req_reg),
        .I4(\trap_ctrl_reg[exc_buf][8]_0 ),
        .O(\ctrl_reg[lsu_req]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF45)) 
    \bus_req_o[ben][0]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \bus_req_o[ben][1]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \bus_req_o[ben][2]_i_1 
       (.I0(alu_add[1]),
        .I1(Q[0]),
        .I2(alu_add[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \bus_req_o[ben][3]_i_1 
       (.I0(alu_add[1]),
        .I1(alu_add[0]),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine_reg[ir][12]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \bus_req_o[data][31]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \bus_rsp_o[ack]_i_7 
       (.I0(\fetch_engine_reg[pc][31]_0 [18]),
        .I1(\m_axi_araddr[31] [20]),
        .I2(\fetch_engine_reg[pc][31]_0 [22]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [24]),
        .O(\fetch_engine_reg[pc][20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][0] ),
        .O(\csr[mcause][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][1]_i_1 
       (.I0(\csr[mscratch][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][1] ),
        .O(\csr[mcause][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][2]_i_1 
       (.I0(\csr[mscratch][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_1_in15_in),
        .O(\csr[mcause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][3] ),
        .O(\csr[mcause][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][4]_i_1 
       (.I0(\csr[mscratch][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\trap_ctrl_reg[cause_n_0_][4] ),
        .O(\csr[mcause][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \csr[mcause][5]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][28] ),
        .I4(Q[3]),
        .O(\csr_reg[mcause]0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \csr[mcause][5]_i_2 
       (.I0(\csr[mie_firq][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in120_in),
        .O(\csr[mcause][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][10]_i_1 
       (.I0(\csr[mtvec][10]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[10]),
        .I3(p_0_in120_in),
        .I4(curr_pc[10]),
        .O(\csr[mepc][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][11]_i_1 
       (.I0(\csr[mie_mei]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[11]),
        .I3(p_0_in120_in),
        .I4(curr_pc[11]),
        .O(\csr[mepc][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][12]_i_1 
       (.I0(\csr[mtvec][12]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[12]),
        .I3(p_0_in120_in),
        .I4(curr_pc[12]),
        .O(\csr[mepc][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][13]_i_1 
       (.I0(\csr[mtvec][13]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[13]),
        .I3(p_0_in120_in),
        .I4(curr_pc[13]),
        .O(\csr[mepc][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][14]_i_1 
       (.I0(\csr[mtvec][14]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[14]),
        .I3(p_0_in120_in),
        .I4(curr_pc[14]),
        .O(\csr[mepc][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][15]_i_1 
       (.I0(\csr[mtvec][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[15]),
        .I3(p_0_in120_in),
        .I4(curr_pc[15]),
        .O(\csr[mepc][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][16]_i_1 
       (.I0(\csr[mie_firq][0]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[16]),
        .I3(p_0_in120_in),
        .I4(curr_pc[16]),
        .O(\csr[mepc][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][17]_i_1 
       (.I0(\csr[mie_firq][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[17]),
        .I3(p_0_in120_in),
        .I4(curr_pc[17]),
        .O(\csr[mepc][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][18]_i_1 
       (.I0(\csr[mie_firq][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[18]),
        .I3(p_0_in120_in),
        .I4(curr_pc[18]),
        .O(\csr[mepc][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][19]_i_1 
       (.I0(\csr[mie_firq][3]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[19]),
        .I3(p_0_in120_in),
        .I4(curr_pc[19]),
        .O(\csr[mepc][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][1]_i_1 
       (.I0(\csr[mscratch][1]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in),
        .I3(p_0_in120_in),
        .I4(curr_pc[1]),
        .O(\csr[mepc][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][20]_i_1 
       (.I0(\csr[mie_firq][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[20]),
        .I3(p_0_in120_in),
        .I4(curr_pc[20]),
        .O(\csr[mepc][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][21]_i_1 
       (.I0(\csr[mie_firq][5]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[21]),
        .I3(p_0_in120_in),
        .I4(curr_pc[21]),
        .O(\csr[mepc][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][22]_i_1 
       (.I0(\csr[mie_firq][6]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[22]),
        .I3(p_0_in120_in),
        .I4(curr_pc[22]),
        .O(\csr[mepc][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][23]_i_1 
       (.I0(\csr[mie_firq][7]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[23]),
        .I3(p_0_in120_in),
        .I4(curr_pc[23]),
        .O(\csr[mepc][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][24]_i_1 
       (.I0(\csr[mie_firq][8]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[24]),
        .I3(p_0_in120_in),
        .I4(curr_pc[24]),
        .O(\csr[mepc][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][25]_i_1 
       (.I0(\csr[mie_firq][9]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[25]),
        .I3(p_0_in120_in),
        .I4(curr_pc[25]),
        .O(\csr[mepc][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][26]_i_1 
       (.I0(\csr[mie_firq][10]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[26]),
        .I3(p_0_in120_in),
        .I4(curr_pc[26]),
        .O(\csr[mepc][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][27]_i_1 
       (.I0(\csr[mie_firq][11]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[27]),
        .I3(p_0_in120_in),
        .I4(curr_pc[27]),
        .O(\csr[mepc][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][28]_i_1 
       (.I0(\csr[mie_firq][12]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[28]),
        .I3(p_0_in120_in),
        .I4(curr_pc[28]),
        .O(\csr[mepc][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][29]_i_1 
       (.I0(\csr[mie_firq][13]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[29]),
        .I3(p_0_in120_in),
        .I4(curr_pc[29]),
        .O(\csr[mepc][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][2]_i_1 
       (.I0(\csr[mscratch][2]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[2]),
        .I3(p_0_in120_in),
        .I4(curr_pc[2]),
        .O(\csr[mepc][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][30]_i_1 
       (.I0(\csr[mie_firq][14]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[30]),
        .I3(p_0_in120_in),
        .I4(curr_pc[30]),
        .O(\csr[mepc][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \csr[mepc][31]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr[mepc][31]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][28] ),
        .O(\csr_reg[mepc]0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][31]_i_2 
       (.I0(\csr[mie_firq][15]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[31]),
        .I3(p_0_in120_in),
        .I4(curr_pc[31]),
        .O(\csr[mepc][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \csr[mepc][31]_i_3 
       (.I0(\csr_reg[we_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(Q[5]),
        .I4(\csr[mepc][31]_i_4_n_0 ),
        .O(\csr[mepc][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \csr[mepc][31]_i_4 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(Q[6]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[mepc][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[3]),
        .I3(p_0_in120_in),
        .I4(curr_pc[3]),
        .O(\csr[mepc][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][4]_i_1 
       (.I0(\csr[mscratch][4]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[4]),
        .I3(p_0_in120_in),
        .I4(curr_pc[4]),
        .O(\csr[mepc][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][5]_i_1 
       (.I0(\csr[mscratch][5]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[5]),
        .I3(p_0_in120_in),
        .I4(curr_pc[5]),
        .O(\csr[mepc][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][6]_i_1 
       (.I0(\csr[mscratch][6]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[6]),
        .I3(p_0_in120_in),
        .I4(curr_pc[6]),
        .O(\csr[mepc][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][7]_i_1 
       (.I0(\csr[mie_mti]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[7]),
        .I3(p_0_in120_in),
        .I4(curr_pc[7]),
        .O(\csr[mepc][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][8]_i_1 
       (.I0(\csr[mtvec][8]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[8]),
        .I3(p_0_in120_in),
        .I4(curr_pc[8]),
        .O(\csr[mepc][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \csr[mepc][9]_i_1 
       (.I0(\csr[mtvec][9]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(p_0_in__0[9]),
        .I3(p_0_in120_in),
        .I4(curr_pc[9]),
        .O(\csr[mepc][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][0]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[16]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [16]),
        .O(\csr[mie_firq][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][10]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[26]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [26]),
        .O(\csr[mie_firq][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][11]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[27]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [27]),
        .O(\csr[mie_firq][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][12]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[28]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [28]),
        .O(\csr[mie_firq][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][13]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[29]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [29]),
        .O(\csr[mie_firq][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][14]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[30]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [30]),
        .O(\csr[mie_firq][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][15]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[31]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [31]),
        .O(\csr[mie_firq][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][1]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[17]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [17]),
        .O(\csr[mie_firq][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][2]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[18]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [18]),
        .O(\csr[mie_firq][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][3]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[19]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [19]),
        .O(\csr[mie_firq][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][4]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[20]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [20]),
        .O(\csr[mie_firq][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][5]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[21]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [21]),
        .O(\csr[mie_firq][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][6]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[22]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [22]),
        .O(\csr[mie_firq][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][7]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[23]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [23]),
        .O(\csr[mie_firq][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][8]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[24]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [24]),
        .O(\csr[mie_firq][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_firq][9]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[25]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [25]),
        .O(\csr[mie_firq][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_mei]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[11]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [11]),
        .O(\csr[mie_mei]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \csr[mie_msi]_i_1 
       (.I0(\csr[mie_msi]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .O(\csr[mie_msi]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mie_msi]_i_2 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[3]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [3]),
        .O(\csr[mie_msi]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \csr[mie_msi]_i_3 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][25] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[mie_msi]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mie_mti]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[7]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [7]),
        .O(\csr[mie_mti]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][0]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[0]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [0]),
        .O(\csr[mscratch][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][1]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [1]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[1]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [1]),
        .O(\csr[mscratch][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][2]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [2]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[2]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [2]),
        .O(\csr[mscratch][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \csr[mscratch][31]_i_1 
       (.I0(\csr[mie_msi]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[mscratch][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h757FCFC04540CFC0)) 
    \csr[mscratch][4]_i_1 
       (.I0(Q[0]),
        .I1(\ctrl[rf_rs1] [4]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[4]),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\csr_reg[rdata][31]_0 [4]),
        .O(\csr[mscratch][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mscratch][5]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[5]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [5]),
        .O(\csr[mscratch][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mscratch][6]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[6]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [6]),
        .O(\csr[mscratch][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \csr[mstatus_mie]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\csr_reg[mstatus_mpie]__0 ),
        .I3(\ctrl[cpu_trap] ),
        .I4(\csr_reg[mstatus_mpie]0 ),
        .I5(\csr_reg[mstatus_mie]__0 ),
        .O(\csr[mstatus_mie]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000002C)) 
    \csr[mstatus_mie]_i_3 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .O(\csr[mstatus_mie]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \csr[mstatus_mie]_i_4 
       (.I0(\csr[mstatus_mie]_i_5_n_0 ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\csr[mstatus_mie]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \csr[mstatus_mie]_i_5 
       (.I0(\csr[mstatus_mie]_i_6_n_0 ),
        .I1(\csr[rdata][31]_i_6_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(Q[7]),
        .O(\csr[mstatus_mie]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \csr[mstatus_mie]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[mstatus_mie]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \csr[mstatus_mpie]_i_1 
       (.I0(\csr[mtval] ),
        .I1(\csr_reg[mstatus_mie]__0 ),
        .I2(\csr[mstatus_mpie]_i_2_n_0 ),
        .I3(\csr_reg[mstatus_mpie]0 ),
        .I4(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[mstatus_mpie]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \csr[mstatus_mpie]_i_2 
       (.I0(\csr[mie_mti]_i_1_n_0 ),
        .I1(\csr_reg[we_n_0_] ),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\execute_engine_reg[state] [2]),
        .O(\csr[mstatus_mpie]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][0]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][0] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][10]_i_1 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][11]_i_1 
       (.I0(\ctrl[rf_rd] [4]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][12]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][13]_i_1 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr[mtinst][1]_i_1 
       (.I0(\execute_engine_reg[is_ci_n_0_] ),
        .I1(\execute_engine_reg[ir_n_0_][1] ),
        .I2(p_0_in120_in),
        .O(\csr[mtinst][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][20]_i_1 
       (.I0(Q[3]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][21]_i_1 
       (.I0(Q[4]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][22]_i_1 
       (.I0(Q[5]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][23]_i_1 
       (.I0(Q[6]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][24]_i_1 
       (.I0(Q[7]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][2]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][31]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][3]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][4]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][7]_i_1 
       (.I0(\ctrl[rf_rd] [0]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][8]_i_1 
       (.I0(\ctrl[rf_rd] [1]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtinst][9]_i_1 
       (.I0(\ctrl[rf_rd] [2]),
        .I1(p_0_in120_in),
        .O(\csr[mtinst][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][0]_i_1 
       (.I0(\m_axi_araddr[31] [0]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][10]_i_1 
       (.I0(\m_axi_araddr[31] [10]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][11]_i_1 
       (.I0(\m_axi_araddr[31] [11]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][12]_i_1 
       (.I0(\m_axi_araddr[31] [12]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][13]_i_1 
       (.I0(\m_axi_araddr[31] [13]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][14]_i_1 
       (.I0(\m_axi_araddr[31] [14]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][15]_i_1 
       (.I0(\m_axi_araddr[31] [15]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][16]_i_1 
       (.I0(\m_axi_araddr[31] [16]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][17]_i_1 
       (.I0(\m_axi_araddr[31] [17]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][18]_i_1 
       (.I0(\m_axi_araddr[31] [18]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][19]_i_1 
       (.I0(\m_axi_araddr[31] [19]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][1]_i_1 
       (.I0(\m_axi_araddr[31] [1]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][20]_i_1 
       (.I0(\m_axi_araddr[31] [20]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][21]_i_1 
       (.I0(\m_axi_araddr[31] [21]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][22]_i_1 
       (.I0(\m_axi_araddr[31] [22]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][23]_i_1 
       (.I0(\m_axi_araddr[31] [23]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][24]_i_1 
       (.I0(\m_axi_araddr[31] [24]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][25]_i_1 
       (.I0(\m_axi_araddr[31] [25]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][26]_i_1 
       (.I0(\m_axi_araddr[31] [26]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][27]_i_1 
       (.I0(\m_axi_araddr[31] [27]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][28]_i_1 
       (.I0(\m_axi_araddr[31] [28]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][29]_i_1 
       (.I0(\m_axi_araddr[31] [29]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][2]_i_1 
       (.I0(\m_axi_araddr[31] [2]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][30]_i_1 
       (.I0(\m_axi_araddr[31] [30]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \csr[mtval][31]_i_1 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(\csr_reg[we_n_0_] ),
        .O(\csr[mtval] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][31]_i_2 
       (.I0(\m_axi_araddr[31] [31]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][3]_i_1 
       (.I0(\m_axi_araddr[31] [3]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][4]_i_1 
       (.I0(\m_axi_araddr[31] [4]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][5]_i_1 
       (.I0(\m_axi_araddr[31] [5]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][6]_i_1 
       (.I0(\m_axi_araddr[31] [6]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][7]_i_1 
       (.I0(\m_axi_araddr[31] [7]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][8]_i_1 
       (.I0(\m_axi_araddr[31] [8]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[mtval][9]_i_1 
       (.I0(\m_axi_araddr[31] [9]),
        .I1(p_1_in15_in),
        .I2(p_0_in120_in),
        .O(\csr[mtval][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][0]_i_1 
       (.I0(\csr[mscratch][0]_i_1_n_0 ),
        .I1(\csr[mscratch][1]_i_1_n_0 ),
        .O(\csr[mtvec][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][10]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[10]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [10]),
        .O(\csr[mtvec][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][12]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[12]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [12]),
        .O(\csr[mtvec][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][13]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[13]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [13]),
        .O(\csr[mtvec][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][14]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[14]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [14]),
        .O(\csr[mtvec][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][15]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[15]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [15]),
        .O(\csr[mtvec][15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][2]_i_1 
       (.I0(\csr[mscratch][2]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \csr[mtvec][31]_i_1 
       (.I0(\csr[mtvec][31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr[mtvec][31]_i_3_n_0 ),
        .O(\csr[mtvec][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \csr[mtvec][31]_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\csr_reg[we_n_0_] ),
        .I4(\execute_engine_reg[ir_n_0_][28] ),
        .I5(\execute_engine_reg[ir_n_0_][29] ),
        .O(\csr[mtvec][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[mtvec][31]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .O(\csr[mtvec][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][3]_i_1 
       (.I0(\csr[mie_msi]_i_2_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[mtvec][4]_i_1 
       (.I0(\csr[mscratch][4]_i_1_n_0 ),
        .I1(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][5]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [5]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[5]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000083888F88)) 
    \csr[mtvec][6]_i_1 
       (.I0(\csr_reg[rdata][31]_0 [6]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(DOADO[6]),
        .I4(Q[0]),
        .I5(\csr[mtvec][0]_i_1_n_0 ),
        .O(\csr[mtvec][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][8]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[8]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\csr_reg[rdata][31]_0 [8]),
        .O(\csr[mtvec][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70C040C)) 
    \csr[mtvec][9]_i_1 
       (.I0(Q[0]),
        .I1(DOADO[9]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I4(\csr_reg[rdata][31]_0 [9]),
        .O(\csr[mtvec][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8888A8AA)) 
    \csr[rdata][0]_i_1 
       (.I0(\csr[rdata][0]_i_2_n_0 ),
        .I1(\csr[rdata][0]_i_3_n_0 ),
        .I2(\csr[rdata][0]_i_4_n_0 ),
        .I3(\csr[rdata][0]_i_5_n_0 ),
        .I4(\csr[rdata][0]_i_6_n_0 ),
        .O(\csr[rdata][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC00003C200000000)) 
    \csr[rdata][0]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][0] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\csr[rdata][1]_i_3_n_0 ),
        .O(\csr[rdata][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \csr[rdata][0]_i_3 
       (.I0(\ctrl[ir_funct12] ),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\csr[rdata][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0030002000000020)) 
    \csr[rdata][0]_i_4 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\ctrl[ir_funct12] ),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [0]),
        .O(\csr[rdata][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEABEEABEEABEEEF)) 
    \csr[rdata][0]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\csr_reg[mscratch] [0]),
        .I3(\execute_engine_reg[ir_n_0_][27] ),
        .I4(data5[0]),
        .I5(Q[6]),
        .O(\csr[rdata][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55F5F1F1)) 
    \csr[rdata][0]_i_6 
       (.I0(\csr[rdata][8]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(\csr_reg[mtinst] [0]),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(\csr[rdata][0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][10]_i_1 
       (.I0(\csr[rdata][10]_i_2_n_0 ),
        .I1(\csr[rdata][10]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][10] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][10]_i_2 
       (.I0(\csr_reg[mscratch] [10]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [10]),
        .O(\csr[rdata][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][10]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[10]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [10]),
        .O(\csr[rdata][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00008A88AAAA8A88)) 
    \csr[rdata][11]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr[rdata][11]_i_2_n_0 ),
        .I2(\csr[rdata][16]_i_2_n_0 ),
        .I3(\csr_reg[mtinst] [11]),
        .I4(Q[3]),
        .I5(\csr[rdata][11]_i_3_n_0 ),
        .O(\csr[rdata][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AFCFA0CF)) 
    \csr[rdata][11]_i_2 
       (.I0(\trap_ctrl_reg[irq_pnd_n_0_][2] ),
        .I1(\csr_reg[mie_mei]__0 ),
        .I2(Q[5]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mscratch] [11]),
        .I5(\csr[rdata][24]_i_6_n_0 ),
        .O(\csr[rdata][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABABFBABFBFBFBFB)) 
    \csr[rdata][11]_i_3 
       (.I0(Q[6]),
        .I1(\csr[rdata][11]_i_4_n_0 ),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtval] [11]),
        .I5(\csr[rdata][16]_i_6_n_0 ),
        .O(\csr[rdata][11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00300088)) 
    \csr[rdata][11]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][11] ),
        .I1(Q[5]),
        .I2(in32[11]),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \csr[rdata][12]_i_1 
       (.I0(\csr[rdata][12]_i_2_n_0 ),
        .I1(\csr_reg[mtinst] [12]),
        .I2(\csr[rdata][12]_i_3_n_0 ),
        .I3(\csr[rdata][12]_i_4_n_0 ),
        .I4(Q[6]),
        .I5(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45404040)) 
    \csr[rdata][12]_i_2 
       (.I0(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I1(in32[12]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mscratch] [12]),
        .I5(\csr[rdata][12]_i_5_n_0 ),
        .O(\csr[rdata][12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][12]_i_3 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\csr[rdata][12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][12]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[3]),
        .O(\csr[rdata][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00003111)) 
    \csr[rdata][12]_i_5 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\csr_reg[mtvec_n_0_][12] ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr[rdata][12]_i_6_n_0 ),
        .O(\csr[rdata][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \csr[rdata][12]_i_6 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(\csr_reg[mtval] [12]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][13]_i_1 
       (.I0(\csr[rdata][13]_i_2_n_0 ),
        .I1(\csr[rdata][13]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][13] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][13]_i_2 
       (.I0(\csr_reg[mscratch] [13]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [13]),
        .O(\csr[rdata][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][13]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[13]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [13]),
        .O(\csr[rdata][13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][14]_i_1 
       (.I0(\csr[rdata][14]_i_2_n_0 ),
        .I1(\csr[rdata][14]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][14] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][14]_i_2 
       (.I0(\csr_reg[mscratch] [14]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [14]),
        .O(\csr[rdata][14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][14]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[14]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [14]),
        .O(\csr[rdata][14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][15]_i_1 
       (.I0(\csr[rdata][15]_i_2_n_0 ),
        .I1(\csr[rdata][15]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][15] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][15]_i_2 
       (.I0(\csr_reg[mscratch] [15]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [15]),
        .O(\csr[rdata][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][15]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [15]),
        .O(\csr[rdata][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \csr[rdata][15]_i_4 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .O(\csr[rdata][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000008AAAAAA08AA)) 
    \csr[rdata][16]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr_reg[mtinst] [16]),
        .I2(\csr[rdata][16]_i_2_n_0 ),
        .I3(\csr[rdata][16]_i_3_n_0 ),
        .I4(Q[3]),
        .I5(\csr[rdata][16]_i_4_n_0 ),
        .O(\csr[rdata][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \csr[rdata][16]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(\csr[rdata][16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFFD3DF)) 
    \csr[rdata][16]_i_3 
       (.I0(\csr_reg[mscratch] [16]),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mie_firq_n_0_][0] ),
        .I4(\csr[rdata][24]_i_6_n_0 ),
        .O(\csr[rdata][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABFBABFBFBFBFB)) 
    \csr[rdata][16]_i_4 
       (.I0(Q[6]),
        .I1(\csr[rdata][16]_i_5_n_0 ),
        .I2(Q[4]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtval] [16]),
        .I5(\csr[rdata][16]_i_6_n_0 ),
        .O(\csr[rdata][16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00300088)) 
    \csr[rdata][16]_i_5 
       (.I0(\csr_reg[mtvec_n_0_][16] ),
        .I1(Q[5]),
        .I2(in32[16]),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \csr[rdata][16]_i_6 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .O(\csr[rdata][16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][17]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [17]),
        .I3(\csr[rdata][17]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][17]_i_3_n_0 ),
        .O(\csr[rdata][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040440000400000)) 
    \csr[rdata][17]_i_2 
       (.I0(Q[3]),
        .I1(\csr[rdata][30]_i_7_n_0 ),
        .I2(p_10_in35_in),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [17]),
        .O(\csr[rdata][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC1CDC1CDC1CDFFFF)) 
    \csr[rdata][17]_i_3 
       (.I0(in32[17]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\csr_reg[mtval] [17]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][17] ),
        .O(\csr[rdata][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA8A8A8AA)) 
    \csr[rdata][18]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][18]_i_2_n_0 ),
        .I2(\csr[rdata][18]_i_3_n_0 ),
        .I3(\csr[rdata][29]_i_3_n_0 ),
        .I4(\csr[rdata][18]_i_4_n_0 ),
        .O(\csr[rdata][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \csr[rdata][18]_i_2 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(\csr_reg[mtinst] [18]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2CCE20000000000)) 
    \csr[rdata][18]_i_3 
       (.I0(\csr_reg[mscratch] [18]),
        .I1(Q[5]),
        .I2(p_14_in41_in),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(p_13_in40_in),
        .I5(\csr[rdata][18]_i_5_n_0 ),
        .O(\csr[rdata][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF11111FFFFF111F)) 
    \csr[rdata][18]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][18] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(in32[18]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [18]),
        .O(\csr[rdata][18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \csr[rdata][18]_i_5 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\csr[rdata][18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A888888AAAAAAAA)) 
    \csr[rdata][19]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr[rdata][19]_i_2_n_0 ),
        .I2(\csr[rdata][19]_i_3_n_0 ),
        .I3(\csr_reg[mtinst] [19]),
        .I4(\csr[rdata][19]_i_4_n_0 ),
        .I5(\csr[rdata][19]_i_5_n_0 ),
        .O(\csr[rdata][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h0000F838)) 
    \csr[rdata][19]_i_2 
       (.I0(\csr_reg[mscratch] [19]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .I3(p_17_in),
        .I4(\csr[rdata][19]_i_6_n_0 ),
        .O(\csr[rdata][19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \csr[rdata][19]_i_3 
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\csr[rdata][19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \csr[rdata][19]_i_4 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[7]),
        .O(\csr[rdata][19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFBB0000)) 
    \csr[rdata][19]_i_5 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(\csr_reg[mtval] [19]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(\csr[rdata][19]_i_7_n_0 ),
        .O(\csr[rdata][19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    \csr[rdata][19]_i_6 
       (.I0(p_16_in45_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[3]),
        .O(\csr[rdata][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000DF)) 
    \csr[rdata][19]_i_7 
       (.I0(in32[19]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\csr[rdata][19]_i_8_n_0 ),
        .O(\csr[rdata][19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFDFDDDDDDDD)) 
    \csr[rdata][19]_i_8 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(\csr_reg[mtvec_n_0_][19] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\FSM_sequential_execute_engine[state][0]_i_2_n_0 ),
        .O(\csr[rdata][19]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hA0000800)) 
    \csr[rdata][1]_i_1 
       (.I0(\csr_reg[rdata][1]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\csr[rdata][1]_i_3_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \csr[rdata][1]_i_3 
       (.I0(\csr_reg[re]__0 ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .O(\csr[rdata][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40044000)) 
    \csr[rdata][1]_i_4 
       (.I0(\csr[rdata][1]_i_6_n_0 ),
        .I1(\csr[rdata][30]_i_7_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\csr_reg[mscratch] [1]),
        .I5(\csr[rdata][1]_i_7_n_0 ),
        .O(\csr[rdata][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00003E0E)) 
    \csr[rdata][1]_i_5 
       (.I0(in32[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\csr_reg[mtval] [1]),
        .I4(\csr[rdata][1]_i_8_n_0 ),
        .O(\csr[rdata][1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \csr[rdata][1]_i_6 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0404020204040200)) 
    \csr[rdata][1]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\ctrl[ir_funct12] ),
        .I2(\csr[rdata][1]_i_9_n_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(data5[1]),
        .O(\csr[rdata][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
    \csr[rdata][1]_i_8 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\ctrl[ir_funct12] ),
        .O(\csr[rdata][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD0FF)) 
    \csr[rdata][1]_i_9 
       (.I0(\csr_reg[mtinst] [1]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(Q[5]),
        .O(\csr[rdata][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][20]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][20]_i_2_n_0 ),
        .I2(\csr[rdata][20]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][20] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444F4F44444F4444)) 
    \csr[rdata][20]_i_2 
       (.I0(\csr[rdata][30]_i_3_n_0 ),
        .I1(\csr_reg[mtinst] [20]),
        .I2(\csr[rdata][20]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [20]),
        .O(\csr[rdata][20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][20]_i_3 
       (.I0(\csr_reg[mtval] [20]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[20]),
        .O(\csr[rdata][20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \csr[rdata][20]_i_4 
       (.I0(p_19_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\csr[rdata][20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][21]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [21]),
        .I3(\csr[rdata][21]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][21]_i_3_n_0 ),
        .O(\csr[rdata][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][21]_i_2 
       (.I0(\csr_reg[mscratch] [21]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_22_in),
        .O(\csr[rdata][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC1CDC1CDC1CDFFFF)) 
    \csr[rdata][21]_i_3 
       (.I0(in32[21]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\csr_reg[mtval] [21]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][21] ),
        .O(\csr[rdata][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][22]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [22]),
        .I3(\csr[rdata][22]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][22]_i_3_n_0 ),
        .O(\csr[rdata][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][22]_i_2 
       (.I0(\csr_reg[mscratch] [22]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_25_in),
        .O(\csr[rdata][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D3D0D3D0D3FFFF)) 
    \csr[rdata][22]_i_3 
       (.I0(\csr_reg[mtval] [22]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(in32[22]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][22] ),
        .O(\csr[rdata][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \csr[rdata][23]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [23]),
        .I3(\csr[rdata][23]_i_2_n_0 ),
        .I4(\csr[rdata][23]_i_3_n_0 ),
        .I5(Q[3]),
        .O(\csr[rdata][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][23]_i_2 
       (.I0(\csr_reg[mscratch] [23]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_28_in),
        .O(\csr[rdata][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFF)) 
    \csr[rdata][23]_i_3 
       (.I0(\csr_reg[mtval] [23]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr[rdata][23]_i_4_n_0 ),
        .O(\csr[rdata][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000050DD)) 
    \csr[rdata][23]_i_4 
       (.I0(Q[5]),
        .I1(\csr_reg[mtvec_n_0_][23] ),
        .I2(in32[23]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0DFD0D0D00000000)) 
    \csr[rdata][24]_i_1 
       (.I0(\csr[rdata][24]_i_2_n_0 ),
        .I1(\csr[rdata][24]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(\csr[rdata][24]_i_4_n_0 ),
        .I5(\csr[rdata][24]_i_5_n_0 ),
        .O(\csr[rdata][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \csr[rdata][24]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(\csr_reg[mtinst] [24]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E200CC00E20000)) 
    \csr[rdata][24]_i_3 
       (.I0(\csr_reg[mscratch] [24]),
        .I1(Q[5]),
        .I2(p_32_in),
        .I3(\csr[rdata][24]_i_6_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_31_in),
        .O(\csr[rdata][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1044FFFF10440000)) 
    \csr[rdata][24]_i_4 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(\csr_reg[mtval] [24]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(\csr[rdata][24]_i_7_n_0 ),
        .O(\csr[rdata][24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4001)) 
    \csr[rdata][24]_i_5 
       (.I0(\csr[rdata][4]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[7]),
        .O(\csr[rdata][24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[rdata][24]_i_6 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[7]),
        .O(\csr[rdata][24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00300088)) 
    \csr[rdata][24]_i_7 
       (.I0(\csr_reg[mtvec_n_0_][24] ),
        .I1(Q[5]),
        .I2(in32[24]),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][25]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [25]),
        .I3(\csr[rdata][25]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][25]_i_3_n_0 ),
        .O(\csr[rdata][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][25]_i_2 
       (.I0(\csr_reg[mscratch] [25]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_34_in),
        .O(\csr[rdata][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF11111FFFFF111F)) 
    \csr[rdata][25]_i_3 
       (.I0(\csr_reg[mtvec_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(in32[25]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [25]),
        .O(\csr[rdata][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][26]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][26]_i_2_n_0 ),
        .I2(\csr[rdata][26]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][26] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444F4F44444F4444)) 
    \csr[rdata][26]_i_2 
       (.I0(\csr[rdata][30]_i_3_n_0 ),
        .I1(\csr_reg[mtinst] [26]),
        .I2(\csr[rdata][26]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [26]),
        .O(\csr[rdata][26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][26]_i_3 
       (.I0(\csr_reg[mtval] [26]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[26]),
        .O(\csr[rdata][26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \csr[rdata][26]_i_4 
       (.I0(p_37_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\csr[rdata][26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][27]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [27]),
        .I3(\csr[rdata][27]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][27]_i_3_n_0 ),
        .O(\csr[rdata][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][27]_i_2 
       (.I0(\csr_reg[mscratch] [27]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_40_in),
        .O(\csr[rdata][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D3D0D3D0D3FFFF)) 
    \csr[rdata][27]_i_3 
       (.I0(\csr_reg[mtval] [27]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(in32[27]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][27] ),
        .O(\csr[rdata][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][28]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][28]_i_2_n_0 ),
        .I2(\csr[rdata][28]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][28] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444F4F44444F4444)) 
    \csr[rdata][28]_i_2 
       (.I0(\csr[rdata][30]_i_3_n_0 ),
        .I1(\csr_reg[mtinst] [28]),
        .I2(\csr[rdata][28]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[5]),
        .I5(\csr_reg[mscratch] [28]),
        .O(\csr[rdata][28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][28]_i_3 
       (.I0(\csr_reg[mtval] [28]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[28]),
        .O(\csr[rdata][28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \csr[rdata][28]_i_4 
       (.I0(p_43_in),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\csr[rdata][28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \csr[rdata][29]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [29]),
        .I3(\csr[rdata][29]_i_2_n_0 ),
        .I4(\csr[rdata][29]_i_3_n_0 ),
        .I5(\csr[rdata][29]_i_4_n_0 ),
        .O(\csr[rdata][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][29]_i_2 
       (.I0(\csr_reg[mscratch] [29]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_46_in),
        .O(\csr[rdata][29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFF9F)) 
    \csr[rdata][29]_i_3 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[3]),
        .I3(Q[6]),
        .O(\csr[rdata][29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF030357FF03FF57)) 
    \csr[rdata][29]_i_4 
       (.I0(in32[29]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\csr_reg[mtvec_n_0_][29] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\csr_reg[mtval] [29]),
        .O(\csr[rdata][29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \csr[rdata][2]_i_1 
       (.I0(\csr[rdata][2]_i_2_n_0 ),
        .I1(\csr[rdata][2]_i_3_n_0 ),
        .I2(\csr[rdata][2]_i_4_n_0 ),
        .I3(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7050707070505050)) 
    \csr[rdata][2]_i_2 
       (.I0(\csr[rdata][8]_i_6_n_0 ),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(\csr_reg[mtval] [2]),
        .I4(Q[4]),
        .I5(in32[2]),
        .O(\csr[rdata][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444000)) 
    \csr[rdata][2]_i_3 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(data5[2]),
        .I3(Q[4]),
        .I4(\csr_reg[mscratch] [2]),
        .I5(Q[6]),
        .O(\csr[rdata][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00CF000F00000A0F)) 
    \csr[rdata][2]_i_4 
       (.I0(\csr_reg[mtvec_n_0_][2] ),
        .I1(\csr_reg[mtinst] [2]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    \csr[rdata][30]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr_reg[mtinst] [30]),
        .I3(\csr[rdata][30]_i_4_n_0 ),
        .I4(\csr[rdata][30]_i_5_n_0 ),
        .I5(Q[3]),
        .O(\csr[rdata][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \csr[rdata][30]_i_2 
       (.I0(\csr_reg[re]__0 ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(\execute_engine_reg[ir_n_0_][27] ),
        .I4(\csr[rdata][30]_i_6_n_0 ),
        .I5(Q[7]),
        .O(\csr[rdata][30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \csr[rdata][30]_i_3 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[3]),
        .O(\csr[rdata][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h002000C000200000)) 
    \csr[rdata][30]_i_4 
       (.I0(\csr_reg[mscratch] [30]),
        .I1(Q[5]),
        .I2(\csr[rdata][30]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(p_49_in),
        .O(\csr[rdata][30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFF)) 
    \csr[rdata][30]_i_5 
       (.I0(\csr_reg[mtval] [30]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\csr[rdata][30]_i_8_n_0 ),
        .O(\csr[rdata][30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][30]_i_6 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .O(\csr[rdata][30]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][30]_i_7 
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\csr[rdata][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000050DD)) 
    \csr[rdata][30]_i_8 
       (.I0(Q[5]),
        .I1(\csr_reg[mtvec_n_0_][30] ),
        .I2(in32[30]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\csr[rdata][30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044060406)) 
    \csr[rdata][31]_i_1 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\csr_reg[mtinst] [31]),
        .I5(\csr[rdata][31]_i_2_n_0 ),
        .O(\csr[rdata][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h27277727FFFFFFFF)) 
    \csr[rdata][31]_i_2 
       (.I0(Q[3]),
        .I1(\csr[rdata][31]_i_3_n_0 ),
        .I2(\csr[rdata][31]_i_4_n_0 ),
        .I3(\csr[rdata][31]_i_5_n_0 ),
        .I4(\csr_reg[mie_firq_n_0_][15] ),
        .I5(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \csr[rdata][31]_i_3 
       (.I0(\csr_reg[mtval] [31]),
        .I1(Q[4]),
        .I2(in32[31]),
        .I3(\csr[rdata][31]_i_6_n_0 ),
        .I4(\csr_reg[mtvec_n_0_][31] ),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFFFFFB8)) 
    \csr[rdata][31]_i_4 
       (.I0(data5[31]),
        .I1(Q[4]),
        .I2(\csr_reg[mscratch] [31]),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(\csr[rdata][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][31]_i_5 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \csr[rdata][31]_i_6 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\csr[rdata][31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
    \csr[rdata][3]_i_1 
       (.I0(\csr[rdata][3]_i_2_n_0 ),
        .I1(\csr_reg[mtinst] [3]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\csr[rdata][3]_i_3_n_0 ),
        .O(\csr[rdata][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1155005511101110)) 
    \csr[rdata][3]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\csr_reg[mstatus_mie]__0 ),
        .I3(Q[5]),
        .I4(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7000FFFFFFFFFFFF)) 
    \csr[rdata][3]_i_3 
       (.I0(\csr[rdata][31]_i_5_n_0 ),
        .I1(\csr_reg[mtvec_n_0_][3] ),
        .I2(Q[3]),
        .I3(\csr[rdata][3]_i_4_n_0 ),
        .I4(\csr[rdata][3]_i_5_n_0 ),
        .I5(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFFFFFFFBFF)) 
    \csr[rdata][3]_i_4 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .I3(in32[3]),
        .I4(Q[4]),
        .I5(\csr_reg[mtval] [3]),
        .O(\csr[rdata][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFFF3FCFCFBFB)) 
    \csr[rdata][3]_i_5 
       (.I0(\csr_reg[mscratch] [3]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\csr[rdata][3]_i_6_n_0 ),
        .I3(data5[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\csr[rdata][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \csr[rdata][3]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\csr_reg[mie_msi]__0 ),
        .I2(Q[6]),
        .I3(Q[3]),
        .O(\csr[rdata][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0002008200020080)) 
    \csr[rdata][4]_i_1 
       (.I0(\csr[rdata][4]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][31] ),
        .I2(\ctrl[ir_funct12] ),
        .I3(\csr[rdata][4]_i_3_n_0 ),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mtvec_n_0_][4] ),
        .O(\csr[rdata][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAAAAA)) 
    \csr[rdata][4]_i_2 
       (.I0(\csr[rdata][4]_i_4_n_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\ctrl[ir_funct12] ),
        .I5(\csr[rdata][4]_i_5_n_0 ),
        .O(\csr[rdata][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \csr[rdata][4]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][25] ),
        .I2(\execute_engine_reg[ir_n_0_][28] ),
        .I3(\csr_reg[re]__0 ),
        .O(\csr[rdata][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000600)) 
    \csr[rdata][4]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[3]),
        .I4(Q[6]),
        .I5(\csr[rdata][4]_i_6_n_0 ),
        .O(\csr[rdata][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888B888888888888)) 
    \csr[rdata][4]_i_5 
       (.I0(\csr[rdata][4]_i_7_n_0 ),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\csr_reg[mscratch] [4]),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD0D3D0D3FFFFD0D3)) 
    \csr[rdata][4]_i_6 
       (.I0(\csr_reg[mtval] [4]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(in32[4]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][26] ),
        .O(\csr[rdata][4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0A580058)) 
    \csr[rdata][4]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(data5[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\csr_reg[mtinst] [4]),
        .O(\csr[rdata][4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][5]_i_1 
       (.I0(\csr[rdata][5]_i_2_n_0 ),
        .I1(\csr[rdata][5]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][5] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][5]_i_2 
       (.I0(\csr_reg[mscratch] [5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [5]),
        .O(\csr[rdata][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][5]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[5]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [5]),
        .O(\csr[rdata][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][6]_i_1 
       (.I0(\csr[rdata][6]_i_2_n_0 ),
        .I1(\csr[rdata][6]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][6] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][6]_i_2 
       (.I0(\csr_reg[mscratch] [6]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [6]),
        .O(\csr[rdata][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][6]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [6]),
        .O(\csr[rdata][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888A8A8A88)) 
    \csr[rdata][7]_i_1 
       (.I0(\csr[rdata][30]_i_2_n_0 ),
        .I1(\csr[rdata][7]_i_2_n_0 ),
        .I2(\csr[rdata][7]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\csr_reg[mtvec_n_0_][7] ),
        .I5(\csr[rdata][29]_i_3_n_0 ),
        .O(\csr[rdata][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22222222222222F2)) 
    \csr[rdata][7]_i_2 
       (.I0(\csr_reg[mtinst] [7]),
        .I1(\csr[rdata][30]_i_3_n_0 ),
        .I2(\csr[rdata][7]_i_4_n_0 ),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\csr[rdata][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC4C7)) 
    \csr[rdata][7]_i_3 
       (.I0(\csr_reg[mtval] [7]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(in32[7]),
        .O(\csr[rdata][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \csr[rdata][7]_i_4 
       (.I0(\trap_ctrl_reg[irq_pnd_n_0_][1] ),
        .I1(\csr_reg[mie_mti]__0 ),
        .I2(Q[5]),
        .I3(\csr_reg[mscratch] [7]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(\csr_reg[mstatus_mpie]__0 ),
        .O(\csr[rdata][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00080000AAAAAAAA)) 
    \csr[rdata][8]_i_1 
       (.I0(\csr[rdata][24]_i_5_n_0 ),
        .I1(\csr[rdata][8]_i_2_n_0 ),
        .I2(\csr[rdata][8]_i_3_n_0 ),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(\csr[rdata][8]_i_4_n_0 ),
        .O(\csr[rdata][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h0058FFFF)) 
    \csr[rdata][8]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\csr_reg[mtval] [8]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(\csr[rdata][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FCFFDCDC)) 
    \csr[rdata][8]_i_3 
       (.I0(in32[8]),
        .I1(Q[7]),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][8] ),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\csr[rdata][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBFFFFBFFFFFFFBF)) 
    \csr[rdata][8]_i_4 
       (.I0(\csr[rdata][8]_i_5_n_0 ),
        .I1(\csr[rdata][8]_i_6_n_0 ),
        .I2(\csr_reg[mscratch] [8]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(\csr_reg[mtinst] [8]),
        .O(\csr[rdata][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \csr[rdata][8]_i_5 
       (.I0(Q[7]),
        .I1(Q[3]),
        .O(\csr[rdata][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \csr[rdata][8]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(Q[5]),
        .O(\csr[rdata][8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \csr[rdata][9]_i_1 
       (.I0(\csr[rdata][9]_i_2_n_0 ),
        .I1(\csr[rdata][9]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][26] ),
        .I3(\csr_reg[mtvec_n_0_][9] ),
        .I4(\csr[rdata][30]_i_2_n_0 ),
        .O(\csr[rdata][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC2000200)) 
    \csr[rdata][9]_i_2 
       (.I0(\csr_reg[mscratch] [9]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\csr[rdata][15]_i_4_n_0 ),
        .I4(\csr_reg[mtinst] [9]),
        .O(\csr[rdata][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h05540054)) 
    \csr[rdata][9]_i_3 
       (.I0(\csr[rdata][29]_i_3_n_0 ),
        .I1(in32[9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\csr_reg[mtval] [9]),
        .O(\csr[rdata][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2A008AA88882020)) 
    \csr[re]_i_1 
       (.I0(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\csr[re_nxt] ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \csr[we]_i_1 
       (.I0(\csr[we]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I4(\csr[we]_i_3_n_0 ),
        .O(\csr_reg[we]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \csr[we]_i_2 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_rs1] [3]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [0]),
        .I4(\ctrl[rf_rs1] [1]),
        .I5(\FSM_sequential_execute_engine_reg[state][3]_0 ),
        .O(\csr[we]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \csr[we]_i_3 
       (.I0(\execute_engine_reg[ir][13]_rep_0 ),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(Q[0]),
        .O(\csr[we]_i_3_n_0 ));
  FDCE \csr_reg[mcause][0] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][0]_i_1_n_0 ),
        .Q(data5[0]));
  FDCE \csr_reg[mcause][1] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][1]_i_1_n_0 ),
        .Q(data5[1]));
  FDCE \csr_reg[mcause][2] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][2]_i_1_n_0 ),
        .Q(data5[2]));
  FDCE \csr_reg[mcause][3] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][3]_i_1_n_0 ),
        .Q(data5[3]));
  FDCE \csr_reg[mcause][4] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][4]_i_1_n_0 ),
        .Q(data5[4]));
  FDCE \csr_reg[mcause][5] 
       (.C(clk),
        .CE(\csr_reg[mcause]0 ),
        .CLR(rstn_sys),
        .D(\csr[mcause][5]_i_2_n_0 ),
        .Q(data5[31]));
  FDCE \csr_reg[mepc][10] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][10]_i_1_n_0 ),
        .Q(in32[10]));
  FDCE \csr_reg[mepc][11] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][11]_i_1_n_0 ),
        .Q(in32[11]));
  FDCE \csr_reg[mepc][12] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][12]_i_1_n_0 ),
        .Q(in32[12]));
  FDCE \csr_reg[mepc][13] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][13]_i_1_n_0 ),
        .Q(in32[13]));
  FDCE \csr_reg[mepc][14] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][14]_i_1_n_0 ),
        .Q(in32[14]));
  FDCE \csr_reg[mepc][15] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][15]_i_1_n_0 ),
        .Q(in32[15]));
  FDCE \csr_reg[mepc][16] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][16]_i_1_n_0 ),
        .Q(in32[16]));
  FDCE \csr_reg[mepc][17] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][17]_i_1_n_0 ),
        .Q(in32[17]));
  FDCE \csr_reg[mepc][18] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][18]_i_1_n_0 ),
        .Q(in32[18]));
  FDCE \csr_reg[mepc][19] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][19]_i_1_n_0 ),
        .Q(in32[19]));
  FDCE \csr_reg[mepc][1] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][1]_i_1_n_0 ),
        .Q(in32[1]));
  FDCE \csr_reg[mepc][20] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][20]_i_1_n_0 ),
        .Q(in32[20]));
  FDCE \csr_reg[mepc][21] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][21]_i_1_n_0 ),
        .Q(in32[21]));
  FDCE \csr_reg[mepc][22] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][22]_i_1_n_0 ),
        .Q(in32[22]));
  FDCE \csr_reg[mepc][23] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][23]_i_1_n_0 ),
        .Q(in32[23]));
  FDCE \csr_reg[mepc][24] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][24]_i_1_n_0 ),
        .Q(in32[24]));
  FDCE \csr_reg[mepc][25] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][25]_i_1_n_0 ),
        .Q(in32[25]));
  FDCE \csr_reg[mepc][26] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][26]_i_1_n_0 ),
        .Q(in32[26]));
  FDCE \csr_reg[mepc][27] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][27]_i_1_n_0 ),
        .Q(in32[27]));
  FDCE \csr_reg[mepc][28] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][28]_i_1_n_0 ),
        .Q(in32[28]));
  FDCE \csr_reg[mepc][29] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][29]_i_1_n_0 ),
        .Q(in32[29]));
  FDCE \csr_reg[mepc][2] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][2]_i_1_n_0 ),
        .Q(in32[2]));
  FDCE \csr_reg[mepc][30] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][30]_i_1_n_0 ),
        .Q(in32[30]));
  FDCE \csr_reg[mepc][31] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][31]_i_2_n_0 ),
        .Q(in32[31]));
  FDCE \csr_reg[mepc][3] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][3]_i_1_n_0 ),
        .Q(in32[3]));
  FDCE \csr_reg[mepc][4] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][4]_i_1_n_0 ),
        .Q(in32[4]));
  FDCE \csr_reg[mepc][5] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][5]_i_1_n_0 ),
        .Q(in32[5]));
  FDCE \csr_reg[mepc][6] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][6]_i_1_n_0 ),
        .Q(in32[6]));
  FDCE \csr_reg[mepc][7] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][7]_i_1_n_0 ),
        .Q(in32[7]));
  FDCE \csr_reg[mepc][8] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][8]_i_1_n_0 ),
        .Q(in32[8]));
  FDCE \csr_reg[mepc][9] 
       (.C(clk),
        .CE(\csr_reg[mepc]0 ),
        .CLR(rstn_sys),
        .D(\csr[mepc][9]_i_1_n_0 ),
        .Q(in32[9]));
  FDCE \csr_reg[mie_firq][0] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][0] ));
  FDCE \csr_reg[mie_firq][10] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(p_37_in));
  FDCE \csr_reg[mie_firq][11] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .Q(p_40_in));
  FDCE \csr_reg[mie_firq][12] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .Q(p_43_in));
  FDCE \csr_reg[mie_firq][13] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(p_46_in));
  FDCE \csr_reg[mie_firq][14] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(p_49_in));
  FDCE \csr_reg[mie_firq][15] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mie_firq_n_0_][15] ));
  FDCE \csr_reg[mie_firq][1] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(p_10_in35_in));
  FDCE \csr_reg[mie_firq][2] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(p_13_in40_in));
  FDCE \csr_reg[mie_firq][3] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .Q(p_16_in45_in));
  FDCE \csr_reg[mie_firq][4] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(p_19_in));
  FDCE \csr_reg[mie_firq][5] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(p_22_in));
  FDCE \csr_reg[mie_firq][6] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(p_25_in));
  FDCE \csr_reg[mie_firq][7] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .Q(p_28_in));
  FDCE \csr_reg[mie_firq][8] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .Q(p_31_in));
  FDCE \csr_reg[mie_firq][9] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(p_34_in));
  FDCE \csr_reg[mie_mei] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mie_mei]__0 ));
  FDCE \csr_reg[mie_msi] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mie_msi]__0 ));
  FDCE \csr_reg[mie_mti] 
       (.C(clk),
        .CE(\csr[mie_msi]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_1_n_0 ),
        .Q(\csr_reg[mie_mti]__0 ));
  FDCE \csr_reg[mscratch][0] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][0]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [0]));
  FDPE \csr_reg[mscratch][10] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [10]));
  FDCE \csr_reg[mscratch][11] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [11]));
  FDCE \csr_reg[mscratch][12] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [12]));
  FDCE \csr_reg[mscratch][13] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [13]));
  FDCE \csr_reg[mscratch][14] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [14]));
  FDCE \csr_reg[mscratch][15] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [15]));
  FDCE \csr_reg[mscratch][16] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [16]));
  FDCE \csr_reg[mscratch][17] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [17]));
  FDCE \csr_reg[mscratch][18] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [18]));
  FDPE \csr_reg[mscratch][19] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [19]));
  FDCE \csr_reg[mscratch][1] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][1]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [1]));
  FDCE \csr_reg[mscratch][20] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [20]));
  FDCE \csr_reg[mscratch][21] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [21]));
  FDCE \csr_reg[mscratch][22] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [22]));
  FDPE \csr_reg[mscratch][23] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [23]));
  FDPE \csr_reg[mscratch][24] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [24]));
  FDCE \csr_reg[mscratch][25] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [25]));
  FDCE \csr_reg[mscratch][26] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [26]));
  FDPE \csr_reg[mscratch][27] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [27]));
  FDPE \csr_reg[mscratch][28] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [28]));
  FDCE \csr_reg[mscratch][29] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [29]));
  FDPE \csr_reg[mscratch][2] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mscratch][2]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [2]));
  FDCE \csr_reg[mscratch][30] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [30]));
  FDCE \csr_reg[mscratch][31] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [31]));
  FDCE \csr_reg[mscratch][3] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_msi]_i_2_n_0 ),
        .Q(\csr_reg[mscratch] [3]));
  FDCE \csr_reg[mscratch][4] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][4]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [4]));
  FDCE \csr_reg[mscratch][5] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][5]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [5]));
  FDCE \csr_reg[mscratch][6] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mscratch][6]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [6]));
  FDCE \csr_reg[mscratch][7] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_1_n_0 ),
        .Q(\csr_reg[mscratch] [7]));
  FDPE \csr_reg[mscratch][8] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [8]));
  FDPE \csr_reg[mscratch][9] 
       (.C(clk),
        .CE(\csr[mscratch][31]_i_1_n_0 ),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\csr_reg[mscratch] [9]));
  FDCE \csr_reg[mstatus_mie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mie]__0 ));
  MUXF7 \csr_reg[mstatus_mie]_i_2 
       (.I0(\csr[mstatus_mie]_i_3_n_0 ),
        .I1(\csr[mstatus_mie]_i_4_n_0 ),
        .O(\csr_reg[mstatus_mpie]0 ),
        .S(\csr_reg[we_n_0_] ));
  FDCE \csr_reg[mstatus_mpie] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[mstatus_mpie]_i_1_n_0 ),
        .Q(\csr_reg[mstatus_mpie]__0 ));
  FDCE \csr_reg[mtinst][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][0]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [0]));
  FDCE \csr_reg[mtinst][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][10]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [10]));
  FDCE \csr_reg[mtinst][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][11]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [11]));
  FDCE \csr_reg[mtinst][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][12]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [12]));
  FDCE \csr_reg[mtinst][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][13]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [13]));
  FDCE \csr_reg[mtinst][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][14]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [14]));
  FDCE \csr_reg[mtinst][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][15]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [15]));
  FDCE \csr_reg[mtinst][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][16]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [16]));
  FDCE \csr_reg[mtinst][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][17]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [17]));
  FDCE \csr_reg[mtinst][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][18]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [18]));
  FDCE \csr_reg[mtinst][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][19]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [19]));
  FDCE \csr_reg[mtinst][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][1]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [1]));
  FDCE \csr_reg[mtinst][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][20]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [20]));
  FDCE \csr_reg[mtinst][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][21]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [21]));
  FDCE \csr_reg[mtinst][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][22]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [22]));
  FDCE \csr_reg[mtinst][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][23]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [23]));
  FDCE \csr_reg[mtinst][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][24]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [24]));
  FDCE \csr_reg[mtinst][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][25]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [25]));
  FDCE \csr_reg[mtinst][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][26]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [26]));
  FDCE \csr_reg[mtinst][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][27]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [27]));
  FDCE \csr_reg[mtinst][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][28]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [28]));
  FDCE \csr_reg[mtinst][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][29]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [29]));
  FDCE \csr_reg[mtinst][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][2]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [2]));
  FDCE \csr_reg[mtinst][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][30]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [30]));
  FDCE \csr_reg[mtinst][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][31]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [31]));
  FDCE \csr_reg[mtinst][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][3]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [3]));
  FDCE \csr_reg[mtinst][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][4]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [4]));
  FDCE \csr_reg[mtinst][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][5]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [5]));
  FDCE \csr_reg[mtinst][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][6]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [6]));
  FDCE \csr_reg[mtinst][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][7]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [7]));
  FDCE \csr_reg[mtinst][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][8]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [8]));
  FDCE \csr_reg[mtinst][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtinst][9]_i_1_n_0 ),
        .Q(\csr_reg[mtinst] [9]));
  FDCE \csr_reg[mtval][0] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][0]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [0]));
  FDCE \csr_reg[mtval][10] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][10]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [10]));
  FDCE \csr_reg[mtval][11] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][11]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [11]));
  FDCE \csr_reg[mtval][12] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][12]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [12]));
  FDCE \csr_reg[mtval][13] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][13]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [13]));
  FDCE \csr_reg[mtval][14] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][14]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [14]));
  FDCE \csr_reg[mtval][15] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][15]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [15]));
  FDCE \csr_reg[mtval][16] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][16]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [16]));
  FDCE \csr_reg[mtval][17] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][17]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [17]));
  FDCE \csr_reg[mtval][18] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][18]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [18]));
  FDCE \csr_reg[mtval][19] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][19]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [19]));
  FDCE \csr_reg[mtval][1] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][1]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [1]));
  FDCE \csr_reg[mtval][20] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][20]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [20]));
  FDCE \csr_reg[mtval][21] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][21]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [21]));
  FDCE \csr_reg[mtval][22] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][22]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [22]));
  FDCE \csr_reg[mtval][23] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][23]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [23]));
  FDCE \csr_reg[mtval][24] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][24]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [24]));
  FDCE \csr_reg[mtval][25] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][25]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [25]));
  FDCE \csr_reg[mtval][26] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][26]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [26]));
  FDCE \csr_reg[mtval][27] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][27]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [27]));
  FDCE \csr_reg[mtval][28] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][28]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [28]));
  FDCE \csr_reg[mtval][29] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][29]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [29]));
  FDCE \csr_reg[mtval][2] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][2]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [2]));
  FDCE \csr_reg[mtval][30] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][30]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [30]));
  FDCE \csr_reg[mtval][31] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][31]_i_2_n_0 ),
        .Q(\csr_reg[mtval] [31]));
  FDCE \csr_reg[mtval][3] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][3]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [3]));
  FDCE \csr_reg[mtval][4] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][4]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [4]));
  FDCE \csr_reg[mtval][5] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][5]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [5]));
  FDCE \csr_reg[mtval][6] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][6]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [6]));
  FDCE \csr_reg[mtval][7] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][7]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [7]));
  FDCE \csr_reg[mtval][8] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][8]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [8]));
  FDCE \csr_reg[mtval][9] 
       (.C(clk),
        .CE(\csr[mtval] ),
        .CLR(rstn_sys),
        .D(\csr[mtval][9]_i_1_n_0 ),
        .Q(\csr_reg[mtval] [9]));
  FDCE \csr_reg[mtvec][0] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][0] ));
  FDCE \csr_reg[mtvec][10] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][10]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][10] ));
  FDCE \csr_reg[mtvec][11] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mei]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][11] ));
  FDCE \csr_reg[mtvec][12] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][12]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][12] ));
  FDCE \csr_reg[mtvec][13] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][13]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][13] ));
  FDCE \csr_reg[mtvec][14] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][14]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][14] ));
  FDCE \csr_reg[mtvec][15] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][15]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][15] ));
  FDCE \csr_reg[mtvec][16] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][0]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][16] ));
  FDCE \csr_reg[mtvec][17] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][1]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][17] ));
  FDCE \csr_reg[mtvec][18] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][18] ));
  FDCE \csr_reg[mtvec][19] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][19] ));
  FDCE \csr_reg[mtvec][20] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][20] ));
  FDCE \csr_reg[mtvec][21] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][21] ));
  FDCE \csr_reg[mtvec][22] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][22] ));
  FDCE \csr_reg[mtvec][23] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][7]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][23] ));
  FDCE \csr_reg[mtvec][24] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][8]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][24] ));
  FDCE \csr_reg[mtvec][25] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][9]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][25] ));
  FDCE \csr_reg[mtvec][26] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][10]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][26] ));
  FDCE \csr_reg[mtvec][27] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][11]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][27] ));
  FDCE \csr_reg[mtvec][28] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][12]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][28] ));
  FDCE \csr_reg[mtvec][29] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][13]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][29] ));
  FDCE \csr_reg[mtvec][2] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][2]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][2] ));
  FDCE \csr_reg[mtvec][30] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][14]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][30] ));
  FDCE \csr_reg[mtvec][31] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_firq][15]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][31] ));
  FDCE \csr_reg[mtvec][3] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][3]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][3] ));
  FDCE \csr_reg[mtvec][4] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][4]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][4] ));
  FDCE \csr_reg[mtvec][5] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][5]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][5] ));
  FDCE \csr_reg[mtvec][6] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][6]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][6] ));
  FDCE \csr_reg[mtvec][7] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mie_mti]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][7] ));
  FDCE \csr_reg[mtvec][8] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][8]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][8] ));
  FDCE \csr_reg[mtvec][9] 
       (.C(clk),
        .CE(\csr[mtvec][31]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\csr[mtvec][9]_i_1_n_0 ),
        .Q(\csr_reg[mtvec_n_0_][9] ));
  FDCE \csr_reg[rdata][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][0]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [0]));
  FDCE \csr_reg[rdata][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][10]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [10]));
  FDCE \csr_reg[rdata][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][11]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [11]));
  FDCE \csr_reg[rdata][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][12]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [12]));
  FDCE \csr_reg[rdata][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][13]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [13]));
  FDCE \csr_reg[rdata][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][14]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [14]));
  FDCE \csr_reg[rdata][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][15]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [15]));
  FDCE \csr_reg[rdata][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][16]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [16]));
  FDCE \csr_reg[rdata][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][17]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [17]));
  FDCE \csr_reg[rdata][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][18]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [18]));
  FDCE \csr_reg[rdata][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][19]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [19]));
  FDCE \csr_reg[rdata][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][1]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [1]));
  MUXF7 \csr_reg[rdata][1]_i_2 
       (.I0(\csr[rdata][1]_i_4_n_0 ),
        .I1(\csr[rdata][1]_i_5_n_0 ),
        .O(\csr_reg[rdata][1]_i_2_n_0 ),
        .S(Q[3]));
  FDCE \csr_reg[rdata][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][20]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [20]));
  FDCE \csr_reg[rdata][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][21]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [21]));
  FDCE \csr_reg[rdata][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][22]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [22]));
  FDCE \csr_reg[rdata][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][23]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [23]));
  FDCE \csr_reg[rdata][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][24]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [24]));
  FDCE \csr_reg[rdata][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][25]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [25]));
  FDCE \csr_reg[rdata][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][26]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [26]));
  FDCE \csr_reg[rdata][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][27]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [27]));
  FDCE \csr_reg[rdata][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][28]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [28]));
  FDCE \csr_reg[rdata][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][29]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [29]));
  FDCE \csr_reg[rdata][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][2]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [2]));
  FDCE \csr_reg[rdata][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][30]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [30]));
  FDCE \csr_reg[rdata][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][31]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [31]));
  FDCE \csr_reg[rdata][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][3]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [3]));
  FDCE \csr_reg[rdata][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][4]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [4]));
  FDCE \csr_reg[rdata][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][5]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [5]));
  FDCE \csr_reg[rdata][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][6]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [6]));
  FDCE \csr_reg[rdata][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][7]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [7]));
  FDCE \csr_reg[rdata][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][8]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [8]));
  FDCE \csr_reg[rdata][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[rdata][9]_i_1_n_0 ),
        .Q(\csr_reg[rdata][31]_0 [9]));
  FDCE \csr_reg[re] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr[re_nxt] ),
        .Q(\csr_reg[re]__0 ));
  FDCE \csr_reg[we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\csr_reg[we]0 ),
        .Q(\csr_reg[we_n_0_] ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \ctrl[alu_cp_trig][0]_i_1 
       (.I0(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(\ctrl[alu_cp_trig][0]_i_2_n_0 ),
        .O(\ctrl_nxt[alu_cp_trig] [0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFF6D)) 
    \ctrl[alu_cp_trig][0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[alu_cp_trig][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080080080)) 
    \ctrl[alu_cp_trig][1]_i_1 
       (.I0(\ctrl[alu_cp_trig][1]_i_2_n_0 ),
        .I1(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .I5(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl_nxt[alu_cp_trig] [1]));
  LUT6 #(
    .INIT(64'h0000000800080008)) 
    \ctrl[alu_cp_trig][1]_i_2 
       (.I0(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl[alu_cp_trig][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ctrl[alu_cp_trig][1]_i_3 
       (.I0(\ctrl[alu_cp_trig][1]_i_4_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][25] ),
        .I5(\ctrl[alu_cp_trig][1]_i_5_n_0 ),
        .O(\ctrl[alu_cp_trig][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[alu_cp_trig][1]_i_4 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .O(\ctrl[alu_cp_trig][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[alu_cp_trig][1]_i_5 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .O(\ctrl[alu_cp_trig][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00AA002AAAAAAA2A)) 
    \ctrl[alu_op][0]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(Q[0]),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_op] [0]));
  LUT6 #(
    .INIT(64'h5555555557555555)) 
    \ctrl[alu_op][1]_i_1 
       (.I0(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I4(\ctrl[alu_op][1]_i_2_n_0 ),
        .I5(\ctrl_reg[alu_op][1]_1 ),
        .O(\ctrl_nxt[alu_op] [1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[alu_op][1]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .O(\ctrl[alu_op][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA080000AA08)) 
    \ctrl[alu_op][2]_i_1 
       (.I0(\ctrl[alu_op][2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_op] [2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ctrl[alu_op][2]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_op][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00108008)) 
    \ctrl[alu_opa_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl_nxt[alu_opa_mux] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h1011E501)) 
    \ctrl[alu_opb_mux]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl_nxt[alu_opb_mux] ));
  LUT6 #(
    .INIT(64'h080A080808080808)) 
    \ctrl[alu_sub]_i_1 
       (.I0(\ctrl[alu_sub]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(Q[0]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl_nxt[alu_sub] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \ctrl[alu_sub]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\ctrl[alu_sub]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ctrl[alu_unsigned]_i_1 
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .O(\ctrl_nxt[alu_unsigned] ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ctrl[lsu_req]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\ctrl_nxt[lsu_req] ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \ctrl[rf_wb_en]_i_1 
       (.I0(\ctrl[rf_wb_en]_i_2_n_0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_4_n_0 ),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I4(\ctrl[rf_wb_en]_i_3_n_0 ),
        .O(\ctrl_nxt[rf_wb_en] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \ctrl[rf_wb_en]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [0]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .O(\ctrl[rf_wb_en]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEFEFFEEEE)) 
    \ctrl[rf_wb_en]_i_3 
       (.I0(\ctrl[rf_wb_en]_i_4_n_0 ),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .I5(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .O(\ctrl[rf_wb_en]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8000000)) 
    \ctrl[rf_wb_en]_i_4 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\FSM_sequential_execute_engine[state][1]_i_4_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_6_n_0 ),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\ctrl[rf_wb_en]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \ctrl[rf_zero_we]_i_1 
       (.I0(\execute_engine_reg[state] [2]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\ctrl_nxt[rf_zero_we] ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[11]),
        .O(\ctrl[rs2_abs][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[10]),
        .O(\ctrl[rs2_abs][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[9]),
        .O(\ctrl[rs2_abs][11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][11]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[8]),
        .O(\ctrl[rs2_abs][11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[15]),
        .O(\ctrl[rs2_abs][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[14]),
        .O(\ctrl[rs2_abs][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[13]),
        .O(\ctrl[rs2_abs][15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][15]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[12]),
        .O(\ctrl[rs2_abs][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[19]),
        .O(\ctrl[rs2_abs][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[18]),
        .O(\ctrl[rs2_abs][19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[17]),
        .O(\ctrl[rs2_abs][19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][19]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[16]),
        .O(\ctrl[rs2_abs][19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[23]),
        .O(\ctrl[rs2_abs][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[22]),
        .O(\ctrl[rs2_abs][23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[21]),
        .O(\ctrl[rs2_abs][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][23]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[20]),
        .O(\ctrl[rs2_abs][23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[27]),
        .O(\ctrl[rs2_abs][27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[26]),
        .O(\ctrl[rs2_abs][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[25]),
        .O(\ctrl[rs2_abs][27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][27]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[24]),
        .O(\ctrl[rs2_abs][27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAD00)) 
    \ctrl[rs2_abs][31]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\execute_engine_reg[ir][14]_rep_0 ),
        .I3(DOBDO[31]),
        .O(\ctrl[rs2_abs][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[30]),
        .O(\ctrl[rs2_abs][31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[29]),
        .O(\ctrl[rs2_abs][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][31]_i_6 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(DOBDO[28]),
        .O(\ctrl[rs2_abs][31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0288)) 
    \ctrl[rs2_abs][3]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .O(\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[3]),
        .O(\ctrl[rs2_abs][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[2]),
        .O(\ctrl[rs2_abs][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][3]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[1]),
        .O(\ctrl[rs2_abs][3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_2 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[7]),
        .O(\ctrl[rs2_abs][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_3 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[6]),
        .O(\ctrl[rs2_abs][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_4 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[5]),
        .O(\ctrl[rs2_abs][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFD770288)) 
    \ctrl[rs2_abs][7]_i_5 
       (.I0(DOBDO[31]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .I4(DOBDO[4]),
        .O(\ctrl[rs2_abs][7]_i_5_n_0 ));
  FDCE \ctrl_reg[alu_cp_trig][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [0]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [0]));
  FDCE \ctrl_reg[alu_cp_trig][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_cp_trig] [1]),
        .Q(\ctrl_reg[alu_cp_trig][1]_0 [1]));
  FDCE \ctrl_reg[alu_op][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [0]),
        .Q(\ctrl_reg[alu_op][2]_0 [0]));
  FDCE \ctrl_reg[alu_op][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [1]),
        .Q(\ctrl_reg[alu_op][2]_0 [1]));
  FDCE \ctrl_reg[alu_op][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_op] [2]),
        .Q(\ctrl_reg[alu_op][2]_0 [2]));
  FDCE \ctrl_reg[alu_opa_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opa_mux] ),
        .Q(\ctrl[alu_opa_mux] ));
  FDCE \ctrl_reg[alu_opb_mux] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_opb_mux] ),
        .Q(\ctrl[alu_opb_mux] ));
  FDCE \ctrl_reg[alu_sub] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_sub] ),
        .Q(\ctrl[alu_sub] ));
  FDCE \ctrl_reg[alu_unsigned] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[alu_unsigned] ),
        .Q(\ctrl[alu_unsigned] ));
  FDCE \ctrl_reg[lsu_req] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[lsu_req] ),
        .Q(\ctrl_o[lsu_req] ));
  FDCE \ctrl_reg[lsu_rw] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][5] ),
        .Q(\ctrl[lsu_rw] ));
  FDCE \ctrl_reg[rf_wb_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_wb_en] ),
        .Q(\ctrl_reg[rf_wb_en]__0 ));
  FDCE \ctrl_reg[rf_zero_we] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\ctrl_nxt[rf_zero_we] ),
        .Q(\ctrl[rf_zero_we] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][11]_i_1 
       (.CI(\ctrl_reg[rs2_abs][7]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][11]_i_1_n_0 ,\ctrl_reg[rs2_abs][11]_i_1_n_1 ,\ctrl_reg[rs2_abs][11]_i_1_n_2 ,\ctrl_reg[rs2_abs][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [11:8]),
        .S({\ctrl[rs2_abs][11]_i_2_n_0 ,\ctrl[rs2_abs][11]_i_3_n_0 ,\ctrl[rs2_abs][11]_i_4_n_0 ,\ctrl[rs2_abs][11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][15]_i_1 
       (.CI(\ctrl_reg[rs2_abs][11]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][15]_i_1_n_0 ,\ctrl_reg[rs2_abs][15]_i_1_n_1 ,\ctrl_reg[rs2_abs][15]_i_1_n_2 ,\ctrl_reg[rs2_abs][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [15:12]),
        .S({\ctrl[rs2_abs][15]_i_2_n_0 ,\ctrl[rs2_abs][15]_i_3_n_0 ,\ctrl[rs2_abs][15]_i_4_n_0 ,\ctrl[rs2_abs][15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][19]_i_1 
       (.CI(\ctrl_reg[rs2_abs][15]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][19]_i_1_n_0 ,\ctrl_reg[rs2_abs][19]_i_1_n_1 ,\ctrl_reg[rs2_abs][19]_i_1_n_2 ,\ctrl_reg[rs2_abs][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [19:16]),
        .S({\ctrl[rs2_abs][19]_i_2_n_0 ,\ctrl[rs2_abs][19]_i_3_n_0 ,\ctrl[rs2_abs][19]_i_4_n_0 ,\ctrl[rs2_abs][19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][23]_i_1 
       (.CI(\ctrl_reg[rs2_abs][19]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][23]_i_1_n_0 ,\ctrl_reg[rs2_abs][23]_i_1_n_1 ,\ctrl_reg[rs2_abs][23]_i_1_n_2 ,\ctrl_reg[rs2_abs][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [23:20]),
        .S({\ctrl[rs2_abs][23]_i_2_n_0 ,\ctrl[rs2_abs][23]_i_3_n_0 ,\ctrl[rs2_abs][23]_i_4_n_0 ,\ctrl[rs2_abs][23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][27]_i_1 
       (.CI(\ctrl_reg[rs2_abs][23]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][27]_i_1_n_0 ,\ctrl_reg[rs2_abs][27]_i_1_n_1 ,\ctrl_reg[rs2_abs][27]_i_1_n_2 ,\ctrl_reg[rs2_abs][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [27:24]),
        .S({\ctrl[rs2_abs][27]_i_2_n_0 ,\ctrl[rs2_abs][27]_i_3_n_0 ,\ctrl[rs2_abs][27]_i_4_n_0 ,\ctrl[rs2_abs][27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][31]_i_2 
       (.CI(\ctrl_reg[rs2_abs][27]_i_1_n_0 ),
        .CO({\NLW_ctrl_reg[rs2_abs][31]_i_2_CO_UNCONNECTED [3],\ctrl_reg[rs2_abs][31]_i_2_n_1 ,\ctrl_reg[rs2_abs][31]_i_2_n_2 ,\ctrl_reg[rs2_abs][31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [31:28]),
        .S({\ctrl[rs2_abs][31]_i_3_n_0 ,\ctrl[rs2_abs][31]_i_4_n_0 ,\ctrl[rs2_abs][31]_i_5_n_0 ,\ctrl[rs2_abs][31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][3]_i_1 
       (.CI(1'b0),
        .CO({\ctrl_reg[rs2_abs][3]_i_1_n_0 ,\ctrl_reg[rs2_abs][3]_i_1_n_1 ,\ctrl_reg[rs2_abs][3]_i_1_n_2 ,\ctrl_reg[rs2_abs][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[rs2_abs]1 }),
        .O(\execute_engine_reg[ir][12]_3 [3:0]),
        .S({\ctrl[rs2_abs][3]_i_3_n_0 ,\ctrl[rs2_abs][3]_i_4_n_0 ,\ctrl[rs2_abs][3]_i_5_n_0 ,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ctrl_reg[rs2_abs][7]_i_1 
       (.CI(\ctrl_reg[rs2_abs][3]_i_1_n_0 ),
        .CO({\ctrl_reg[rs2_abs][7]_i_1_n_0 ,\ctrl_reg[rs2_abs][7]_i_1_n_1 ,\ctrl_reg[rs2_abs][7]_i_1_n_2 ,\ctrl_reg[rs2_abs][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\execute_engine_reg[ir][12]_3 [7:4]),
        .S({\ctrl[rs2_abs][7]_i_2_n_0 ,\ctrl[rs2_abs][7]_i_3_n_0 ,\ctrl[rs2_abs][7]_i_4_n_0 ,\ctrl[rs2_abs][7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'hBF80)) 
    \divider_core_serial.div[quotient][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\execute_engine_reg[ir][14]_rep_0 ),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I3(CO),
        .O(\register_file_fpga.reg_file_reg [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [9]),
        .O(\register_file_fpga.reg_file_reg [10]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [10]),
        .O(\register_file_fpga.reg_file_reg [11]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [11]),
        .O(\register_file_fpga.reg_file_reg [12]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [12]),
        .O(\register_file_fpga.reg_file_reg [13]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [13]),
        .O(\register_file_fpga.reg_file_reg [14]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [14]),
        .O(\register_file_fpga.reg_file_reg [15]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][16] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [15]),
        .O(\register_file_fpga.reg_file_reg [16]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [16]),
        .O(\register_file_fpga.reg_file_reg [17]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [17]),
        .O(\register_file_fpga.reg_file_reg [18]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [18]),
        .O(\register_file_fpga.reg_file_reg [19]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [0]),
        .O(\register_file_fpga.reg_file_reg [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][20] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [19]),
        .O(\register_file_fpga.reg_file_reg [20]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [20]),
        .O(\register_file_fpga.reg_file_reg [21]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [21]),
        .O(\register_file_fpga.reg_file_reg [22]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [22]),
        .O(\register_file_fpga.reg_file_reg [23]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][24] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [23]),
        .O(\register_file_fpga.reg_file_reg [24]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [24]),
        .O(\register_file_fpga.reg_file_reg [25]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [25]),
        .O(\register_file_fpga.reg_file_reg [26]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [26]),
        .O(\register_file_fpga.reg_file_reg [27]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][28] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [27]),
        .O(\register_file_fpga.reg_file_reg [28]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [28]),
        .O(\register_file_fpga.reg_file_reg [29]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [1]),
        .O(\register_file_fpga.reg_file_reg [2]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [29]),
        .O(\register_file_fpga.reg_file_reg [30]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(O[2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [30]),
        .O(\register_file_fpga.reg_file_reg [31]));
  LUT4 #(
    .INIT(16'hE1FF)) 
    \divider_core_serial.div[quotient][31]_i_3 
       (.I0(\execute_engine_reg[ir][14]_rep_0 ),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .I3(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [2]),
        .O(\register_file_fpga.reg_file_reg [3]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][4] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [3]),
        .O(\register_file_fpga.reg_file_reg [4]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [4]),
        .O(\register_file_fpga.reg_file_reg [5]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [1]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [5]),
        .O(\register_file_fpga.reg_file_reg [6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [2]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [6]),
        .O(\register_file_fpga.reg_file_reg [7]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][8] [3]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [7]),
        .O(\register_file_fpga.reg_file_reg [8]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \divider_core_serial.div[quotient][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\divider_core_serial.div[quotient][31]_i_3_n_0 ),
        .I2(\divider_core_serial.div_reg[quotient][12] [0]),
        .I3(\execute_engine_reg[ir][14]_rep_0 ),
        .I4(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I5(\divider_core_serial.div_reg[quotient][31] [8]),
        .O(\register_file_fpga.reg_file_reg [9]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \execute_engine[ir][31]_i_3 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\execute_engine_reg[state] [1]),
        .O(\execute_engine[ir][31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \execute_engine[link_pc][31]_i_1 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .O(\execute_engine[link_pc] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][10]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][10] ),
        .I1(in34[10]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[10]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[10]),
        .O(\execute_engine[next_pc][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][11]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][11] ),
        .I1(in34[11]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[11]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[11]),
        .O(\execute_engine[next_pc][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][12]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][12] ),
        .I1(in34[12]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[12]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[12]),
        .O(\execute_engine[next_pc][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][13]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][13] ),
        .I1(in34[13]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[13]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[13]),
        .O(\execute_engine[next_pc][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][14]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][14] ),
        .I1(in34[14]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[14]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[14]),
        .O(\execute_engine[next_pc][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][15]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][15] ),
        .I1(in34[15]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[15]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[15]),
        .O(\execute_engine[next_pc][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][16]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][16] ),
        .I1(in34[16]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[16]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[16]),
        .O(\execute_engine[next_pc][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][17]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][17] ),
        .I1(in34[17]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[17]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[17]),
        .O(\execute_engine[next_pc][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][18]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][18] ),
        .I1(in34[18]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[18]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[18]),
        .O(\execute_engine[next_pc][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][19]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][19] ),
        .I1(in34[19]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[19]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[19]),
        .O(\execute_engine[next_pc][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB3BF333C808C000)) 
    \execute_engine[next_pc][1]_i_1 
       (.I0(in34[1]),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(in32[1]),
        .O(\execute_engine[next_pc][1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \execute_engine[next_pc][1]_i_3 
       (.I0(curr_pc[2]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \execute_engine[next_pc][1]_i_4 
       (.I0(curr_pc[1]),
        .I1(\execute_engine_reg[is_ci_n_0_] ),
        .O(\execute_engine[next_pc][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][20]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][20] ),
        .I1(in34[20]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[20]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[20]),
        .O(\execute_engine[next_pc][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][21]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][21] ),
        .I1(in34[21]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[21]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[21]),
        .O(\execute_engine[next_pc][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][22]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][22] ),
        .I1(in34[22]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[22]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[22]),
        .O(\execute_engine[next_pc][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][23]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][23] ),
        .I1(in34[23]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[23]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[23]),
        .O(\execute_engine[next_pc][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][24]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][24] ),
        .I1(in34[24]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[24]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[24]),
        .O(\execute_engine[next_pc][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][25]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][25] ),
        .I1(in34[25]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[25]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[25]),
        .O(\execute_engine[next_pc][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][26]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][26] ),
        .I1(in34[26]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[26]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[26]),
        .O(\execute_engine[next_pc][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][27]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][27] ),
        .I1(in34[27]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[27]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[27]),
        .O(\execute_engine[next_pc][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][28]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][28] ),
        .I1(in34[28]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[28]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[28]),
        .O(\execute_engine[next_pc][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][29]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][29] ),
        .I1(in34[29]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[29]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[29]),
        .O(\execute_engine[next_pc][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][2]_i_1 
       (.I0(\execute_engine[next_pc][2]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[2]),
        .I4(in32[2]),
        .O(\execute_engine[next_pc][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][2]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][0] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][2] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[2]),
        .O(\execute_engine[next_pc][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][30]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][30] ),
        .I1(in34[30]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[30]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[30]),
        .O(\execute_engine[next_pc][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0101D050)) 
    \execute_engine[next_pc][31]_i_1 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\FSM_sequential_execute_engine[state][1]_i_3_n_0 ),
        .I4(\execute_engine_reg[state] [2]),
        .O(\execute_engine[next_pc] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][31]_i_2 
       (.I0(\csr_reg[mtvec_n_0_][31] ),
        .I1(in34[31]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[31]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[31]),
        .O(\execute_engine[next_pc][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \execute_engine[next_pc][31]_i_4 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .O(\execute_engine[next_pc][31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \execute_engine[next_pc][31]_i_5 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [1]),
        .I2(\execute_engine_reg[state] [0]),
        .O(\execute_engine[next_pc][31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][3]_i_1 
       (.I0(\execute_engine[next_pc][3]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[3]),
        .I4(in32[3]),
        .O(\execute_engine[next_pc][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][3]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][1] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][3] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[3]),
        .O(\execute_engine[next_pc][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][4]_i_1 
       (.I0(\execute_engine[next_pc][4]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[4]),
        .I4(in32[4]),
        .O(\execute_engine[next_pc][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][4]_i_2 
       (.I0(p_1_in15_in),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][4] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[4]),
        .O(\execute_engine[next_pc][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][5]_i_1 
       (.I0(\execute_engine[next_pc][5]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[5]),
        .I4(in32[5]),
        .O(\execute_engine[next_pc][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][5]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][3] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][5] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[5]),
        .O(\execute_engine[next_pc][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFB3BC808)) 
    \execute_engine[next_pc][6]_i_1 
       (.I0(\execute_engine[next_pc][6]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(alu_add[6]),
        .I4(in32[6]),
        .O(\execute_engine[next_pc][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \execute_engine[next_pc][6]_i_2 
       (.I0(\trap_ctrl_reg[cause_n_0_][4] ),
        .I1(p_0_in120_in),
        .I2(\csr_reg[mtvec_n_0_][0] ),
        .I3(\csr_reg[mtvec_n_0_][6] ),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in34[6]),
        .O(\execute_engine[next_pc][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][7]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][7] ),
        .I1(in34[7]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[7]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[7]),
        .O(\execute_engine[next_pc][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][8]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][8] ),
        .I1(in34[8]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[8]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[8]),
        .O(\execute_engine[next_pc][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[next_pc][9]_i_1 
       (.I0(\csr_reg[mtvec_n_0_][9] ),
        .I1(in34[9]),
        .I2(\execute_engine[next_pc][31]_i_4_n_0 ),
        .I3(alu_add[9]),
        .I4(\execute_engine[next_pc][31]_i_5_n_0 ),
        .I5(in32[9]),
        .O(\execute_engine[next_pc][9]_i_1_n_0 ));
  FDCE \execute_engine_reg[ir][0] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_59 ),
        .Q(\execute_engine_reg[ir_n_0_][0] ));
  FDCE \execute_engine_reg[ir][10] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_49 ),
        .Q(\ctrl[rf_rd] [3]));
  FDCE \execute_engine_reg[ir][11] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_48 ),
        .Q(\ctrl[rf_rd] [4]));
  FDCE \execute_engine_reg[ir][12] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_47 ),
        .Q(Q[0]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][13]" *) 
  FDCE \execute_engine_reg[ir][13] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_46 ),
        .Q(Q[1]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][13]" *) 
  FDCE \execute_engine_reg[ir][13]_rep 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_63 ),
        .Q(\execute_engine_reg[ir][13]_rep_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][13]" *) 
  FDCE \execute_engine_reg[ir][13]_rep__0 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_64 ),
        .Q(\execute_engine_reg[ir][13]_rep__0_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_45 ),
        .Q(Q[2]));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_61 ),
        .Q(\execute_engine_reg[ir][14]_rep_0 ));
  (* ORIG_CELL_NAME = "execute_engine_reg[ir][14]" *) 
  FDCE \execute_engine_reg[ir][14]_rep__0 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_62 ),
        .Q(\execute_engine_reg[ir][14]_rep__0_0 ));
  FDCE \execute_engine_reg[ir][15] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_44 ),
        .Q(\ctrl[rf_rs1] [0]));
  FDCE \execute_engine_reg[ir][16] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_43 ),
        .Q(\ctrl[rf_rs1] [1]));
  FDCE \execute_engine_reg[ir][17] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_42 ),
        .Q(\ctrl[rf_rs1] [2]));
  FDCE \execute_engine_reg[ir][18] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_41 ),
        .Q(\ctrl[rf_rs1] [3]));
  FDCE \execute_engine_reg[ir][19] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_40 ),
        .Q(\ctrl[rf_rs1] [4]));
  FDCE \execute_engine_reg[ir][1] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_58 ),
        .Q(\execute_engine_reg[ir_n_0_][1] ));
  FDCE \execute_engine_reg[ir][20] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_39 ),
        .Q(Q[3]));
  FDCE \execute_engine_reg[ir][21] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_38 ),
        .Q(Q[4]));
  FDCE \execute_engine_reg[ir][22] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_37 ),
        .Q(Q[5]));
  FDCE \execute_engine_reg[ir][23] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_36 ),
        .Q(Q[6]));
  FDCE \execute_engine_reg[ir][24] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_35 ),
        .Q(Q[7]));
  FDCE \execute_engine_reg[ir][25] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_34 ),
        .Q(\execute_engine_reg[ir_n_0_][25] ));
  FDCE \execute_engine_reg[ir][26] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_33 ),
        .Q(\execute_engine_reg[ir_n_0_][26] ));
  FDCE \execute_engine_reg[ir][27] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_32 ),
        .Q(\execute_engine_reg[ir_n_0_][27] ));
  FDCE \execute_engine_reg[ir][28] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_31 ),
        .Q(\execute_engine_reg[ir_n_0_][28] ));
  FDCE \execute_engine_reg[ir][29] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_30 ),
        .Q(\execute_engine_reg[ir_n_0_][29] ));
  FDCE \execute_engine_reg[ir][2] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_57 ),
        .Q(\execute_engine_reg[ir_n_0_][2] ));
  FDCE \execute_engine_reg[ir][30] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_29 ),
        .Q(\ctrl[ir_funct12] ));
  FDCE \execute_engine_reg[ir][31] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_28 ),
        .Q(\execute_engine_reg[ir_n_0_][31] ));
  FDCE \execute_engine_reg[ir][3] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_56 ),
        .Q(\execute_engine_reg[ir_n_0_][3] ));
  FDCE \execute_engine_reg[ir][4] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_55 ),
        .Q(\execute_engine_reg[ir_n_0_][4] ));
  FDCE \execute_engine_reg[ir][5] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_54 ),
        .Q(\execute_engine_reg[ir_n_0_][5] ));
  FDCE \execute_engine_reg[ir][6] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_53 ),
        .Q(\execute_engine_reg[ir_n_0_][6] ));
  FDCE \execute_engine_reg[ir][7] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_52 ),
        .Q(\ctrl[rf_rd] [0]));
  FDCE \execute_engine_reg[ir][8] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_51 ),
        .Q(\ctrl[rf_rd] [1]));
  FDCE \execute_engine_reg[ir][9] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_50 ),
        .Q(\ctrl[rf_rd] [2]));
  FDCE \execute_engine_reg[is_ci] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__1),
        .Q(\execute_engine_reg[is_ci_n_0_] ));
  FDCE \execute_engine_reg[link_pc][10] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[10]),
        .Q(\execute_engine_reg[link_pc][31]_0 [9]));
  FDCE \execute_engine_reg[link_pc][11] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[11]),
        .Q(\execute_engine_reg[link_pc][31]_0 [10]));
  FDCE \execute_engine_reg[link_pc][12] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[12]),
        .Q(\execute_engine_reg[link_pc][31]_0 [11]));
  FDCE \execute_engine_reg[link_pc][13] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[13]),
        .Q(\execute_engine_reg[link_pc][31]_0 [12]));
  FDCE \execute_engine_reg[link_pc][14] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[14]),
        .Q(\execute_engine_reg[link_pc][31]_0 [13]));
  FDCE \execute_engine_reg[link_pc][15] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[15]),
        .Q(\execute_engine_reg[link_pc][31]_0 [14]));
  FDCE \execute_engine_reg[link_pc][16] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[16]),
        .Q(\execute_engine_reg[link_pc][31]_0 [15]));
  FDCE \execute_engine_reg[link_pc][17] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[17]),
        .Q(\execute_engine_reg[link_pc][31]_0 [16]));
  FDCE \execute_engine_reg[link_pc][18] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[18]),
        .Q(\execute_engine_reg[link_pc][31]_0 [17]));
  FDCE \execute_engine_reg[link_pc][19] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[19]),
        .Q(\execute_engine_reg[link_pc][31]_0 [18]));
  FDCE \execute_engine_reg[link_pc][1] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(\execute_engine_reg[link_pc][31]_0 [0]));
  FDCE \execute_engine_reg[link_pc][20] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[20]),
        .Q(\execute_engine_reg[link_pc][31]_0 [19]));
  FDCE \execute_engine_reg[link_pc][21] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[21]),
        .Q(\execute_engine_reg[link_pc][31]_0 [20]));
  FDCE \execute_engine_reg[link_pc][22] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[22]),
        .Q(\execute_engine_reg[link_pc][31]_0 [21]));
  FDCE \execute_engine_reg[link_pc][23] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[23]),
        .Q(\execute_engine_reg[link_pc][31]_0 [22]));
  FDCE \execute_engine_reg[link_pc][24] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[24]),
        .Q(\execute_engine_reg[link_pc][31]_0 [23]));
  FDCE \execute_engine_reg[link_pc][25] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[25]),
        .Q(\execute_engine_reg[link_pc][31]_0 [24]));
  FDCE \execute_engine_reg[link_pc][26] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[26]),
        .Q(\execute_engine_reg[link_pc][31]_0 [25]));
  FDCE \execute_engine_reg[link_pc][27] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[27]),
        .Q(\execute_engine_reg[link_pc][31]_0 [26]));
  FDCE \execute_engine_reg[link_pc][28] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[28]),
        .Q(\execute_engine_reg[link_pc][31]_0 [27]));
  FDCE \execute_engine_reg[link_pc][29] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[29]),
        .Q(\execute_engine_reg[link_pc][31]_0 [28]));
  FDCE \execute_engine_reg[link_pc][2] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[2]),
        .Q(\execute_engine_reg[link_pc][31]_0 [1]));
  FDCE \execute_engine_reg[link_pc][30] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[30]),
        .Q(\execute_engine_reg[link_pc][31]_0 [29]));
  FDCE \execute_engine_reg[link_pc][31] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[31]),
        .Q(\execute_engine_reg[link_pc][31]_0 [30]));
  FDCE \execute_engine_reg[link_pc][3] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[3]),
        .Q(\execute_engine_reg[link_pc][31]_0 [2]));
  FDCE \execute_engine_reg[link_pc][4] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[4]),
        .Q(\execute_engine_reg[link_pc][31]_0 [3]));
  FDCE \execute_engine_reg[link_pc][5] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[5]),
        .Q(\execute_engine_reg[link_pc][31]_0 [4]));
  FDCE \execute_engine_reg[link_pc][6] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[6]),
        .Q(\execute_engine_reg[link_pc][31]_0 [5]));
  FDCE \execute_engine_reg[link_pc][7] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[7]),
        .Q(\execute_engine_reg[link_pc][31]_0 [6]));
  FDCE \execute_engine_reg[link_pc][8] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[8]),
        .Q(\execute_engine_reg[link_pc][31]_0 [7]));
  FDCE \execute_engine_reg[link_pc][9] 
       (.C(clk),
        .CE(\execute_engine[link_pc] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[9]),
        .Q(\execute_engine_reg[link_pc][31]_0 [8]));
  FDCE \execute_engine_reg[next_pc][10] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][10]_i_1_n_0 ),
        .Q(p_0_in__0[10]));
  FDCE \execute_engine_reg[next_pc][11] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][11]_i_1_n_0 ),
        .Q(p_0_in__0[11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][11]_i_2 
       (.CI(\execute_engine_reg[next_pc][7]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][11]_i_2_n_0 ,\execute_engine_reg[next_pc][11]_i_2_n_1 ,\execute_engine_reg[next_pc][11]_i_2_n_2 ,\execute_engine_reg[next_pc][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[11:8]),
        .S(curr_pc[11:8]));
  FDCE \execute_engine_reg[next_pc][12] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][12]_i_1_n_0 ),
        .Q(p_0_in__0[12]));
  FDCE \execute_engine_reg[next_pc][13] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][13]_i_1_n_0 ),
        .Q(p_0_in__0[13]));
  FDCE \execute_engine_reg[next_pc][14] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][14]_i_1_n_0 ),
        .Q(p_0_in__0[14]));
  FDCE \execute_engine_reg[next_pc][15] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][15]_i_1_n_0 ),
        .Q(p_0_in__0[15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][15]_i_2 
       (.CI(\execute_engine_reg[next_pc][11]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][15]_i_2_n_0 ,\execute_engine_reg[next_pc][15]_i_2_n_1 ,\execute_engine_reg[next_pc][15]_i_2_n_2 ,\execute_engine_reg[next_pc][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[15:12]),
        .S(curr_pc[15:12]));
  FDCE \execute_engine_reg[next_pc][16] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][16]_i_1_n_0 ),
        .Q(p_0_in__0[16]));
  FDCE \execute_engine_reg[next_pc][17] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][17]_i_1_n_0 ),
        .Q(p_0_in__0[17]));
  FDCE \execute_engine_reg[next_pc][18] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][18]_i_1_n_0 ),
        .Q(p_0_in__0[18]));
  FDCE \execute_engine_reg[next_pc][19] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][19]_i_1_n_0 ),
        .Q(p_0_in__0[19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][19]_i_2 
       (.CI(\execute_engine_reg[next_pc][15]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][19]_i_2_n_0 ,\execute_engine_reg[next_pc][19]_i_2_n_1 ,\execute_engine_reg[next_pc][19]_i_2_n_2 ,\execute_engine_reg[next_pc][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[19:16]),
        .S(curr_pc[19:16]));
  FDCE \execute_engine_reg[next_pc][1] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][1]_i_1_n_0 ),
        .Q(p_0_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][1]_i_2 
       (.CI(1'b0),
        .CO({\execute_engine_reg[next_pc][1]_i_2_n_0 ,\execute_engine_reg[next_pc][1]_i_2_n_1 ,\execute_engine_reg[next_pc][1]_i_2_n_2 ,\execute_engine_reg[next_pc][1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,curr_pc[2:1],1'b0}),
        .O({in34[3:1],\NLW_execute_engine_reg[next_pc][1]_i_2_O_UNCONNECTED [0]}),
        .S({curr_pc[3],\execute_engine[next_pc][1]_i_3_n_0 ,\execute_engine[next_pc][1]_i_4_n_0 ,1'b0}));
  FDCE \execute_engine_reg[next_pc][20] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][20]_i_1_n_0 ),
        .Q(p_0_in__0[20]));
  FDCE \execute_engine_reg[next_pc][21] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][21]_i_1_n_0 ),
        .Q(p_0_in__0[21]));
  FDCE \execute_engine_reg[next_pc][22] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][22]_i_1_n_0 ),
        .Q(p_0_in__0[22]));
  FDCE \execute_engine_reg[next_pc][23] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][23]_i_1_n_0 ),
        .Q(p_0_in__0[23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][23]_i_2 
       (.CI(\execute_engine_reg[next_pc][19]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][23]_i_2_n_0 ,\execute_engine_reg[next_pc][23]_i_2_n_1 ,\execute_engine_reg[next_pc][23]_i_2_n_2 ,\execute_engine_reg[next_pc][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[23:20]),
        .S(curr_pc[23:20]));
  FDCE \execute_engine_reg[next_pc][24] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][24]_i_1_n_0 ),
        .Q(p_0_in__0[24]));
  FDCE \execute_engine_reg[next_pc][25] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][25]_i_1_n_0 ),
        .Q(p_0_in__0[25]));
  FDCE \execute_engine_reg[next_pc][26] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][26]_i_1_n_0 ),
        .Q(p_0_in__0[26]));
  FDCE \execute_engine_reg[next_pc][27] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][27]_i_1_n_0 ),
        .Q(p_0_in__0[27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][27]_i_2 
       (.CI(\execute_engine_reg[next_pc][23]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][27]_i_2_n_0 ,\execute_engine_reg[next_pc][27]_i_2_n_1 ,\execute_engine_reg[next_pc][27]_i_2_n_2 ,\execute_engine_reg[next_pc][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[27:24]),
        .S(curr_pc[27:24]));
  FDCE \execute_engine_reg[next_pc][28] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][28]_i_1_n_0 ),
        .Q(p_0_in__0[28]));
  FDCE \execute_engine_reg[next_pc][29] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][29]_i_1_n_0 ),
        .Q(p_0_in__0[29]));
  FDCE \execute_engine_reg[next_pc][2] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][2]_i_1_n_0 ),
        .Q(p_0_in__0[2]));
  FDCE \execute_engine_reg[next_pc][30] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][30]_i_1_n_0 ),
        .Q(p_0_in__0[30]));
  FDCE \execute_engine_reg[next_pc][31] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][31]_i_2_n_0 ),
        .Q(p_0_in__0[31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][31]_i_3 
       (.CI(\execute_engine_reg[next_pc][27]_i_2_n_0 ),
        .CO({\NLW_execute_engine_reg[next_pc][31]_i_3_CO_UNCONNECTED [3],\execute_engine_reg[next_pc][31]_i_3_n_1 ,\execute_engine_reg[next_pc][31]_i_3_n_2 ,\execute_engine_reg[next_pc][31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[31:28]),
        .S(curr_pc[31:28]));
  FDCE \execute_engine_reg[next_pc][3] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][3]_i_1_n_0 ),
        .Q(p_0_in__0[3]));
  FDCE \execute_engine_reg[next_pc][4] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][4]_i_1_n_0 ),
        .Q(p_0_in__0[4]));
  FDCE \execute_engine_reg[next_pc][5] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][5]_i_1_n_0 ),
        .Q(p_0_in__0[5]));
  FDCE \execute_engine_reg[next_pc][6] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][6]_i_1_n_0 ),
        .Q(p_0_in__0[6]));
  FDCE \execute_engine_reg[next_pc][7] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][7]_i_1_n_0 ),
        .Q(p_0_in__0[7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \execute_engine_reg[next_pc][7]_i_2 
       (.CI(\execute_engine_reg[next_pc][1]_i_2_n_0 ),
        .CO({\execute_engine_reg[next_pc][7]_i_2_n_0 ,\execute_engine_reg[next_pc][7]_i_2_n_1 ,\execute_engine_reg[next_pc][7]_i_2_n_2 ,\execute_engine_reg[next_pc][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in34[7:4]),
        .S(curr_pc[7:4]));
  FDCE \execute_engine_reg[next_pc][8] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][8]_i_1_n_0 ),
        .Q(p_0_in__0[8]));
  FDCE \execute_engine_reg[next_pc][9] 
       (.C(clk),
        .CE(\execute_engine[next_pc] ),
        .CLR(rstn_sys),
        .D(\execute_engine[next_pc][9]_i_1_n_0 ),
        .Q(p_0_in__0[9]));
  FDCE \execute_engine_reg[pc][10] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[10]),
        .Q(curr_pc[10]));
  FDCE \execute_engine_reg[pc][11] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[11]),
        .Q(curr_pc[11]));
  FDCE \execute_engine_reg[pc][12] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[12]),
        .Q(curr_pc[12]));
  FDCE \execute_engine_reg[pc][13] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[13]),
        .Q(curr_pc[13]));
  FDCE \execute_engine_reg[pc][14] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[14]),
        .Q(curr_pc[14]));
  FDCE \execute_engine_reg[pc][15] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[15]),
        .Q(curr_pc[15]));
  FDCE \execute_engine_reg[pc][16] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[16]),
        .Q(curr_pc[16]));
  FDCE \execute_engine_reg[pc][17] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[17]),
        .Q(curr_pc[17]));
  FDCE \execute_engine_reg[pc][18] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[18]),
        .Q(curr_pc[18]));
  FDCE \execute_engine_reg[pc][19] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[19]),
        .Q(curr_pc[19]));
  FDCE \execute_engine_reg[pc][1] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(curr_pc[1]));
  FDCE \execute_engine_reg[pc][20] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[20]),
        .Q(curr_pc[20]));
  FDCE \execute_engine_reg[pc][21] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[21]),
        .Q(curr_pc[21]));
  FDCE \execute_engine_reg[pc][22] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[22]),
        .Q(curr_pc[22]));
  FDCE \execute_engine_reg[pc][23] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[23]),
        .Q(curr_pc[23]));
  FDCE \execute_engine_reg[pc][24] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[24]),
        .Q(curr_pc[24]));
  FDCE \execute_engine_reg[pc][25] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[25]),
        .Q(curr_pc[25]));
  FDCE \execute_engine_reg[pc][26] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[26]),
        .Q(curr_pc[26]));
  FDCE \execute_engine_reg[pc][27] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[27]),
        .Q(curr_pc[27]));
  FDCE \execute_engine_reg[pc][28] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[28]),
        .Q(curr_pc[28]));
  FDCE \execute_engine_reg[pc][29] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[29]),
        .Q(curr_pc[29]));
  FDCE \execute_engine_reg[pc][2] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[2]),
        .Q(curr_pc[2]));
  FDCE \execute_engine_reg[pc][30] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[30]),
        .Q(curr_pc[30]));
  FDCE \execute_engine_reg[pc][31] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[31]),
        .Q(curr_pc[31]));
  FDCE \execute_engine_reg[pc][3] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[3]),
        .Q(curr_pc[3]));
  FDCE \execute_engine_reg[pc][4] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[4]),
        .Q(curr_pc[4]));
  FDCE \execute_engine_reg[pc][5] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[5]),
        .Q(curr_pc[5]));
  FDCE \execute_engine_reg[pc][6] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[6]),
        .Q(curr_pc[6]));
  FDCE \execute_engine_reg[pc][7] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[7]),
        .Q(curr_pc[7]));
  FDCE \execute_engine_reg[pc][8] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[8]),
        .Q(curr_pc[8]));
  FDCE \execute_engine_reg[pc][9] 
       (.C(clk),
        .CE(\execute_engine[ir_nxt] ),
        .CLR(rstn_sys),
        .D(p_0_in__0[9]),
        .Q(curr_pc[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][10]_i_1 
       (.I0(plusOp[10]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[10]),
        .O(\fetch_engine[pc][10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][11]_i_1 
       (.I0(plusOp[11]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[11]),
        .O(\fetch_engine[pc][11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][12]_i_1 
       (.I0(plusOp[12]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[12]),
        .O(\fetch_engine[pc][12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][13]_i_1 
       (.I0(plusOp[13]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[13]),
        .O(\fetch_engine[pc][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][14]_i_1 
       (.I0(plusOp[14]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[14]),
        .O(\fetch_engine[pc][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][15]_i_1 
       (.I0(plusOp[15]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[15]),
        .O(\fetch_engine[pc][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][16]_i_1 
       (.I0(plusOp[16]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[16]),
        .O(\fetch_engine[pc][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][17]_i_1 
       (.I0(plusOp[17]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[17]),
        .O(\fetch_engine[pc][17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][18]_i_1 
       (.I0(plusOp[18]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[18]),
        .O(\fetch_engine[pc][18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][19]_i_1 
       (.I0(plusOp[19]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[19]),
        .O(\fetch_engine[pc][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \fetch_engine[pc][1]_i_1 
       (.I0(p_0_in),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[pc][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][20]_i_1 
       (.I0(plusOp[20]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[20]),
        .O(\fetch_engine[pc][20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][21]_i_1 
       (.I0(plusOp[21]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[21]),
        .O(\fetch_engine[pc][21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][22]_i_1 
       (.I0(plusOp[22]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[22]),
        .O(\fetch_engine[pc][22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][23]_i_1 
       (.I0(plusOp[23]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[23]),
        .O(\fetch_engine[pc][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][24]_i_1 
       (.I0(plusOp[24]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[24]),
        .O(\fetch_engine[pc][24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][25]_i_1 
       (.I0(plusOp[25]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[25]),
        .O(\fetch_engine[pc][25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][26]_i_1 
       (.I0(plusOp[26]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[26]),
        .O(\fetch_engine[pc][26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][27]_i_1 
       (.I0(plusOp[27]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[27]),
        .O(\fetch_engine[pc][27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][28]_i_1 
       (.I0(plusOp[28]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[28]),
        .O(\fetch_engine[pc][28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][29]_i_1 
       (.I0(plusOp[29]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[29]),
        .O(\fetch_engine[pc][29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][2]_i_1 
       (.I0(plusOp[2]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[2]),
        .O(\fetch_engine[pc][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][30]_i_1 
       (.I0(plusOp[30]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[30]),
        .O(\fetch_engine[pc][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF0031FF)) 
    \fetch_engine[pc][31]_i_1 
       (.I0(arbiter_req_reg),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\main_rsp[err] ),
        .I3(\fetch_engine_reg[state] [1]),
        .I4(\fetch_engine_reg[state] [0]),
        .O(\fetch_engine[pc] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][31]_i_2 
       (.I0(plusOp[31]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[31]),
        .O(\fetch_engine[pc][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][3]_i_1 
       (.I0(plusOp[3]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[3]),
        .O(\fetch_engine[pc][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][4]_i_1 
       (.I0(plusOp[4]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[4]),
        .O(\fetch_engine[pc][4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fetch_engine[pc][4]_i_3 
       (.I0(\fetch_engine_reg[pc][31]_0 [0]),
        .O(\fetch_engine[pc][4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][5]_i_1 
       (.I0(plusOp[5]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[5]),
        .O(\fetch_engine[pc][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][6]_i_1 
       (.I0(plusOp[6]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[6]),
        .O(\fetch_engine[pc][6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][7]_i_1 
       (.I0(plusOp[7]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[7]),
        .O(\fetch_engine[pc][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][8]_i_1 
       (.I0(plusOp[8]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[8]),
        .O(\fetch_engine[pc][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \fetch_engine[pc][9]_i_1 
       (.I0(plusOp[9]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\fetch_engine_reg[state] [0]),
        .I3(p_0_in__0[9]),
        .O(\fetch_engine[pc][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \fetch_engine[restart]_i_1 
       (.I0(\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .I1(\fetch_engine_reg[state] [0]),
        .I2(\fetch_engine_reg[state] [1]),
        .O(\fetch_engine[restart] ));
  FDCE \fetch_engine_reg[pc][10] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][10]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [8]));
  FDCE \fetch_engine_reg[pc][11] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][11]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [9]));
  FDCE \fetch_engine_reg[pc][12] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][12]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][12]_i_2 
       (.CI(\fetch_engine_reg[pc][8]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][12]_i_2_n_0 ,\fetch_engine_reg[pc][12]_i_2_n_1 ,\fetch_engine_reg[pc][12]_i_2_n_2 ,\fetch_engine_reg[pc][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(\fetch_engine_reg[pc][31]_0 [10:7]));
  FDCE \fetch_engine_reg[pc][13] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][13]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [11]));
  FDCE \fetch_engine_reg[pc][14] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][14]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [12]));
  FDCE \fetch_engine_reg[pc][15] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][15]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [13]));
  FDCE \fetch_engine_reg[pc][16] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][16]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [14]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][16]_i_2 
       (.CI(\fetch_engine_reg[pc][12]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][16]_i_2_n_0 ,\fetch_engine_reg[pc][16]_i_2_n_1 ,\fetch_engine_reg[pc][16]_i_2_n_2 ,\fetch_engine_reg[pc][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(\fetch_engine_reg[pc][31]_0 [14:11]));
  FDCE \fetch_engine_reg[pc][17] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][17]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [15]));
  FDCE \fetch_engine_reg[pc][18] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][18]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [16]));
  FDCE \fetch_engine_reg[pc][19] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][19]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [17]));
  FDCE \fetch_engine_reg[pc][1] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][1]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc_n_0_][1] ));
  FDCE \fetch_engine_reg[pc][20] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][20]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [18]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][20]_i_2 
       (.CI(\fetch_engine_reg[pc][16]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][20]_i_2_n_0 ,\fetch_engine_reg[pc][20]_i_2_n_1 ,\fetch_engine_reg[pc][20]_i_2_n_2 ,\fetch_engine_reg[pc][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(\fetch_engine_reg[pc][31]_0 [18:15]));
  FDCE \fetch_engine_reg[pc][21] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][21]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [19]));
  FDCE \fetch_engine_reg[pc][22] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][22]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [20]));
  FDCE \fetch_engine_reg[pc][23] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][23]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [21]));
  FDCE \fetch_engine_reg[pc][24] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][24]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [22]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][24]_i_2 
       (.CI(\fetch_engine_reg[pc][20]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][24]_i_2_n_0 ,\fetch_engine_reg[pc][24]_i_2_n_1 ,\fetch_engine_reg[pc][24]_i_2_n_2 ,\fetch_engine_reg[pc][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(\fetch_engine_reg[pc][31]_0 [22:19]));
  FDCE \fetch_engine_reg[pc][25] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][25]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [23]));
  FDCE \fetch_engine_reg[pc][26] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][26]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [24]));
  FDCE \fetch_engine_reg[pc][27] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][27]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [25]));
  FDCE \fetch_engine_reg[pc][28] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][28]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [26]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][28]_i_2 
       (.CI(\fetch_engine_reg[pc][24]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][28]_i_2_n_0 ,\fetch_engine_reg[pc][28]_i_2_n_1 ,\fetch_engine_reg[pc][28]_i_2_n_2 ,\fetch_engine_reg[pc][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S(\fetch_engine_reg[pc][31]_0 [26:23]));
  FDCE \fetch_engine_reg[pc][29] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][29]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [27]));
  FDCE \fetch_engine_reg[pc][2] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][2]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [0]));
  FDCE \fetch_engine_reg[pc][30] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][30]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [28]));
  FDCE \fetch_engine_reg[pc][31] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][31]_i_2_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][31]_i_3 
       (.CI(\fetch_engine_reg[pc][28]_i_2_n_0 ),
        .CO({\NLW_fetch_engine_reg[pc][31]_i_3_CO_UNCONNECTED [3:2],\fetch_engine_reg[pc][31]_i_3_n_2 ,\fetch_engine_reg[pc][31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fetch_engine_reg[pc][31]_i_3_O_UNCONNECTED [3],plusOp[31:29]}),
        .S({1'b0,\fetch_engine_reg[pc][31]_0 [29:27]}));
  FDCE \fetch_engine_reg[pc][3] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][3]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [1]));
  FDCE \fetch_engine_reg[pc][4] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][4]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][4]_i_2 
       (.CI(1'b0),
        .CO({\fetch_engine_reg[pc][4]_i_2_n_0 ,\fetch_engine_reg[pc][4]_i_2_n_1 ,\fetch_engine_reg[pc][4]_i_2_n_2 ,\fetch_engine_reg[pc][4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\fetch_engine_reg[pc][31]_0 [0],1'b0}),
        .O({plusOp[4:2],\NLW_fetch_engine_reg[pc][4]_i_2_O_UNCONNECTED [0]}),
        .S({\fetch_engine_reg[pc][31]_0 [2:1],\fetch_engine[pc][4]_i_3_n_0 ,\fetch_engine_reg[pc_n_0_][1] }));
  FDCE \fetch_engine_reg[pc][5] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][5]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [3]));
  FDCE \fetch_engine_reg[pc][6] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][6]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [4]));
  FDCE \fetch_engine_reg[pc][7] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][7]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [5]));
  FDCE \fetch_engine_reg[pc][8] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][8]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fetch_engine_reg[pc][8]_i_2 
       (.CI(\fetch_engine_reg[pc][4]_i_2_n_0 ),
        .CO({\fetch_engine_reg[pc][8]_i_2_n_0 ,\fetch_engine_reg[pc][8]_i_2_n_1 ,\fetch_engine_reg[pc][8]_i_2_n_2 ,\fetch_engine_reg[pc][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(\fetch_engine_reg[pc][31]_0 [6:3]));
  FDCE \fetch_engine_reg[pc][9] 
       (.C(clk),
        .CE(\fetch_engine[pc] ),
        .CLR(rstn_sys),
        .D(\fetch_engine[pc][9]_i_1_n_0 ),
        .Q(\fetch_engine_reg[pc][31]_0 [7]));
  FDPE \fetch_engine_reg[restart] 
       (.C(clk),
        .CE(1'b1),
        .D(\fetch_engine[restart] ),
        .PRE(rstn_sys),
        .Q(\fetch_engine_reg[restart]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE5)) 
    i__carry__7_i_2
       (.I0(Q[2]),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(Q[0]),
        .O(\execute_engine_reg[ir][14]_0 ));
  LUT5 #(
    .INIT(32'h56000000)) 
    i__carry_i_1__0
       (.I0(Q[0]),
        .I1(\execute_engine_reg[ir][13]_rep_0 ),
        .I2(Q[2]),
        .I3(cp_valid_1),
        .I4(\multiplier_core_serial.mul_reg[prod][30] [0]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h02A8)) 
    i__carry_i_6
       (.I0(cp_valid_1),
        .I1(Q[2]),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(Q[0]),
        .O(\FSM_onehot_ctrl_reg[state][1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04550400)) 
    \imm_o[0]_i_1 
       (.I0(\imm_o[0]_i_2_n_0 ),
        .I1(\ctrl[rf_rd] [0]),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(Q[3]),
        .I5(\imm_o[0]_i_3_n_0 ),
        .O(\imm_o[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \imm_o[0]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .O(\imm_o[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hAA28A2A8)) 
    \imm_o[0]_i_3 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[10]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \imm_o[11]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(Q[3]),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\imm_o[11]_i_2_n_0 ),
        .I5(\imm_o[11]_i_3_n_0 ),
        .O(\imm_o[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h53030000)) 
    \imm_o[11]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir_n_0_][3] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][5] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAA8AAAAA)) 
    \imm_o[11]_i_3 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][4] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\ctrl[rf_rd] [0]),
        .O(\imm_o[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[12]_i_1 
       (.I0(Q[0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[13]_i_1 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[14]_i_1 
       (.I0(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[15]_i_1 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[16]_i_1 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[17]_i_1 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[18]_i_1 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \imm_o[19]_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\imm_o[19]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h000A8000)) 
    \imm_o[19]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][6] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][4] ),
        .O(\imm_o[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[1]_i_1 
       (.I0(Q[4]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[20]_i_1 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[21]_i_1 
       (.I0(Q[4]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[22]_i_1 
       (.I0(Q[5]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[23]_i_1 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[24]_i_1 
       (.I0(Q[7]),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[25]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[26]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[27]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[28]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[29]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[2]_i_1 
       (.I0(Q[5]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \imm_o[30]_i_1 
       (.I0(\ctrl[ir_funct12] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\execute_engine_reg[ir_n_0_][2] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\imm_o[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[3]_i_1 
       (.I0(Q[6]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \imm_o[4]_i_1 
       (.I0(Q[7]),
        .I1(\imm_o[4]_i_2_n_0 ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .O(\imm_o[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFFFFAFF3)) 
    \imm_o[4]_i_2 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][3] ),
        .O(\imm_o[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[5]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[6]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][26] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[7]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][27] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[8]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][28] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \imm_o[9]_i_1 
       (.I0(\execute_engine_reg[ir_n_0_][29] ),
        .I1(\execute_engine_reg[ir_n_0_][2] ),
        .I2(\execute_engine_reg[ir_n_0_][3] ),
        .I3(\execute_engine_reg[ir_n_0_][4] ),
        .I4(\execute_engine_reg[ir_n_0_][6] ),
        .O(\imm_o[9]_i_1_n_0 ));
  FDCE \imm_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[0]_i_1_n_0 ),
        .Q(imm[0]));
  FDCE \imm_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[10]_i_1_n_0 ),
        .Q(imm[10]));
  FDCE \imm_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[11]_i_1_n_0 ),
        .Q(imm[11]));
  FDCE \imm_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[12]_i_1_n_0 ),
        .Q(imm[12]));
  FDCE \imm_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[13]_i_1_n_0 ),
        .Q(imm[13]));
  FDCE \imm_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[14]_i_1_n_0 ),
        .Q(imm[14]));
  FDCE \imm_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[15]_i_1_n_0 ),
        .Q(imm[15]));
  FDCE \imm_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[16]_i_1_n_0 ),
        .Q(imm[16]));
  FDCE \imm_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[17]_i_1_n_0 ),
        .Q(imm[17]));
  FDCE \imm_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[18]_i_1_n_0 ),
        .Q(imm[18]));
  FDCE \imm_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[19]_i_1_n_0 ),
        .Q(imm[19]));
  FDCE \imm_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[1]_i_1_n_0 ),
        .Q(imm[1]));
  FDCE \imm_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[20]_i_1_n_0 ),
        .Q(imm[20]));
  FDCE \imm_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[21]_i_1_n_0 ),
        .Q(imm[21]));
  FDCE \imm_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[22]_i_1_n_0 ),
        .Q(imm[22]));
  FDCE \imm_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[23]_i_1_n_0 ),
        .Q(imm[23]));
  FDCE \imm_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[24]_i_1_n_0 ),
        .Q(imm[24]));
  FDCE \imm_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[25]_i_1_n_0 ),
        .Q(imm[25]));
  FDCE \imm_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[26]_i_1_n_0 ),
        .Q(imm[26]));
  FDCE \imm_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[27]_i_1_n_0 ),
        .Q(imm[27]));
  FDCE \imm_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[28]_i_1_n_0 ),
        .Q(imm[28]));
  FDCE \imm_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[29]_i_1_n_0 ),
        .Q(imm[29]));
  FDCE \imm_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[2]_i_1_n_0 ),
        .Q(imm[2]));
  FDCE \imm_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[30]_i_1_n_0 ),
        .Q(imm[30]));
  FDCE \imm_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\execute_engine_reg[ir_n_0_][31] ),
        .Q(imm[31]));
  FDCE \imm_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[3]_i_1_n_0 ),
        .Q(imm[3]));
  FDCE \imm_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[4]_i_1_n_0 ),
        .Q(imm[4]));
  FDCE \imm_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[5]_i_1_n_0 ),
        .Q(imm[5]));
  FDCE \imm_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[6]_i_1_n_0 ),
        .Q(imm[6]));
  FDCE \imm_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[7]_i_1_n_0 ),
        .Q(imm[7]));
  FDCE \imm_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[8]_i_1_n_0 ),
        .Q(imm[8]));
  FDCE \imm_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\imm_o[9]_i_1_n_0 ),
        .Q(imm[9]));
  FDCE \issue_engine_enabled.issue_engine_reg[align] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_27 ),
        .Q(\issue_engine_enabled.issue_engine_reg[align]__0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \keeper[halt]_i_13 
       (.I0(\fetch_engine_reg[pc][31]_0 [17]),
        .I1(\m_axi_araddr[31] [19]),
        .I2(\fetch_engine_reg[pc][31]_0 [20]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [22]),
        .O(\fetch_engine_reg[pc][19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \keeper[halt]_i_18 
       (.I0(\fetch_engine_reg[pc][31]_0 [19]),
        .I1(\m_axi_araddr[31] [21]),
        .I2(\fetch_engine_reg[pc][31]_0 [18]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [20]),
        .O(\keeper[halt]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \keeper[halt]_i_19 
       (.I0(\fetch_engine_reg[pc][31]_0 [20]),
        .I1(\m_axi_araddr[31] [22]),
        .I2(\fetch_engine_reg[pc][31]_0 [21]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [23]),
        .O(\keeper[halt]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \keeper[halt]_i_20 
       (.I0(\fetch_engine_reg[pc][31]_0 [17]),
        .I1(\m_axi_araddr[31] [19]),
        .I2(\fetch_engine_reg[pc][31]_0 [22]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [24]),
        .O(\keeper[halt]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \keeper[halt]_i_6 
       (.I0(\keeper[halt]_i_18_n_0 ),
        .I1(\keeper[halt]_i_19_n_0 ),
        .I2(\keeper[halt]_i_20_n_0 ),
        .I3(\keeper_reg[halt] ),
        .I4(m_axi_araddr[1]),
        .I5(m_axi_araddr[0]),
        .O(\fetch_engine_reg[pc][21]_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \keeper[halt]_i_8 
       (.I0(\fetch_engine_reg[pc][31]_0 [25]),
        .I1(\m_axi_araddr[31] [27]),
        .I2(\fetch_engine_reg[pc][31]_0 [23]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [25]),
        .O(\fetch_engine_reg[pc][27]_0 ));
  LUT5 #(
    .INIT(32'hFFF533F5)) 
    \keeper[halt]_i_9 
       (.I0(\fetch_engine_reg[pc][31]_0 [29]),
        .I1(\m_axi_araddr[31] [31]),
        .I2(\fetch_engine_reg[pc][31]_0 [13]),
        .I3(\imem_rom.rdata_reg_15 ),
        .I4(\m_axi_araddr[31] [15]),
        .O(\fetch_engine_reg[pc][31]_1 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[13]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [11]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [13]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[14]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [12]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [14]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[15]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [13]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [15]),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[20]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [18]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [20]),
        .O(\fetch_engine_reg[pc][31]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[21]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [19]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [21]),
        .O(\fetch_engine_reg[pc][31]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \m_axi_araddr[31]_INST_0 
       (.I0(\fetch_engine_reg[pc][31]_0 [29]),
        .I1(\imem_rom.rdata_reg_15 ),
        .I2(\m_axi_araddr[31] [31]),
        .O(\fetch_engine_reg[pc][31]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_araddr[31]_INST_0_i_3 
       (.I0(\fetch_engine_reg[state] [0]),
        .I1(\fetch_engine_reg[state] [1]),
        .O(\FSM_sequential_fetch_engine_reg[state][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_10 
       (.I0(imm[11]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[11]),
        .O(\mar[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_11 
       (.I0(imm[10]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[10]),
        .O(\mar[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_12 
       (.I0(imm[9]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[9]),
        .O(\mar[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_13 
       (.I0(imm[8]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[8]),
        .O(\mar[11]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_2 
       (.I0(curr_pc[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[11]),
        .O(\neorv32_cpu_alu_inst/opa [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_3 
       (.I0(curr_pc[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[10]),
        .O(\neorv32_cpu_alu_inst/opa [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_4 
       (.I0(curr_pc[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[9]),
        .O(\neorv32_cpu_alu_inst/opa [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[11]_i_5 
       (.I0(curr_pc[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[8]),
        .O(\neorv32_cpu_alu_inst/opa [8]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_6 
       (.I0(DOADO[11]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[11]),
        .I3(\mar[11]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_7 
       (.I0(DOADO[10]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[10]),
        .I3(\mar[11]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_8 
       (.I0(DOADO[9]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[9]),
        .I3(\mar[11]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[11]_i_9 
       (.I0(DOADO[8]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[8]),
        .I3(\mar[11]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_10 
       (.I0(imm[15]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[15]),
        .O(\mar[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_11 
       (.I0(imm[14]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[14]),
        .O(\mar[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_12 
       (.I0(imm[13]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[13]),
        .O(\mar[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_13 
       (.I0(imm[12]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[12]),
        .O(\mar[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_2 
       (.I0(curr_pc[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[15]),
        .O(\neorv32_cpu_alu_inst/opa [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_3 
       (.I0(curr_pc[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[14]),
        .O(\neorv32_cpu_alu_inst/opa [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_4 
       (.I0(curr_pc[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[13]),
        .O(\neorv32_cpu_alu_inst/opa [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[15]_i_5 
       (.I0(curr_pc[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[12]),
        .O(\neorv32_cpu_alu_inst/opa [12]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_6 
       (.I0(DOADO[15]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[15]),
        .I3(\mar[15]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_7 
       (.I0(DOADO[14]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[14]),
        .I3(\mar[15]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_8 
       (.I0(DOADO[13]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[13]),
        .I3(\mar[15]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[15]_i_9 
       (.I0(DOADO[12]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[12]),
        .I3(\mar[15]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_10 
       (.I0(imm[19]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[19]),
        .O(\mar[19]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_11 
       (.I0(imm[18]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[18]),
        .O(\mar[19]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_12 
       (.I0(imm[17]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[17]),
        .O(\mar[19]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_13 
       (.I0(imm[16]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[16]),
        .O(\mar[19]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_2 
       (.I0(curr_pc[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[19]),
        .O(\neorv32_cpu_alu_inst/opa [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_3 
       (.I0(curr_pc[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[18]),
        .O(\neorv32_cpu_alu_inst/opa [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_4 
       (.I0(curr_pc[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[17]),
        .O(\neorv32_cpu_alu_inst/opa [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[19]_i_5 
       (.I0(curr_pc[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[16]),
        .O(\neorv32_cpu_alu_inst/opa [16]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_6 
       (.I0(DOADO[19]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[19]),
        .I3(\mar[19]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_7 
       (.I0(DOADO[18]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[18]),
        .I3(\mar[19]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_8 
       (.I0(DOADO[17]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[17]),
        .I3(\mar[19]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[19]_i_9 
       (.I0(DOADO[16]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[16]),
        .I3(\mar[19]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[19]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_10 
       (.I0(imm[23]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[23]),
        .O(\mar[23]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_11 
       (.I0(imm[22]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[22]),
        .O(\mar[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_12 
       (.I0(imm[21]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[21]),
        .O(\mar[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_13 
       (.I0(imm[20]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[20]),
        .O(\mar[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_2 
       (.I0(curr_pc[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[23]),
        .O(\neorv32_cpu_alu_inst/opa [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_3 
       (.I0(curr_pc[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[22]),
        .O(\neorv32_cpu_alu_inst/opa [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_4 
       (.I0(curr_pc[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[21]),
        .O(\neorv32_cpu_alu_inst/opa [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[23]_i_5 
       (.I0(curr_pc[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[20]),
        .O(\neorv32_cpu_alu_inst/opa [20]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_6 
       (.I0(DOADO[23]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[23]),
        .I3(\mar[23]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_7 
       (.I0(DOADO[22]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[22]),
        .I3(\mar[23]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_8 
       (.I0(DOADO[21]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[21]),
        .I3(\mar[23]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[23]_i_9 
       (.I0(DOADO[20]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[20]),
        .I3(\mar[23]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[23]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_10 
       (.I0(imm[27]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[27]),
        .O(\mar[27]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_11 
       (.I0(imm[26]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[26]),
        .O(\mar[27]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_12 
       (.I0(imm[25]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[25]),
        .O(\mar[27]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_13 
       (.I0(imm[24]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[24]),
        .O(\mar[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_2 
       (.I0(curr_pc[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[27]),
        .O(\neorv32_cpu_alu_inst/opa [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_3 
       (.I0(curr_pc[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[26]),
        .O(\neorv32_cpu_alu_inst/opa [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_4 
       (.I0(curr_pc[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[25]),
        .O(\neorv32_cpu_alu_inst/opa [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[27]_i_5 
       (.I0(curr_pc[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[24]),
        .O(\neorv32_cpu_alu_inst/opa [24]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_6 
       (.I0(DOADO[27]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[27]),
        .I3(\mar[27]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_7 
       (.I0(DOADO[26]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[26]),
        .I3(\mar[27]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_8 
       (.I0(DOADO[25]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[25]),
        .I3(\mar[27]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[27]_i_9 
       (.I0(DOADO[24]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[24]),
        .I3(\mar[27]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[27]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_10 
       (.I0(imm[31]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[31]),
        .O(\mar[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_11 
       (.I0(imm[30]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[30]),
        .O(\mar[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_12 
       (.I0(imm[29]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[29]),
        .O(\mar[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_13 
       (.I0(imm[28]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[28]),
        .O(\mar[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_2 
       (.I0(curr_pc[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[31]),
        .O(\neorv32_cpu_alu_inst/opa [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_3 
       (.I0(curr_pc[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[30]),
        .O(\neorv32_cpu_alu_inst/opa [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_4 
       (.I0(curr_pc[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[29]),
        .O(\neorv32_cpu_alu_inst/opa [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[31]_i_5 
       (.I0(curr_pc[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[28]),
        .O(\neorv32_cpu_alu_inst/opa [28]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_6 
       (.I0(DOADO[31]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[31]),
        .I3(\mar[31]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_7 
       (.I0(DOADO[30]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[30]),
        .I3(\mar[31]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_8 
       (.I0(DOADO[29]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[29]),
        .I3(\mar[31]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[31]_i_9 
       (.I0(DOADO[28]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[28]),
        .I3(\mar[31]_i_13_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_10 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .O(\mar[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_2 
       (.I0(curr_pc[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[3]),
        .O(\neorv32_cpu_alu_inst/opa [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_3 
       (.I0(curr_pc[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[2]),
        .O(\neorv32_cpu_alu_inst/opa [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[3]_i_4 
       (.I0(curr_pc[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[1]),
        .O(\neorv32_cpu_alu_inst/opa [1]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_6 
       (.I0(DOADO[3]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[3]),
        .I3(\imm_o_reg[3]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_7 
       (.I0(DOADO[2]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[2]),
        .I3(\imm_o_reg[2]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[3]_i_8 
       (.I0(DOADO[1]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[1]),
        .I3(\mar[3]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4B444BBBB4BBB444)) 
    \mar[3]_i_9 
       (.I0(\ctrl[alu_opa_mux] ),
        .I1(DOADO[0]),
        .I2(imm[0]),
        .I3(\ctrl[alu_opb_mux] ),
        .I4(DOBDO[0]),
        .I5(\ctrl[alu_sub] ),
        .O(\mar[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_10 
       (.I0(imm[7]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[7]),
        .O(\mar[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_11 
       (.I0(imm[6]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[6]),
        .O(\mar[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_12 
       (.I0(imm[5]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[5]),
        .O(\mar[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_2 
       (.I0(curr_pc[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[7]),
        .O(\neorv32_cpu_alu_inst/opa [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_3 
       (.I0(curr_pc[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[6]),
        .O(\neorv32_cpu_alu_inst/opa [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_4 
       (.I0(curr_pc[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[5]),
        .O(\neorv32_cpu_alu_inst/opa [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \mar[7]_i_5 
       (.I0(curr_pc[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(DOADO[4]),
        .O(\neorv32_cpu_alu_inst/opa [4]));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_6 
       (.I0(DOADO[7]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[7]),
        .I3(\mar[7]_i_10_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_7 
       (.I0(DOADO[6]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[6]),
        .I3(\mar[7]_i_11_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_8 
       (.I0(DOADO[5]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[5]),
        .I3(\mar[7]_i_12_n_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \mar[7]_i_9 
       (.I0(DOADO[4]),
        .I1(\ctrl[alu_opa_mux] ),
        .I2(curr_pc[4]),
        .I3(\imm_o_reg[4]_0 ),
        .I4(\ctrl[alu_sub] ),
        .O(\mar[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[11]_i_1 
       (.CI(\mar_reg[7]_i_1_n_0 ),
        .CO({\mar_reg[11]_i_1_n_0 ,\mar_reg[11]_i_1_n_1 ,\mar_reg[11]_i_1_n_2 ,\mar_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [11:8]),
        .O(alu_add[11:8]),
        .S({\mar[11]_i_6_n_0 ,\mar[11]_i_7_n_0 ,\mar[11]_i_8_n_0 ,\mar[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[15]_i_1 
       (.CI(\mar_reg[11]_i_1_n_0 ),
        .CO({\mar_reg[15]_i_1_n_0 ,\mar_reg[15]_i_1_n_1 ,\mar_reg[15]_i_1_n_2 ,\mar_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [15:12]),
        .O(alu_add[15:12]),
        .S({\mar[15]_i_6_n_0 ,\mar[15]_i_7_n_0 ,\mar[15]_i_8_n_0 ,\mar[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[19]_i_1 
       (.CI(\mar_reg[15]_i_1_n_0 ),
        .CO({\mar_reg[19]_i_1_n_0 ,\mar_reg[19]_i_1_n_1 ,\mar_reg[19]_i_1_n_2 ,\mar_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [19:16]),
        .O(alu_add[19:16]),
        .S({\mar[19]_i_6_n_0 ,\mar[19]_i_7_n_0 ,\mar[19]_i_8_n_0 ,\mar[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[23]_i_1 
       (.CI(\mar_reg[19]_i_1_n_0 ),
        .CO({\mar_reg[23]_i_1_n_0 ,\mar_reg[23]_i_1_n_1 ,\mar_reg[23]_i_1_n_2 ,\mar_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [23:20]),
        .O(alu_add[23:20]),
        .S({\mar[23]_i_6_n_0 ,\mar[23]_i_7_n_0 ,\mar[23]_i_8_n_0 ,\mar[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[27]_i_1 
       (.CI(\mar_reg[23]_i_1_n_0 ),
        .CO({\mar_reg[27]_i_1_n_0 ,\mar_reg[27]_i_1_n_1 ,\mar_reg[27]_i_1_n_2 ,\mar_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [27:24]),
        .O(alu_add[27:24]),
        .S({\mar[27]_i_6_n_0 ,\mar[27]_i_7_n_0 ,\mar[27]_i_8_n_0 ,\mar[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[31]_i_1 
       (.CI(\mar_reg[27]_i_1_n_0 ),
        .CO({\mar_reg[31]_i_1_n_0 ,\mar_reg[31]_i_1_n_1 ,\mar_reg[31]_i_1_n_2 ,\mar_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [31:28]),
        .O(alu_add[31:28]),
        .S({\mar[31]_i_6_n_0 ,\mar[31]_i_7_n_0 ,\mar[31]_i_8_n_0 ,\mar[31]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mar_reg[3]_i_1_n_0 ,\mar_reg[3]_i_1_n_1 ,\mar_reg[3]_i_1_n_2 ,\mar_reg[3]_i_1_n_3 }),
        .CYINIT(\ctrl[alu_sub] ),
        .DI({\neorv32_cpu_alu_inst/opa [3:1],\mar_reg[3] }),
        .O(alu_add[3:0]),
        .S({\mar[3]_i_6_n_0 ,\mar[3]_i_7_n_0 ,\mar[3]_i_8_n_0 ,\mar[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mar_reg[7]_i_1 
       (.CI(\mar_reg[3]_i_1_n_0 ),
        .CO({\mar_reg[7]_i_1_n_0 ,\mar_reg[7]_i_1_n_1 ,\mar_reg[7]_i_1_n_2 ,\mar_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\neorv32_cpu_alu_inst/opa [7:4]),
        .O(alu_add[7:4]),
        .S({\mar[7]_i_6_n_0 ,\mar[7]_i_7_n_0 ,\mar[7]_i_8_n_0 ,\mar[7]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hF8A8)) 
    misaligned_i_1
       (.I0(alu_add[0]),
        .I1(Q[0]),
        .I2(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I3(alu_add[1]),
        .O(\execute_engine_reg[ir][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \monitor[cnt][0]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\monitor_reg[cnt_n_0_][0] ),
        .O(\monitor[cnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000800)) 
    \monitor[cnt][1]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][1] ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\monitor_reg[cnt_n_0_][0] ),
        .O(\monitor[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \monitor[cnt][2]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][0] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\monitor_reg[cnt_n_0_][2] ),
        .I3(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .O(\monitor[cnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \monitor[cnt][3]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][2] ),
        .I1(\monitor_reg[cnt_n_0_][1] ),
        .I2(\monitor_reg[cnt_n_0_][0] ),
        .I3(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I4(\monitor_reg[cnt_n_0_][3] ),
        .O(\monitor[cnt][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \monitor[cnt][4]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor_reg[cnt_n_0_][2] ),
        .I4(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][4] ),
        .O(\monitor[cnt][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFDFFFFF)) 
    \monitor[cnt][5]_i_1 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\monitor_reg[cnt_n_0_][5] ),
        .I5(\monitor[cnt][8]_i_2_n_0 ),
        .O(\monitor[cnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \monitor[cnt][6]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][5] ),
        .I1(\monitor[cnt][8]_i_2_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][6] ),
        .O(\monitor[cnt][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h090A0A0A)) 
    \monitor[cnt][7]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][7] ),
        .I1(\monitor[cnt][8]_i_2_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][5] ),
        .I4(\monitor_reg[cnt_n_0_][6] ),
        .O(\monitor[cnt][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000F7FF00000800)) 
    \monitor[cnt][8]_i_1 
       (.I0(\monitor_reg[cnt_n_0_][6] ),
        .I1(\monitor_reg[cnt_n_0_][5] ),
        .I2(\monitor[cnt][8]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .I4(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][8] ),
        .O(\monitor[cnt][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \monitor[cnt][8]_i_2 
       (.I0(\monitor_reg[cnt_n_0_][3] ),
        .I1(\monitor_reg[cnt_n_0_][0] ),
        .I2(\monitor_reg[cnt_n_0_][1] ),
        .I3(\monitor_reg[cnt_n_0_][2] ),
        .I4(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][4] ),
        .O(\monitor[cnt][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A060A0A0A0A0A)) 
    \monitor[cnt][9]_i_1 
       (.I0(\monitor[exc] ),
        .I1(\monitor_reg[cnt_n_0_][8] ),
        .I2(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I3(\monitor_reg[cnt_n_0_][7] ),
        .I4(\monitor[cnt][9]_i_2_n_0 ),
        .I5(\monitor_reg[cnt_n_0_][6] ),
        .O(\monitor[cnt][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \monitor[cnt][9]_i_2 
       (.I0(\monitor[cnt][8]_i_2_n_0 ),
        .I1(\execute_engine_reg[state] [3]),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [1]),
        .I4(\execute_engine_reg[state] [0]),
        .I5(\monitor_reg[cnt_n_0_][5] ),
        .O(\monitor[cnt][9]_i_2_n_0 ));
  FDCE \monitor_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][0]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][0] ));
  FDCE \monitor_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][1]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][1] ));
  FDCE \monitor_reg[cnt][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][2]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][2] ));
  FDCE \monitor_reg[cnt][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][3]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][3] ));
  FDCE \monitor_reg[cnt][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][4]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][4] ));
  FDCE \monitor_reg[cnt][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][5]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][5] ));
  FDCE \monitor_reg[cnt][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][6]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][6] ));
  FDCE \monitor_reg[cnt][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][7]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][7] ));
  FDCE \monitor_reg[cnt][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][8]_i_1_n_0 ),
        .Q(\monitor_reg[cnt_n_0_][8] ));
  FDCE \monitor_reg[cnt][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\monitor[cnt][9]_i_1_n_0 ),
        .Q(\monitor[exc] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [1]),
        .O(\execute_engine_reg[ir][14]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [11]),
        .O(\execute_engine_reg[ir][14]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [12]),
        .O(\execute_engine_reg[ir][14]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [13]),
        .O(\execute_engine_reg[ir][14]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [14]),
        .O(\execute_engine_reg[ir][14]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [15]),
        .O(\execute_engine_reg[ir][14]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [16]),
        .O(\execute_engine_reg[ir][14]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [17]),
        .O(\execute_engine_reg[ir][14]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [18]),
        .O(\execute_engine_reg[ir][14]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [19]),
        .O(\execute_engine_reg[ir][14]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [20]),
        .O(\execute_engine_reg[ir][14]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [2]),
        .O(\execute_engine_reg[ir][14]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [21]),
        .O(\execute_engine_reg[ir][14]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [22]),
        .O(\execute_engine_reg[ir][14]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [23]),
        .O(\execute_engine_reg[ir][14]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [24]),
        .O(\execute_engine_reg[ir][14]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [25]),
        .O(\execute_engine_reg[ir][14]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [26]),
        .O(\execute_engine_reg[ir][14]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [27]),
        .O(\execute_engine_reg[ir][14]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [28]),
        .O(\execute_engine_reg[ir][14]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [29]),
        .O(\execute_engine_reg[ir][14]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [30]),
        .O(\execute_engine_reg[ir][14]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [3]),
        .O(\execute_engine_reg[ir][14]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [31]),
        .O(\execute_engine_reg[ir][14]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][31]_i_1 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\mul[add] [0]),
        .O(\execute_engine_reg[ir][14]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][32]_i_1 
       (.I0(\mul[add] [1]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [32]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][33]_i_1 
       (.I0(\mul[add] [2]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [33]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][34]_i_1 
       (.I0(\mul[add] [3]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [34]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][35]_i_1 
       (.I0(\mul[add] [4]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [35]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][36]_i_1 
       (.I0(\mul[add] [5]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [36]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][37]_i_1 
       (.I0(\mul[add] [6]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [37]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][38]_i_1 
       (.I0(\mul[add] [7]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [38]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][39]_i_1 
       (.I0(\mul[add] [8]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [39]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [4]),
        .O(\execute_engine_reg[ir][14]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][40]_i_1 
       (.I0(\mul[add] [9]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [40]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][41]_i_1 
       (.I0(\mul[add] [10]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [41]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][42]_i_1 
       (.I0(\mul[add] [11]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [42]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][43]_i_1 
       (.I0(\mul[add] [12]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [43]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][44]_i_1 
       (.I0(\mul[add] [13]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [44]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][45]_i_1 
       (.I0(\mul[add] [14]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [45]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][46]_i_1 
       (.I0(\mul[add] [15]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [46]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][47]_i_1 
       (.I0(\mul[add] [16]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [47]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][48]_i_1 
       (.I0(\mul[add] [17]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [48]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][49]_i_1 
       (.I0(\mul[add] [18]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [49]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [5]),
        .O(\execute_engine_reg[ir][14]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][50]_i_1 
       (.I0(\mul[add] [19]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [50]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][51]_i_1 
       (.I0(\mul[add] [20]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [51]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][52]_i_1 
       (.I0(\mul[add] [21]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [52]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][53]_i_1 
       (.I0(\mul[add] [22]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [53]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][54]_i_1 
       (.I0(\mul[add] [23]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [54]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][55]_i_1 
       (.I0(\mul[add] [24]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [55]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][56]_i_1 
       (.I0(\mul[add] [25]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [56]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][57]_i_1 
       (.I0(\mul[add] [26]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [57]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][58]_i_1 
       (.I0(\mul[add] [27]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [58]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][59]_i_1 
       (.I0(\mul[add] [28]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [59]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [6]),
        .O(\execute_engine_reg[ir][14]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][60]_i_1 
       (.I0(\mul[add] [29]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [60]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][61]_i_1 
       (.I0(\mul[add] [30]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [61]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][62]_i_1 
       (.I0(\mul[add] [31]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [62]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \multiplier_core_serial.mul[prod][63]_i_2 
       (.I0(\mul[add] [32]),
        .I1(Q[2]),
        .I2(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .O(\execute_engine_reg[ir][14]_1 [63]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [7]),
        .O(\execute_engine_reg[ir][14]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [8]),
        .O(\execute_engine_reg[ir][14]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [9]),
        .O(\execute_engine_reg[ir][14]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \multiplier_core_serial.mul[prod][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [1]),
        .I2(Q[2]),
        .I3(\multiplier_core_serial.mul_reg[prod][30] [10]),
        .O(\execute_engine_reg[ir][14]_1 [9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo \prefetch_buffer[0].prefetch_buffer_inst 
       (.D({r_nxt,\prefetch_buffer[1].prefetch_buffer_inst_n_19 }),
        .Q(\fetch_engine_reg[pc_n_0_][1] ),
        .clk(clk),
        .clk_0(\prefetch_buffer[0].prefetch_buffer_inst_n_3 ),
        .\execute_engine[ir][14]_i_2 (\prefetch_buffer[1].prefetch_buffer_inst_n_16 ),
        .\execute_engine[ir][24]_i_7 (\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .\execute_engine[ir][24]_i_7_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_17 ),
        .\execute_engine[ir][24]_i_7_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_14 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[0].prefetch_buffer_inst_n_23 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_24 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_25 ),
        .\issue_engine_enabled.issue_engine_reg[align]_10 (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\issue_engine_enabled.issue_engine_reg[align]_11 (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\issue_engine_enabled.issue_engine_reg[align]_12 (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\issue_engine_enabled.issue_engine_reg[align]_13 (\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\issue_engine_enabled.issue_engine_reg[align]_5 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\issue_engine_enabled.issue_engine_reg[align]_6 (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\issue_engine_enabled.issue_engine_reg[align]_7 (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\issue_engine_enabled.issue_engine_reg[align]_8 (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\issue_engine_enabled.issue_engine_reg[align]_9 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\r_pnt_reg[1]_0 ({p_1_in__0,\prefetch_buffer[0].prefetch_buffer_inst_n_2 }),
        .rdata_o(rdata_o),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 }),
        .rstn_sys(rstn_sys),
        .\w_pnt_reg[0]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .\w_pnt_reg[0]_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_22 ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1] ),
        .\w_pnt_reg[1]_1 (\ipb[we] ),
        .wdata_i({wdata_i,\main_rsp[data] [15:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1 \prefetch_buffer[1].prefetch_buffer_inst 
       (.D(\prefetch_buffer[1].prefetch_buffer_inst_n_11 ),
        .E(\prefetch_buffer[1].prefetch_buffer_inst_n_22 ),
        .\FSM_sequential_execute_engine_reg[state][0] (\FSM_sequential_execute_engine[state][3]_i_4_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_0 (\FSM_sequential_execute_engine[state][3]_i_5_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_1 (\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .\FSM_sequential_execute_engine_reg[state][0]_2 (\trap_ctrl[cause][4]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][0] (\ipb[we] ),
        .\FSM_sequential_fetch_engine_reg[state][0]_0 (\FSM_sequential_fetch_engine[state][1]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][0]_1 (\FSM_sequential_fetch_engine[state][0]_i_2_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_25 ),
        .\FSM_sequential_fetch_engine_reg[state][1]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_26 ),
        .Q(\execute_engine_reg[state] ),
        .\arbiter_reg[b_req] (\arbiter_reg[b_req] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]_0 (\FSM_sequential_fetch_engine_reg[state][0]_0 ),
        .\arbiter_reg[b_req]_1 (\w_pnt_reg[1] ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .clk(clk),
        .\execute_engine[ir][12]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_35 ),
        .\execute_engine[ir][12]_i_4_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_33 ),
        .\execute_engine[ir][16]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_23 ),
        .\execute_engine[ir][1]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_30 ),
        .\execute_engine[ir][20]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_25 ),
        .\execute_engine[ir][23]_i_3_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_27 ),
        .\execute_engine[ir][23]_i_3_1 (\prefetch_buffer[0].prefetch_buffer_inst_n_28 ),
        .\execute_engine[ir][24]_i_10_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_34 ),
        .\execute_engine[ir][28]_i_2_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_29 ),
        .\execute_engine[ir_nxt] (\execute_engine[ir_nxt] ),
        .\execute_engine_reg[ir][10] (\prefetch_buffer[0].prefetch_buffer_inst_n_36 ),
        .\execute_engine_reg[ir][13]_rep__0 (\execute_engine[ir][31]_i_3_n_0 ),
        .\execute_engine_reg[ir][13]_rep__0_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_22 ),
        .\execute_engine_reg[ir][14]_rep__0 (\prefetch_buffer[0].prefetch_buffer_inst_n_32 ),
        .\execute_engine_reg[ir][16] (\prefetch_buffer[0].prefetch_buffer_inst_n_26 ),
        .\execute_engine_reg[ir][1] (\prefetch_buffer[0].prefetch_buffer_inst_n_24 ),
        .\execute_engine_reg[ir][2] (\prefetch_buffer[0].prefetch_buffer_inst_n_3 ),
        .\execute_engine_reg[ir][2]_0 (\prefetch_buffer[0].prefetch_buffer_inst_n_31 ),
        .\execute_engine_reg[ir][31] (\prefetch_buffer[0].prefetch_buffer_inst_n_37 ),
        .\execute_engine_reg[next_pc][1] (\prefetch_buffer[1].prefetch_buffer_inst_n_27 ),
        .\fetch_engine_reg[restart]__0 (\fetch_engine_reg[restart]__0 ),
        .\fetch_engine_reg[state] (\fetch_engine_reg[state] ),
        .\issue_engine_enabled.issue_engine_reg[align] (\prefetch_buffer[1].prefetch_buffer_inst_n_14 ),
        .\issue_engine_enabled.issue_engine_reg[align]_0 (\prefetch_buffer[1].prefetch_buffer_inst_n_15 ),
        .\issue_engine_enabled.issue_engine_reg[align]_1 (\prefetch_buffer[1].prefetch_buffer_inst_n_16 ),
        .\issue_engine_enabled.issue_engine_reg[align]_2 (\prefetch_buffer[1].prefetch_buffer_inst_n_17 ),
        .\issue_engine_enabled.issue_engine_reg[align]_3 ({\prefetch_buffer[1].prefetch_buffer_inst_n_28 ,\prefetch_buffer[1].prefetch_buffer_inst_n_29 ,\prefetch_buffer[1].prefetch_buffer_inst_n_30 ,\prefetch_buffer[1].prefetch_buffer_inst_n_31 ,\prefetch_buffer[1].prefetch_buffer_inst_n_32 ,\prefetch_buffer[1].prefetch_buffer_inst_n_33 ,\prefetch_buffer[1].prefetch_buffer_inst_n_34 ,\prefetch_buffer[1].prefetch_buffer_inst_n_35 ,\prefetch_buffer[1].prefetch_buffer_inst_n_36 ,\prefetch_buffer[1].prefetch_buffer_inst_n_37 ,\prefetch_buffer[1].prefetch_buffer_inst_n_38 ,\prefetch_buffer[1].prefetch_buffer_inst_n_39 ,\prefetch_buffer[1].prefetch_buffer_inst_n_40 ,\prefetch_buffer[1].prefetch_buffer_inst_n_41 ,\prefetch_buffer[1].prefetch_buffer_inst_n_42 ,\prefetch_buffer[1].prefetch_buffer_inst_n_43 ,\prefetch_buffer[1].prefetch_buffer_inst_n_44 ,\prefetch_buffer[1].prefetch_buffer_inst_n_45 ,\prefetch_buffer[1].prefetch_buffer_inst_n_46 ,\prefetch_buffer[1].prefetch_buffer_inst_n_47 ,\prefetch_buffer[1].prefetch_buffer_inst_n_48 ,\prefetch_buffer[1].prefetch_buffer_inst_n_49 ,\prefetch_buffer[1].prefetch_buffer_inst_n_50 ,\prefetch_buffer[1].prefetch_buffer_inst_n_51 ,\prefetch_buffer[1].prefetch_buffer_inst_n_52 ,\prefetch_buffer[1].prefetch_buffer_inst_n_53 ,\prefetch_buffer[1].prefetch_buffer_inst_n_54 ,\prefetch_buffer[1].prefetch_buffer_inst_n_55 ,\prefetch_buffer[1].prefetch_buffer_inst_n_56 ,\prefetch_buffer[1].prefetch_buffer_inst_n_57 ,\prefetch_buffer[1].prefetch_buffer_inst_n_58 ,\prefetch_buffer[1].prefetch_buffer_inst_n_59 }),
        .\issue_engine_enabled.issue_engine_reg[align]_4 (\prefetch_buffer[1].prefetch_buffer_inst_n_61 ),
        .\issue_engine_enabled.issue_engine_reg[align]_5 (\prefetch_buffer[1].prefetch_buffer_inst_n_62 ),
        .\issue_engine_enabled.issue_engine_reg[align]_6 (\prefetch_buffer[1].prefetch_buffer_inst_n_63 ),
        .\issue_engine_enabled.issue_engine_reg[align]_7 (\prefetch_buffer[1].prefetch_buffer_inst_n_64 ),
        .\issue_engine_enabled.issue_engine_reg[align]_8 (p_0_in),
        .\issue_engine_enabled.issue_engine_reg[align]_9 (\prefetch_buffer[0].prefetch_buffer_inst_n_0 ),
        .\issue_engine_enabled.issue_engine_reg[align]__0 (\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .\main_rsp[data] (\main_rsp[data] [31:16]),
        .\main_rsp[err] (\main_rsp[err] ),
        .p_0_in__1(p_0_in__1),
        .\r_pnt_reg[0]_0 ({r_nxt,\prefetch_buffer[1].prefetch_buffer_inst_n_19 }),
        .\r_pnt_reg[1]_0 (\r_pnt_reg[1] ),
        .\r_pnt_reg[1]_1 ({p_1_in__0,\prefetch_buffer[0].prefetch_buffer_inst_n_2 }),
        .rdata_o(rdata_o),
        .rdata_o0_out({\prefetch_buffer[1].prefetch_buffer_inst_n_0 ,\prefetch_buffer[1].prefetch_buffer_inst_n_1 ,\prefetch_buffer[1].prefetch_buffer_inst_n_2 ,\prefetch_buffer[1].prefetch_buffer_inst_n_3 ,\prefetch_buffer[1].prefetch_buffer_inst_n_4 ,\prefetch_buffer[1].prefetch_buffer_inst_n_5 ,\prefetch_buffer[1].prefetch_buffer_inst_n_6 ,\prefetch_buffer[1].prefetch_buffer_inst_n_7 ,\prefetch_buffer[1].prefetch_buffer_inst_n_8 ,\prefetch_buffer[1].prefetch_buffer_inst_n_9 }),
        .rstn_sys(rstn_sys),
        .\trap_ctrl_reg[cause][6] ({p_1_in,p_2_in,p_3_in,p_4_in,p_5_in,p_6_in,\trap_ctrl_reg[exc_buf][1]_0 ,\trap_ctrl_reg[exc_buf_n_0_][0] }),
        .\trap_ctrl_reg[env_pending]__0 (\trap_ctrl_reg[env_pending]__0 ),
        .\trap_ctrl_reg[exc_buf][3] (\prefetch_buffer[1].prefetch_buffer_inst_n_13 ),
        .\trap_ctrl_reg[exc_buf][6] (\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .\w_pnt_reg[1]_0 (\w_pnt_reg[1]_0 ),
        .\w_pnt_reg[1]_1 (\imem_rom.rdata_reg_15 ),
        .\w_pnt_reg[1]_2 (arbiter_req_reg),
        .wdata_i(wdata_i));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[16]_i_1 
       (.I0(\main_rsp[data] [16]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[17]_i_1 
       (.I0(\main_rsp[data] [17]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[18]_i_1 
       (.I0(\main_rsp[data] [18]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[19]_i_1 
       (.I0(\main_rsp[data] [19]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[20]_i_1 
       (.I0(\main_rsp[data] [20]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[21]_i_1 
       (.I0(\main_rsp[data] [21]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[22]_i_1 
       (.I0(\main_rsp[data] [22]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[24]_i_1 
       (.I0(\main_rsp[data] [24]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[25]_i_1 
       (.I0(\main_rsp[data] [25]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[26]_i_1 
       (.I0(\main_rsp[data] [26]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[27]_i_1 
       (.I0(\main_rsp[data] [27]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[28]_i_1 
       (.I0(\main_rsp[data] [28]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[29]_i_1 
       (.I0(\main_rsp[data] [29]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \rdata_o[30]_i_1 
       (.I0(\main_rsp[data] [30]),
        .I1(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I2(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I3(\rdata_o[30]_i_2_n_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hAAA80008)) 
    \rdata_o[30]_i_2 
       (.I0(\execute_engine_reg[ir][13]_rep__0_2 ),
        .I1(\rdata_o_reg[30] ),
        .I2(Q[0]),
        .I3(\m_axi_araddr[31] [0]),
        .I4(\rdata_o_reg[30]_0 ),
        .O(\rdata_o[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata_o[31]_i_4 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .O(\execute_engine_reg[ir][13]_rep__0_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata_o[6]_i_4 
       (.I0(Q[0]),
        .I1(\m_axi_araddr[31] [0]),
        .O(\execute_engine_reg[ir][12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \rdata_o[7]_i_2 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(\m_axi_araddr[31] [0]),
        .I3(Q[0]),
        .O(\execute_engine_reg[ir][13]_rep__0_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    rden_i_1
       (.I0(rden_i_2_n_0),
        .I1(rden_reg),
        .I2(rden_reg_0),
        .O(\mar_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h0000202A)) 
    rden_i_2
       (.I0(\fetch_engine_reg[pc][21]_0 ),
        .I1(\m_axi_araddr[31] [31]),
        .I2(\imem_rom.rdata_reg_15 ),
        .I3(\fetch_engine_reg[pc][31]_0 [29]),
        .I4(rden_reg_1),
        .O(rden_i_2_n_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_1 
       (.I0(\ctrl[rf_rs1] [4]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [4]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [4]));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_101 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[18]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[18]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[18]),
        .O(\register_file_fpga.reg_file_reg_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_103 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[17]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[17]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[17]),
        .O(\register_file_fpga.reg_file_reg_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_105 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[16]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[16]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[16]),
        .O(\register_file_fpga.reg_file_reg_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_107 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[15]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[15]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[15]),
        .O(\register_file_fpga.reg_file_reg_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_109 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[14]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[14]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[14]),
        .O(\register_file_fpga.reg_file_reg_i_109_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_111 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[13]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[13]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[13]),
        .O(\register_file_fpga.reg_file_reg_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_113 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[12]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[12]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[12]),
        .O(\register_file_fpga.reg_file_reg_i_113_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_115 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[11]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[11]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[11]),
        .O(\register_file_fpga.reg_file_reg_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_117 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[10]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[10]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[10]),
        .O(\register_file_fpga.reg_file_reg_i_117_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_119 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[9]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[9]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[9]),
        .O(\register_file_fpga.reg_file_reg_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_121 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[8]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[8]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[8]),
        .O(\register_file_fpga.reg_file_reg_i_121_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_123 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[7]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[7]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_i_123_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_125 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[6]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[6]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_i_125_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_127 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[5]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[5]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_129 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[4]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[4]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_131 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[3]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[3]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_133 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[2]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[2]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_i_133_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_135 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[1]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[1]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_i_135_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_136 
       (.CI(\mar_reg[31]_i_1_n_0 ),
        .CO(\NLW_register_file_fpga.reg_file_reg_i_136_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_136_O_UNCONNECTED [3:1],\register_file_fpga.reg_file_reg_i_136_n_7 }),
        .S({1'b0,1'b0,1'b0,\register_file_fpga.reg_file_reg_i_169_n_0 }));
  LUT6 #(
    .INIT(64'hC9C6C9C9C9C6C6C6)) 
    \register_file_fpga.reg_file_reg_i_169 
       (.I0(\mar[31]_i_10_n_0 ),
        .I1(\ctrl[alu_sub] ),
        .I2(\ctrl[alu_unsigned] ),
        .I3(curr_pc[31]),
        .I4(\ctrl[alu_opa_mux] ),
        .I5(DOADO[31]),
        .O(\register_file_fpga.reg_file_reg_i_169_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_2 
       (.I0(\ctrl[rf_rs1] [3]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_3 
       (.I0(\ctrl[rf_rs1] [2]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [2]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \register_file_fpga.reg_file_reg_i_38 
       (.I0(\neorv32_cpu_regfile_inst/rd_zero__3 ),
        .I1(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I2(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I3(\ctrl_reg[rf_wb_en]__0 ),
        .I4(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I5(\ctrl[rf_zero_we] ),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \register_file_fpga.reg_file_reg_i_39 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I2(\ctrl_reg[rf_wb_en]__0 ),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .O(\ctrl[rf_wb_en] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_4 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [1]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [1]));
  MUXF7 \register_file_fpga.reg_file_reg_i_40 
       (.I0(\register_file_fpga.reg_file_reg_5 ),
        .I1(\register_file_fpga.reg_file_reg_i_75_n_0 ),
        .O(alu_res[30]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_41 
       (.I0(\register_file_fpga.reg_file_reg_6 ),
        .I1(\register_file_fpga.reg_file_reg_i_77_n_0 ),
        .O(alu_res[29]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_42 
       (.I0(\register_file_fpga.reg_file_reg_7 ),
        .I1(\register_file_fpga.reg_file_reg_i_79_n_0 ),
        .O(alu_res[28]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_43 
       (.I0(\register_file_fpga.reg_file_reg_8 ),
        .I1(\register_file_fpga.reg_file_reg_i_81_n_0 ),
        .O(alu_res[27]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_44 
       (.I0(\register_file_fpga.reg_file_reg_9 ),
        .I1(\register_file_fpga.reg_file_reg_i_83_n_0 ),
        .O(alu_res[26]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_45 
       (.I0(\register_file_fpga.reg_file_reg_10 ),
        .I1(\register_file_fpga.reg_file_reg_i_85_n_0 ),
        .O(alu_res[25]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_46 
       (.I0(\register_file_fpga.reg_file_reg_11 ),
        .I1(\register_file_fpga.reg_file_reg_i_87_n_0 ),
        .O(alu_res[24]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_47 
       (.I0(\register_file_fpga.reg_file_reg_12 ),
        .I1(\register_file_fpga.reg_file_reg_i_89_n_0 ),
        .O(alu_res[23]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_48 
       (.I0(\register_file_fpga.reg_file_reg_13 ),
        .I1(\register_file_fpga.reg_file_reg_i_91_n_0 ),
        .O(alu_res[22]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_49 
       (.I0(\register_file_fpga.reg_file_reg_14 ),
        .I1(\register_file_fpga.reg_file_reg_i_93_n_0 ),
        .O(alu_res[21]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \register_file_fpga.reg_file_reg_i_5 
       (.I0(\ctrl[rf_rs1] [0]),
        .I1(\ctrl[rf_wb_en] ),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_zero_we] ),
        .O(\execute_engine_reg[ir][19]_0 [0]));
  MUXF7 \register_file_fpga.reg_file_reg_i_50 
       (.I0(\register_file_fpga.reg_file_reg_15 ),
        .I1(\register_file_fpga.reg_file_reg_i_95_n_0 ),
        .O(alu_res[20]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_51 
       (.I0(\register_file_fpga.reg_file_reg_16 ),
        .I1(\register_file_fpga.reg_file_reg_i_97_n_0 ),
        .O(alu_res[19]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_52 
       (.I0(\register_file_fpga.reg_file_reg_17 ),
        .I1(\register_file_fpga.reg_file_reg_i_99_n_0 ),
        .O(alu_res[18]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_53 
       (.I0(\register_file_fpga.reg_file_reg_18 ),
        .I1(\register_file_fpga.reg_file_reg_i_101_n_0 ),
        .O(alu_res[17]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_54 
       (.I0(\register_file_fpga.reg_file_reg_19 ),
        .I1(\register_file_fpga.reg_file_reg_i_103_n_0 ),
        .O(alu_res[16]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_55 
       (.I0(\register_file_fpga.reg_file_reg_20 ),
        .I1(\register_file_fpga.reg_file_reg_i_105_n_0 ),
        .O(alu_res[15]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_56 
       (.I0(\register_file_fpga.reg_file_reg_21 ),
        .I1(\register_file_fpga.reg_file_reg_i_107_n_0 ),
        .O(alu_res[14]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_57 
       (.I0(\register_file_fpga.reg_file_reg_22 ),
        .I1(\register_file_fpga.reg_file_reg_i_109_n_0 ),
        .O(alu_res[13]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_58 
       (.I0(\register_file_fpga.reg_file_reg_23 ),
        .I1(\register_file_fpga.reg_file_reg_i_111_n_0 ),
        .O(alu_res[12]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_59 
       (.I0(\register_file_fpga.reg_file_reg_24 ),
        .I1(\register_file_fpga.reg_file_reg_i_113_n_0 ),
        .O(alu_res[11]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_60 
       (.I0(\register_file_fpga.reg_file_reg_25 ),
        .I1(\register_file_fpga.reg_file_reg_i_115_n_0 ),
        .O(alu_res[10]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_61 
       (.I0(\register_file_fpga.reg_file_reg_26 ),
        .I1(\register_file_fpga.reg_file_reg_i_117_n_0 ),
        .O(alu_res[9]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_62 
       (.I0(\register_file_fpga.reg_file_reg_27 ),
        .I1(\register_file_fpga.reg_file_reg_i_119_n_0 ),
        .O(alu_res[8]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_63 
       (.I0(\register_file_fpga.reg_file_reg_28 ),
        .I1(\register_file_fpga.reg_file_reg_i_121_n_0 ),
        .O(alu_res[7]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_64 
       (.I0(\register_file_fpga.reg_file_reg_29 ),
        .I1(\register_file_fpga.reg_file_reg_i_123_n_0 ),
        .O(alu_res[6]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_65 
       (.I0(\register_file_fpga.reg_file_reg_30 ),
        .I1(\register_file_fpga.reg_file_reg_i_125_n_0 ),
        .O(alu_res[5]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_66 
       (.I0(\register_file_fpga.reg_file_reg_31 ),
        .I1(\register_file_fpga.reg_file_reg_i_127_n_0 ),
        .O(alu_res[4]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_67 
       (.I0(\register_file_fpga.reg_file_reg_1 ),
        .I1(\register_file_fpga.reg_file_reg_i_129_n_0 ),
        .O(alu_res[3]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_68 
       (.I0(\register_file_fpga.reg_file_reg_2 ),
        .I1(\register_file_fpga.reg_file_reg_i_131_n_0 ),
        .O(alu_res[2]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_69 
       (.I0(\register_file_fpga.reg_file_reg_3 ),
        .I1(\register_file_fpga.reg_file_reg_i_133_n_0 ),
        .O(alu_res[1]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  MUXF7 \register_file_fpga.reg_file_reg_i_70 
       (.I0(\register_file_fpga.reg_file_reg_4 ),
        .I1(\register_file_fpga.reg_file_reg_i_135_n_0 ),
        .O(alu_res[0]),
        .S(\ctrl_reg[alu_op][2]_0 [2]));
  LUT5 #(
    .INIT(32'hCFA000A0)) 
    \register_file_fpga.reg_file_reg_i_71 
       (.I0(alu_add[0]),
        .I1(\register_file_fpga.reg_file_reg_i_136_n_7 ),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(\ctrl_reg[alu_op][2]_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_32 ),
        .O(\ctrl_reg[alu_op][0]_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_72 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[0]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[0]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[0]),
        .O(\ctrl_reg[alu_op][1]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \register_file_fpga.reg_file_reg_i_73 
       (.I0(\ctrl[rf_rd] [3]),
        .I1(\ctrl[rf_rd] [1]),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_rd] [4]),
        .I4(\ctrl[rf_rd] [2]),
        .O(\neorv32_cpu_regfile_inst/rd_zero__3 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_75 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[31]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[31]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_77 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[30]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[30]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_79 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[29]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[29]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_81 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[28]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[28]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_83 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[27]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[27]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_85 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[26]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[26]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_87 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[25]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[25]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_89 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[24]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[24]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_91 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[23]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[23]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[23]),
        .O(\register_file_fpga.reg_file_reg_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_93 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[22]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[22]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[22]),
        .O(\register_file_fpga.reg_file_reg_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_95 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[21]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[21]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[21]),
        .O(\register_file_fpga.reg_file_reg_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_97 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[20]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[20]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[20]),
        .O(\register_file_fpga.reg_file_reg_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h9F489F9F9F484848)) 
    \register_file_fpga.reg_file_reg_i_99 
       (.I0(\ctrl_reg[alu_op][2]_0 [1]),
        .I1(DOADO[19]),
        .I2(\ctrl_reg[alu_op][2]_0 [0]),
        .I3(imm[19]),
        .I4(\ctrl[alu_opb_mux] ),
        .I5(DOBDO[19]),
        .O(\register_file_fpga.reg_file_reg_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \serial_shifter.shifter[cnt][0]_i_1 
       (.I0(imm[0]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[0]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .O(\imm_o_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \serial_shifter.shifter[cnt][1]_i_1 
       (.I0(imm[1]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[1]),
        .I3(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I4(\serial_shifter.shifter_reg[cnt][1] [0]),
        .I5(\serial_shifter.shifter_reg[cnt][1] [1]),
        .O(\imm_o_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][2]_i_2 
       (.I0(imm[2]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[2]),
        .O(\imm_o_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][3]_i_2 
       (.I0(imm[3]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[3]),
        .O(\imm_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \serial_shifter.shifter[cnt][4]_i_2 
       (.I0(imm[4]),
        .I1(\ctrl[alu_opb_mux] ),
        .I2(DOBDO[4]),
        .O(\imm_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \serial_shifter.shifter[sreg][0]_i_1 
       (.I0(DOADO[0]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][10]_i_1 
       (.I0(DOADO[10]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [11]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [9]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][11]_i_1 
       (.I0(DOADO[11]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [12]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [10]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][12]_i_1 
       (.I0(DOADO[12]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [13]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [11]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][13]_i_1 
       (.I0(DOADO[13]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [14]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [12]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][14]_i_1 
       (.I0(DOADO[14]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [15]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [13]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][15]_i_1 
       (.I0(DOADO[15]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [16]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [14]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][16]_i_1 
       (.I0(DOADO[16]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [17]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [15]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][17]_i_1 
       (.I0(DOADO[17]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [18]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [16]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][18]_i_1 
       (.I0(DOADO[18]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [19]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [17]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][19]_i_1 
       (.I0(DOADO[19]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [20]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [18]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][1]_i_1 
       (.I0(DOADO[1]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [2]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [0]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][20]_i_1 
       (.I0(DOADO[20]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [21]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [19]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][21]_i_1 
       (.I0(DOADO[21]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [22]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [20]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][22]_i_1 
       (.I0(DOADO[22]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [23]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [21]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][23]_i_1 
       (.I0(DOADO[23]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [24]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [22]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][24]_i_1 
       (.I0(DOADO[24]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [25]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [23]),
        .O(\register_file_fpga.reg_file_reg_0 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][25]_i_1 
       (.I0(DOADO[25]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [26]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [24]),
        .O(\register_file_fpga.reg_file_reg_0 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][26]_i_1 
       (.I0(DOADO[26]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [27]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [25]),
        .O(\register_file_fpga.reg_file_reg_0 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][27]_i_1 
       (.I0(DOADO[27]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [28]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [26]),
        .O(\register_file_fpga.reg_file_reg_0 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][28]_i_1 
       (.I0(DOADO[28]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [29]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [27]),
        .O(\register_file_fpga.reg_file_reg_0 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][29]_i_1 
       (.I0(DOADO[29]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [30]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [28]),
        .O(\register_file_fpga.reg_file_reg_0 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][2]_i_1 
       (.I0(DOADO[2]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [3]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [1]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][30]_i_1 
       (.I0(DOADO[30]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [29]),
        .O(\register_file_fpga.reg_file_reg_0 [30]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \serial_shifter.shifter[sreg][31]_i_2 
       (.I0(DOADO[31]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\ctrl[ir_funct12] ),
        .I3(\serial_shifter.shifter_reg[sreg][31] [31]),
        .I4(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I5(\serial_shifter.shifter_reg[sreg][31] [30]),
        .O(\register_file_fpga.reg_file_reg_0 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][3]_i_1 
       (.I0(DOADO[3]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [4]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [2]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][4]_i_1 
       (.I0(DOADO[4]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [5]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [3]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][5]_i_1 
       (.I0(DOADO[5]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [6]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [4]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][6]_i_1 
       (.I0(DOADO[6]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [7]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [5]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][7]_i_1 
       (.I0(DOADO[7]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [8]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [6]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][8]_i_1 
       (.I0(DOADO[8]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [9]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [7]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \serial_shifter.shifter[sreg][9]_i_1 
       (.I0(DOADO[9]),
        .I1(\ctrl_reg[alu_cp_trig][1]_0 [0]),
        .I2(\serial_shifter.shifter_reg[sreg][31] [10]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\serial_shifter.shifter_reg[sreg][31] [8]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFFFB)) 
    \trap_ctrl[cause][0]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(\trap_ctrl[cause][0]_i_2_n_0 ),
        .I2(p_5_in),
        .I3(p_6_in),
        .I4(\trap_ctrl[cause][1]_i_2_n_0 ),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000D)) 
    \trap_ctrl[cause][0]_i_2 
       (.I0(p_11_in),
        .I1(p_12_in),
        .I2(p_1_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .I5(p_4_in),
        .O(\trap_ctrl[cause][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \trap_ctrl[cause][1]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I1(\trap_ctrl[cause][1]_i_2_n_0 ),
        .I2(\trap_ctrl[cause][1]_i_3_n_0 ),
        .I3(p_6_in),
        .I4(p_5_in),
        .I5(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \trap_ctrl[cause][1]_i_2 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(\trap_ctrl[cause][2]_i_3_n_0 ),
        .I2(p_16_in),
        .I3(p_15_in),
        .I4(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .O(\trap_ctrl[cause][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFF00FF0FFF0E)) 
    \trap_ctrl[cause][1]_i_3 
       (.I0(p_12_in),
        .I1(p_11_in),
        .I2(p_3_in),
        .I3(p_4_in),
        .I4(p_2_in),
        .I5(p_1_in),
        .O(\trap_ctrl[cause][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02000000AAAAAAAA)) 
    \trap_ctrl[cause][2]_i_1 
       (.I0(\trap_ctrl[cause][2]_i_2_n_0 ),
        .I1(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I2(p_15_in),
        .I3(p_16_in),
        .I4(\trap_ctrl[cause][2]_i_3_n_0 ),
        .I5(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .O(\trap_ctrl[cause][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_ctrl[cause][2]_i_2 
       (.I0(p_6_in),
        .I1(p_5_in),
        .I2(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I3(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[cause][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \trap_ctrl[cause][2]_i_3 
       (.I0(p_11_in),
        .I1(p_12_in),
        .I2(p_6_in8_in),
        .O(\trap_ctrl[cause][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F44444444444)) 
    \trap_ctrl[cause][3]_i_1 
       (.I0(\trap_ctrl[cause][3]_i_2_n_0 ),
        .I1(p_6_in),
        .I2(\trap_ctrl[cause][3]_i_3_n_0 ),
        .I3(p_6_in8_in),
        .I4(p_15_in),
        .I5(\trap_ctrl[cause][6]_i_1_n_0 ),
        .O(\trap_ctrl[cause][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[cause][3]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .O(\trap_ctrl[cause][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trap_ctrl[cause][3]_i_3 
       (.I0(p_12_in),
        .I1(p_11_in),
        .O(\trap_ctrl[cause][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \trap_ctrl[cause][4]_i_1 
       (.I0(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I1(p_6_in8_in),
        .I2(p_12_in),
        .I3(p_11_in),
        .O(\trap_ctrl[cause][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \trap_ctrl[cause][4]_i_2 
       (.I0(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I1(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I2(p_5_in),
        .I3(p_6_in),
        .I4(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .O(\trap_ctrl[cause][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \trap_ctrl[cause][6]_i_1 
       (.I0(\prefetch_buffer[1].prefetch_buffer_inst_n_23 ),
        .I1(p_6_in),
        .I2(p_5_in),
        .I3(\trap_ctrl_reg[exc_buf_n_0_][0] ),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .I5(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .O(\trap_ctrl[cause][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h10005555BAAAFFFF)) 
    \trap_ctrl[env_pending]_i_1 
       (.I0(\trap_ctrl_reg[env_pending]__0 ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_6_n_0 ),
        .I2(\csr_reg[mstatus_mie]__0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I4(\trap_ctrl[cause][4]_i_2_n_0 ),
        .I5(\ctrl[cpu_trap] ),
        .O(\trap_ctrl[env_pending]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55550051)) 
    \trap_ctrl[exc_buf][1]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(\trap_ctrl[exc_buf][1]_i_2_n_0 ),
        .I2(\trap_ctrl[exc_buf][1]_i_3_n_0 ),
        .I3(\trap_ctrl[exc_buf][1]_i_4_n_0 ),
        .I4(\trap_ctrl_reg[exc_buf][1]_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000002F0000)) 
    \trap_ctrl[exc_buf][1]_i_10 
       (.I0(Q[4]),
        .I1(\csr[rdata][8]_i_5_n_0 ),
        .I2(Q[6]),
        .I3(\trap_ctrl[exc_buf][1]_i_14_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_15_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_16_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \trap_ctrl[exc_buf][1]_i_11 
       (.I0(\execute_engine_reg[ir_n_0_][6] ),
        .I1(\trap_ctrl[exc_buf][1]_i_17_n_0 ),
        .I2(\csr[we]_i_3_n_0 ),
        .I3(\csr[mtvec][31]_i_3_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_18_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_19_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    \trap_ctrl[exc_buf][1]_i_12 
       (.I0(\execute_engine_reg[ir_n_0_][5] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][0] ),
        .I3(\monitor[exc] ),
        .I4(\execute_engine_reg[ir_n_0_][1] ),
        .O(\trap_ctrl[exc_buf][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trap_ctrl[exc_buf][1]_i_13 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\execute_engine_reg[ir_n_0_][29] ),
        .I2(\execute_engine_reg[ir_n_0_][25] ),
        .I3(\execute_engine_reg[ir_n_0_][26] ),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\execute_engine_reg[ir_n_0_][28] ),
        .O(\trap_ctrl[exc_buf][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFFFFFFFFEFE)) 
    \trap_ctrl[exc_buf][1]_i_14 
       (.I0(\csr[mstatus_mie]_i_6_n_0 ),
        .I1(\ctrl_reg[alu_op][1]_1 ),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[7]),
        .I4(\execute_engine_reg[ir_n_0_][27] ),
        .I5(\execute_engine_reg[ir_n_0_][31] ),
        .O(\trap_ctrl[exc_buf][1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \trap_ctrl[exc_buf][1]_i_15 
       (.I0(\execute_engine_reg[ir_n_0_][25] ),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[7]),
        .I5(Q[4]),
        .O(\trap_ctrl[exc_buf][1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \trap_ctrl[exc_buf][1]_i_16 
       (.I0(\trap_ctrl[exc_buf][1]_i_20_n_0 ),
        .I1(\csr[we]_i_2_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][31] ),
        .I3(\ctrl[ir_funct12] ),
        .I4(\trap_ctrl[exc_buf][1]_i_21_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_22_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_17 
       (.I0(\ctrl[rf_rs1] [1]),
        .I1(\ctrl[rf_rs1] [0]),
        .I2(\ctrl[rf_rs1] [4]),
        .I3(\ctrl[rf_rs1] [3]),
        .I4(\ctrl[rf_rs1] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trap_ctrl[exc_buf][1]_i_18 
       (.I0(\execute_engine_reg[ir_n_0_][31] ),
        .I1(\ctrl[rf_rd] [2]),
        .I2(\ctrl[rf_rd] [0]),
        .I3(\ctrl[rf_rd] [1]),
        .I4(\trap_ctrl[exc_buf][1]_i_23_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000083)) 
    \trap_ctrl[exc_buf][1]_i_19 
       (.I0(Q[3]),
        .I1(\execute_engine_reg[ir_n_0_][28] ),
        .I2(Q[5]),
        .I3(\execute_engine_reg[ir_n_0_][29] ),
        .I4(Q[7]),
        .I5(Q[4]),
        .O(\trap_ctrl[exc_buf][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \trap_ctrl[exc_buf][1]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\execute_engine_reg[state] [2]),
        .I2(\execute_engine_reg[state] [1]),
        .I3(\execute_engine_reg[state] [0]),
        .O(\trap_ctrl[exc_buf][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEC0C0FEC0)) 
    \trap_ctrl[exc_buf][1]_i_20 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(\ctrl[ir_funct12] ),
        .I5(\execute_engine_reg[ir_n_0_][27] ),
        .O(\trap_ctrl[exc_buf][1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EE0000FC)) 
    \trap_ctrl[exc_buf][1]_i_21 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\execute_engine_reg[ir_n_0_][27] ),
        .I3(Q[5]),
        .I4(\execute_engine_reg[ir_n_0_][26] ),
        .I5(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \trap_ctrl[exc_buf][1]_i_22 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\ctrl[ir_funct12] ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(\trap_ctrl[exc_buf][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trap_ctrl[exc_buf][1]_i_23 
       (.I0(Q[6]),
        .I1(\execute_engine_reg[ir_n_0_][26] ),
        .I2(\ctrl[rf_rd] [3]),
        .I3(\ctrl[rf_rd] [4]),
        .O(\trap_ctrl[exc_buf][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \trap_ctrl[exc_buf][1]_i_3 
       (.I0(\execute_engine_reg[state] [1]),
        .I1(\execute_engine_reg[state] [0]),
        .I2(\execute_engine_reg[state] [3]),
        .I3(\execute_engine_reg[state] [2]),
        .O(\trap_ctrl[exc_buf][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AFAC000000AC)) 
    \trap_ctrl[exc_buf][1]_i_4 
       (.I0(\trap_ctrl[exc_buf][1]_i_5_n_0 ),
        .I1(\trap_ctrl[exc_buf][1]_i_6_n_0 ),
        .I2(\execute_engine_reg[ir_n_0_][4] ),
        .I3(\execute_engine_reg[ir_n_0_][3] ),
        .I4(\trap_ctrl[exc_buf][1]_i_7_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_8_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3F3D00003F3D3F3D)) 
    \trap_ctrl[exc_buf][1]_i_5 
       (.I0(\trap_ctrl[exc_buf][1]_i_9_n_0 ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\ctrl[alu_cp_trig][1]_i_3_n_0 ),
        .I4(\trap_ctrl[exc_buf][1]_i_10_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_11_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC0CD80DDC0CD99DD)) 
    \trap_ctrl[exc_buf][1]_i_6 
       (.I0(\execute_engine_reg[ir_n_0_][2] ),
        .I1(\execute_engine_reg[ir_n_0_][6] ),
        .I2(\execute_engine_reg[ir_n_0_][5] ),
        .I3(\execute_engine_reg[ir][13]_rep_0 ),
        .I4(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I5(Q[0]),
        .O(\trap_ctrl[exc_buf][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    \trap_ctrl[exc_buf][1]_i_7 
       (.I0(\execute_engine_reg[ir_n_0_][3] ),
        .I1(\execute_engine_reg[ir_n_0_][5] ),
        .I2(\execute_engine_reg[ir_n_0_][2] ),
        .I3(\execute_engine_reg[ir_n_0_][6] ),
        .I4(\csr[we]_i_3_n_0 ),
        .I5(\trap_ctrl[exc_buf][1]_i_12_n_0 ),
        .O(\trap_ctrl[exc_buf][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5500550000000100)) 
    \trap_ctrl[exc_buf][1]_i_8 
       (.I0(\execute_engine_reg[ir_n_0_][4] ),
        .I1(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I2(\execute_engine_reg[ir][13]_rep_0 ),
        .I3(\execute_engine_reg[ir_n_0_][2] ),
        .I4(\execute_engine_reg[ir_n_0_][5] ),
        .I5(\execute_engine_reg[ir_n_0_][6] ),
        .O(\trap_ctrl[exc_buf][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDDDD5DD5000050D0)) 
    \trap_ctrl[exc_buf][1]_i_9 
       (.I0(\trap_ctrl[exc_buf][1]_i_13_n_0 ),
        .I1(\ctrl[ir_funct12] ),
        .I2(Q[0]),
        .I3(\execute_engine_reg[ir][14]_rep__0_0 ),
        .I4(\execute_engine_reg[ir][13]_rep_0 ),
        .I5(\execute_engine_reg[ir_n_0_][5] ),
        .O(\trap_ctrl[exc_buf][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4444444544444444)) 
    \trap_ctrl[exc_buf][3]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_6_in),
        .I2(Q[3]),
        .I3(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I4(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I5(\execute_engine_reg[state] [3]),
        .O(\trap_ctrl[exc_buf][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4445444444444444)) 
    \trap_ctrl[exc_buf][4]_i_1 
       (.I0(\ctrl[cpu_trap] ),
        .I1(p_5_in),
        .I2(\trap_ctrl[exc_buf][4]_i_2_n_0 ),
        .I3(\FSM_sequential_execute_engine[state][0]_i_3_n_0 ),
        .I4(\execute_engine_reg[state] [3]),
        .I5(Q[3]),
        .O(\trap_ctrl[exc_buf][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trap_ctrl[exc_buf][4]_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\trap_ctrl[exc_buf][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][5]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I1(\ctrl[lsu_rw] ),
        .I2(misaligned),
        .I3(p_4_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[5]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][6]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(misaligned),
        .I3(p_3_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[6]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \trap_ctrl[exc_buf][7]_i_1 
       (.I0(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I1(\ctrl[lsu_rw] ),
        .I2(arbiter_err),
        .I3(p_2_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[7]));
  LUT5 #(
    .INIT(32'h0000FF40)) 
    \trap_ctrl[exc_buf][8]_i_1 
       (.I0(\ctrl[lsu_rw] ),
        .I1(\trap_ctrl_reg[exc_buf][8]_0 ),
        .I2(arbiter_err),
        .I3(p_1_in),
        .I4(\ctrl[cpu_trap] ),
        .O(p_15_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \trap_ctrl[exc_buf][8]_i_2 
       (.I0(\execute_engine_reg[state] [3]),
        .I1(\trap_ctrl_reg[env_pending]__0 ),
        .I2(\execute_engine_reg[state] [2]),
        .I3(\execute_engine_reg[state] [0]),
        .I4(\execute_engine_reg[state] [1]),
        .O(\ctrl[cpu_trap] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][0]_i_1 
       (.I0(\csr_reg[mie_msi]__0 ),
        .I1(\trap_ctrl_reg[irq_pnd_n_0_][0] ),
        .I2(\trap_ctrl_reg[irq_buf_n_0_][0] ),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][11]_i_1 
       (.I0(p_31_in),
        .I1(p_32_in),
        .I2(p_6_in8_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][1]_i_1 
       (.I0(\csr_reg[mie_mti]__0 ),
        .I1(\trap_ctrl_reg[irq_pnd_n_0_][1] ),
        .I2(p_16_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][2]_i_1 
       (.I0(\csr_reg[mie_mei]__0 ),
        .I1(\trap_ctrl_reg[irq_pnd_n_0_][2] ),
        .I2(p_15_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][5]_i_1 
       (.I0(p_13_in40_in),
        .I1(p_14_in41_in),
        .I2(p_12_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \trap_ctrl[irq_buf][6]_i_1 
       (.I0(p_16_in45_in),
        .I1(p_17_in),
        .I2(p_11_in),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .O(p_52_out[6]));
  FDCE \trap_ctrl_reg[cause][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][0]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][0] ));
  FDCE \trap_ctrl_reg[cause][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][1] ));
  FDCE \trap_ctrl_reg[cause][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][2]_i_1_n_0 ),
        .Q(p_1_in15_in));
  FDCE \trap_ctrl_reg[cause][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][3]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][3] ));
  FDCE \trap_ctrl_reg[cause][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][4]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[cause_n_0_][4] ));
  FDCE \trap_ctrl_reg[cause][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[cause][6]_i_1_n_0 ),
        .Q(p_0_in120_in));
  FDCE \trap_ctrl_reg[env_pending] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[env_pending]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[env_pending]__0 ));
  FDCE \trap_ctrl_reg[exc_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\prefetch_buffer[1].prefetch_buffer_inst_n_11 ),
        .Q(\trap_ctrl_reg[exc_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[exc_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][1]_i_1_n_0 ),
        .Q(\trap_ctrl_reg[exc_buf][1]_0 ));
  FDCE \trap_ctrl_reg[exc_buf][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][3]_i_1_n_0 ),
        .Q(p_6_in));
  FDCE \trap_ctrl_reg[exc_buf][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl[exc_buf][4]_i_1_n_0 ),
        .Q(p_5_in));
  FDCE \trap_ctrl_reg[exc_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[5]),
        .Q(p_4_in));
  FDCE \trap_ctrl_reg[exc_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[6]),
        .Q(p_3_in));
  FDCE \trap_ctrl_reg[exc_buf][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[7]),
        .Q(p_2_in));
  FDCE \trap_ctrl_reg[exc_buf][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_15_out[8]),
        .Q(p_1_in));
  FDCE \trap_ctrl_reg[irq_buf][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[0]),
        .Q(\trap_ctrl_reg[irq_buf_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_buf][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[11]),
        .Q(p_6_in8_in));
  FDCE \trap_ctrl_reg[irq_buf][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[1]),
        .Q(p_16_in));
  FDCE \trap_ctrl_reg[irq_buf][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[2]),
        .Q(p_15_in));
  FDCE \trap_ctrl_reg[irq_buf][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[5]),
        .Q(p_12_in));
  FDCE \trap_ctrl_reg[irq_buf][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_52_out[6]),
        .Q(p_11_in));
  FDCE \trap_ctrl_reg[irq_pnd][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [0]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][0] ));
  FDCE \trap_ctrl_reg[irq_pnd][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [5]),
        .Q(p_32_in));
  FDCE \trap_ctrl_reg[irq_pnd][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [1]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][1] ));
  FDCE \trap_ctrl_reg[irq_pnd][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [2]),
        .Q(\trap_ctrl_reg[irq_pnd_n_0_][2] ));
  FDCE \trap_ctrl_reg[irq_pnd][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [3]),
        .Q(p_14_in41_in));
  FDCE \trap_ctrl_reg[irq_pnd][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\trap_ctrl_reg[irq_pnd][11]_0 [4]),
        .Q(p_17_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_muldiv
   (\FSM_onehot_ctrl_reg[state][1]_0 ,
    \mul[add] ,
    CO,
    Q,
    \ctrl_reg[out_en]_0 ,
    \divider_core_serial.div_reg[quotient][30]_0 ,
    \ctrl_reg[out_en]_1 ,
    \ctrl_reg[out_en]_2 ,
    \ctrl_reg[out_en]_3 ,
    \ctrl_reg[out_en]_4 ,
    \ctrl_reg[out_en]_5 ,
    \ctrl_reg[out_en]_6 ,
    \ctrl_reg[out_en]_7 ,
    \ctrl_reg[out_en]_8 ,
    \ctrl_reg[out_en]_9 ,
    \ctrl_reg[out_en]_10 ,
    \ctrl_reg[out_en]_11 ,
    \ctrl_reg[out_en]_12 ,
    \ctrl_reg[out_en]_13 ,
    \ctrl_reg[out_en]_14 ,
    \ctrl_reg[out_en]_15 ,
    \ctrl_reg[out_en]_16 ,
    \ctrl_reg[out_en]_17 ,
    \ctrl_reg[out_en]_18 ,
    \ctrl_reg[out_en]_19 ,
    \ctrl_reg[out_en]_20 ,
    \ctrl_reg[out_en]_21 ,
    \ctrl_reg[out_en]_22 ,
    \ctrl_reg[out_en]_23 ,
    \ctrl_reg[out_en]_24 ,
    \ctrl_reg[out_en]_25 ,
    \ctrl_reg[out_en]_26 ,
    \ctrl_reg[out_en]_27 ,
    \ctrl_reg[out_en]_28 ,
    \ctrl_reg[out_en]_29 ,
    \ctrl_reg[out_en]_30 ,
    \ctrl_reg[out_en]_31 ,
    \div_reg[sign_mod]_0 ,
    clk,
    rstn_sys,
    DI,
    S,
    \ctrl[cpu_trap] ,
    \div_reg[sign_mod]_1 ,
    \divider_core_serial.div_reg[remainder][0]_0 ,
    \execute_engine_reg[ir] ,
    rs2_o,
    \_inferred__4/i__carry__7_0 ,
    \_inferred__4/i__carry_0 ,
    \register_file_fpga.reg_file_reg_i_71 ,
    \serial_shifter.shifter_reg[done_ff] ,
    \register_file_fpga.reg_file_reg_i_71_0 ,
    \register_file_fpga.reg_file_reg_i_210_0 ,
    \register_file_fpga.reg_file_reg_i_151_0 ,
    \register_file_fpga.reg_file_reg_i_74 ,
    \register_file_fpga.reg_file_reg_i_138_0 ,
    \divider_core_serial.div_reg[quotient][31]_0 ,
    \ctrl_reg[rs2_abs][31]_0 ,
    \multiplier_core_serial.mul_reg[prod][63]_0 );
  output \FSM_onehot_ctrl_reg[state][1]_0 ;
  output [32:0]\mul[add] ;
  output [0:0]CO;
  output [31:0]Q;
  output \ctrl_reg[out_en]_0 ;
  output [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  output \ctrl_reg[out_en]_1 ;
  output \ctrl_reg[out_en]_2 ;
  output \ctrl_reg[out_en]_3 ;
  output \ctrl_reg[out_en]_4 ;
  output \ctrl_reg[out_en]_5 ;
  output \ctrl_reg[out_en]_6 ;
  output \ctrl_reg[out_en]_7 ;
  output \ctrl_reg[out_en]_8 ;
  output \ctrl_reg[out_en]_9 ;
  output \ctrl_reg[out_en]_10 ;
  output \ctrl_reg[out_en]_11 ;
  output \ctrl_reg[out_en]_12 ;
  output \ctrl_reg[out_en]_13 ;
  output \ctrl_reg[out_en]_14 ;
  output \ctrl_reg[out_en]_15 ;
  output \ctrl_reg[out_en]_16 ;
  output \ctrl_reg[out_en]_17 ;
  output \ctrl_reg[out_en]_18 ;
  output \ctrl_reg[out_en]_19 ;
  output \ctrl_reg[out_en]_20 ;
  output \ctrl_reg[out_en]_21 ;
  output \ctrl_reg[out_en]_22 ;
  output \ctrl_reg[out_en]_23 ;
  output \ctrl_reg[out_en]_24 ;
  output \ctrl_reg[out_en]_25 ;
  output \ctrl_reg[out_en]_26 ;
  output \ctrl_reg[out_en]_27 ;
  output \ctrl_reg[out_en]_28 ;
  output \ctrl_reg[out_en]_29 ;
  output \ctrl_reg[out_en]_30 ;
  output \ctrl_reg[out_en]_31 ;
  input \div_reg[sign_mod]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]DI;
  input [0:0]S;
  input \ctrl[cpu_trap] ;
  input [0:0]\div_reg[sign_mod]_1 ;
  input \divider_core_serial.div_reg[remainder][0]_0 ;
  input [1:0]\execute_engine_reg[ir] ;
  input [30:0]rs2_o;
  input \_inferred__4/i__carry__7_0 ;
  input \_inferred__4/i__carry_0 ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  input \serial_shifter.shifter_reg[done_ff] ;
  input [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  input \register_file_fpga.reg_file_reg_i_210_0 ;
  input \register_file_fpga.reg_file_reg_i_151_0 ;
  input \register_file_fpga.reg_file_reg_i_74 ;
  input \register_file_fpga.reg_file_reg_i_138_0 ;
  input [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  input [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  input [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire \FSM_onehot_ctrl[state][0]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][1]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_1_n_0 ;
  wire \FSM_onehot_ctrl[state][2]_i_2_n_0 ;
  wire \FSM_onehot_ctrl_reg[state][1]_0 ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][0] ;
  wire \FSM_onehot_ctrl_reg[state_n_0_][2] ;
  wire [31:0]Q;
  wire [0:0]S;
  wire \_inferred__4/i__carry_0 ;
  wire \_inferred__4/i__carry__0_n_0 ;
  wire \_inferred__4/i__carry__0_n_1 ;
  wire \_inferred__4/i__carry__0_n_2 ;
  wire \_inferred__4/i__carry__0_n_3 ;
  wire \_inferred__4/i__carry__1_n_0 ;
  wire \_inferred__4/i__carry__1_n_1 ;
  wire \_inferred__4/i__carry__1_n_2 ;
  wire \_inferred__4/i__carry__1_n_3 ;
  wire \_inferred__4/i__carry__2_n_0 ;
  wire \_inferred__4/i__carry__2_n_1 ;
  wire \_inferred__4/i__carry__2_n_2 ;
  wire \_inferred__4/i__carry__2_n_3 ;
  wire \_inferred__4/i__carry__3_n_0 ;
  wire \_inferred__4/i__carry__3_n_1 ;
  wire \_inferred__4/i__carry__3_n_2 ;
  wire \_inferred__4/i__carry__3_n_3 ;
  wire \_inferred__4/i__carry__4_n_0 ;
  wire \_inferred__4/i__carry__4_n_1 ;
  wire \_inferred__4/i__carry__4_n_2 ;
  wire \_inferred__4/i__carry__4_n_3 ;
  wire \_inferred__4/i__carry__5_n_0 ;
  wire \_inferred__4/i__carry__5_n_1 ;
  wire \_inferred__4/i__carry__5_n_2 ;
  wire \_inferred__4/i__carry__5_n_3 ;
  wire \_inferred__4/i__carry__6_n_0 ;
  wire \_inferred__4/i__carry__6_n_1 ;
  wire \_inferred__4/i__carry__6_n_2 ;
  wire \_inferred__4/i__carry__6_n_3 ;
  wire \_inferred__4/i__carry__7_0 ;
  wire \_inferred__4/i__carry_n_0 ;
  wire \_inferred__4/i__carry_n_1 ;
  wire \_inferred__4/i__carry_n_2 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire clk;
  wire \ctrl[cnt] ;
  wire \ctrl[cnt][0]_i_1_n_0 ;
  wire \ctrl[cnt][1]_i_1_n_0 ;
  wire \ctrl[cnt][2]_i_1_n_0 ;
  wire \ctrl[cnt][3]_i_1_n_0 ;
  wire \ctrl[cnt][4]_i_2_n_0 ;
  wire \ctrl[cnt][4]_i_3_n_0 ;
  wire \ctrl[cpu_trap] ;
  wire \ctrl_reg[cnt_n_0_][0] ;
  wire \ctrl_reg[cnt_n_0_][2] ;
  wire \ctrl_reg[cnt_n_0_][3] ;
  wire \ctrl_reg[cnt_n_0_][4] ;
  wire \ctrl_reg[out_en]_0 ;
  wire \ctrl_reg[out_en]_1 ;
  wire \ctrl_reg[out_en]_10 ;
  wire \ctrl_reg[out_en]_11 ;
  wire \ctrl_reg[out_en]_12 ;
  wire \ctrl_reg[out_en]_13 ;
  wire \ctrl_reg[out_en]_14 ;
  wire \ctrl_reg[out_en]_15 ;
  wire \ctrl_reg[out_en]_16 ;
  wire \ctrl_reg[out_en]_17 ;
  wire \ctrl_reg[out_en]_18 ;
  wire \ctrl_reg[out_en]_19 ;
  wire \ctrl_reg[out_en]_2 ;
  wire \ctrl_reg[out_en]_20 ;
  wire \ctrl_reg[out_en]_21 ;
  wire \ctrl_reg[out_en]_22 ;
  wire \ctrl_reg[out_en]_23 ;
  wire \ctrl_reg[out_en]_24 ;
  wire \ctrl_reg[out_en]_25 ;
  wire \ctrl_reg[out_en]_26 ;
  wire \ctrl_reg[out_en]_27 ;
  wire \ctrl_reg[out_en]_28 ;
  wire \ctrl_reg[out_en]_29 ;
  wire \ctrl_reg[out_en]_3 ;
  wire \ctrl_reg[out_en]_30 ;
  wire \ctrl_reg[out_en]_31 ;
  wire \ctrl_reg[out_en]_4 ;
  wire \ctrl_reg[out_en]_5 ;
  wire \ctrl_reg[out_en]_6 ;
  wire \ctrl_reg[out_en]_7 ;
  wire \ctrl_reg[out_en]_8 ;
  wire \ctrl_reg[out_en]_9 ;
  wire \ctrl_reg[out_en]__0 ;
  wire [31:0]\ctrl_reg[rs2_abs] ;
  wire [31:0]\ctrl_reg[rs2_abs][31]_0 ;
  wire \div[quotient] ;
  wire \div[sign_mod] ;
  wire \div[sub]_carry__0_i_1_n_0 ;
  wire \div[sub]_carry__0_i_2_n_0 ;
  wire \div[sub]_carry__0_i_3_n_0 ;
  wire \div[sub]_carry__0_i_4_n_0 ;
  wire \div[sub]_carry__0_n_0 ;
  wire \div[sub]_carry__0_n_1 ;
  wire \div[sub]_carry__0_n_2 ;
  wire \div[sub]_carry__0_n_3 ;
  wire \div[sub]_carry__0_n_4 ;
  wire \div[sub]_carry__0_n_5 ;
  wire \div[sub]_carry__0_n_6 ;
  wire \div[sub]_carry__0_n_7 ;
  wire \div[sub]_carry__1_i_1_n_0 ;
  wire \div[sub]_carry__1_i_2_n_0 ;
  wire \div[sub]_carry__1_i_3_n_0 ;
  wire \div[sub]_carry__1_i_4_n_0 ;
  wire \div[sub]_carry__1_n_0 ;
  wire \div[sub]_carry__1_n_1 ;
  wire \div[sub]_carry__1_n_2 ;
  wire \div[sub]_carry__1_n_3 ;
  wire \div[sub]_carry__1_n_4 ;
  wire \div[sub]_carry__1_n_5 ;
  wire \div[sub]_carry__1_n_6 ;
  wire \div[sub]_carry__1_n_7 ;
  wire \div[sub]_carry__2_i_1_n_0 ;
  wire \div[sub]_carry__2_i_2_n_0 ;
  wire \div[sub]_carry__2_i_3_n_0 ;
  wire \div[sub]_carry__2_i_4_n_0 ;
  wire \div[sub]_carry__2_n_0 ;
  wire \div[sub]_carry__2_n_1 ;
  wire \div[sub]_carry__2_n_2 ;
  wire \div[sub]_carry__2_n_3 ;
  wire \div[sub]_carry__2_n_4 ;
  wire \div[sub]_carry__2_n_5 ;
  wire \div[sub]_carry__2_n_6 ;
  wire \div[sub]_carry__2_n_7 ;
  wire \div[sub]_carry__3_i_1_n_0 ;
  wire \div[sub]_carry__3_i_2_n_0 ;
  wire \div[sub]_carry__3_i_3_n_0 ;
  wire \div[sub]_carry__3_i_4_n_0 ;
  wire \div[sub]_carry__3_n_0 ;
  wire \div[sub]_carry__3_n_1 ;
  wire \div[sub]_carry__3_n_2 ;
  wire \div[sub]_carry__3_n_3 ;
  wire \div[sub]_carry__3_n_4 ;
  wire \div[sub]_carry__3_n_5 ;
  wire \div[sub]_carry__3_n_6 ;
  wire \div[sub]_carry__3_n_7 ;
  wire \div[sub]_carry__4_i_1_n_0 ;
  wire \div[sub]_carry__4_i_2_n_0 ;
  wire \div[sub]_carry__4_i_3_n_0 ;
  wire \div[sub]_carry__4_i_4_n_0 ;
  wire \div[sub]_carry__4_n_0 ;
  wire \div[sub]_carry__4_n_1 ;
  wire \div[sub]_carry__4_n_2 ;
  wire \div[sub]_carry__4_n_3 ;
  wire \div[sub]_carry__4_n_4 ;
  wire \div[sub]_carry__4_n_5 ;
  wire \div[sub]_carry__4_n_6 ;
  wire \div[sub]_carry__4_n_7 ;
  wire \div[sub]_carry__5_i_1_n_0 ;
  wire \div[sub]_carry__5_i_2_n_0 ;
  wire \div[sub]_carry__5_i_3_n_0 ;
  wire \div[sub]_carry__5_i_4_n_0 ;
  wire \div[sub]_carry__5_n_0 ;
  wire \div[sub]_carry__5_n_1 ;
  wire \div[sub]_carry__5_n_2 ;
  wire \div[sub]_carry__5_n_3 ;
  wire \div[sub]_carry__5_n_4 ;
  wire \div[sub]_carry__5_n_5 ;
  wire \div[sub]_carry__5_n_6 ;
  wire \div[sub]_carry__5_n_7 ;
  wire \div[sub]_carry__6_i_1_n_0 ;
  wire \div[sub]_carry__6_i_2_n_0 ;
  wire \div[sub]_carry__6_i_3_n_0 ;
  wire \div[sub]_carry__6_i_4_n_0 ;
  wire \div[sub]_carry__6_n_0 ;
  wire \div[sub]_carry__6_n_1 ;
  wire \div[sub]_carry__6_n_2 ;
  wire \div[sub]_carry__6_n_3 ;
  wire \div[sub]_carry__6_n_4 ;
  wire \div[sub]_carry__6_n_5 ;
  wire \div[sub]_carry__6_n_6 ;
  wire \div[sub]_carry__6_n_7 ;
  wire \div[sub]_carry_i_1_n_0 ;
  wire \div[sub]_carry_i_2_n_0 ;
  wire \div[sub]_carry_i_3_n_0 ;
  wire \div[sub]_carry_i_4_n_0 ;
  wire \div[sub]_carry_n_0 ;
  wire \div[sub]_carry_n_1 ;
  wire \div[sub]_carry_n_2 ;
  wire \div[sub]_carry_n_3 ;
  wire \div[sub]_carry_n_4 ;
  wire \div[sub]_carry_n_5 ;
  wire \div[sub]_carry_n_6 ;
  wire \div[sub]_carry_n_7 ;
  wire \div_reg[sign_mod]_0 ;
  wire [0:0]\div_reg[sign_mod]_1 ;
  wire \div_reg[sign_mod]__0 ;
  wire \divider_core_serial.div[remainder][0]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][10]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][11]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][12]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][13]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][14]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][15]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][16]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][17]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][18]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][19]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][1]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][20]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][21]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][22]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][23]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][24]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][25]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][26]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][27]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][28]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][29]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][2]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][30]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][31]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][3]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][4]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][5]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][6]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][7]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][8]_i_1_n_0 ;
  wire \divider_core_serial.div[remainder][9]_i_1_n_0 ;
  wire [30:0]\divider_core_serial.div_reg[quotient][30]_0 ;
  wire [31:0]\divider_core_serial.div_reg[quotient][31]_0 ;
  wire [31:0]\divider_core_serial.div_reg[remainder] ;
  wire \divider_core_serial.div_reg[remainder][0]_0 ;
  wire [1:0]\execute_engine_reg[ir] ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry__7_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [31:1]minusOp;
  wire [32:0]\mul[add] ;
  wire \multiplier_core_serial.mul[prod][63]_i_1_n_0 ;
  wire [63:0]\multiplier_core_serial.mul_reg[prod][63]_0 ;
  wire [31:0]p_0_in;
  wire p_1_in0;
  wire p_2_in;
  wire \register_file_fpga.reg_file_reg_i_138_0 ;
  wire \register_file_fpga.reg_file_reg_i_151_0 ;
  wire \register_file_fpga.reg_file_reg_i_170_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_171_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_172_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_173_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_174_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_175_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_176_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_177_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_178_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_179_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_180_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_181_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_182_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_183_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_184_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_185_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_186_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_187_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_188_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_189_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_190_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_191_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_192_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_193_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_194_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_195_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_196_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_197_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_198_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_199_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_200_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_201_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_202_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_203_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_203_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_204_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_205_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_206_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_207_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_208_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_209_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_210_0 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_1 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_2 ;
  wire \register_file_fpga.reg_file_reg_i_210_n_3 ;
  wire \register_file_fpga.reg_file_reg_i_211_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_212_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_213_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_214_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_215_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_216_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_217_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_218_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_219_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_220_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_221_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_222_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_223_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_224_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_225_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_226_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_227_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_228_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_229_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_230_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_231_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_232_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_233_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_234_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_235_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_236_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_237_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_238_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_239_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_240_n_0 ;
  wire \register_file_fpga.reg_file_reg_i_241_n_0 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71 ;
  wire [0:0]\register_file_fpga.reg_file_reg_i_71_0 ;
  wire \register_file_fpga.reg_file_reg_i_74 ;
  wire [30:0]rs2_o;
  wire rstn_sys;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire [3:0]\NLW__inferred__4/i__carry__7_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__4/i__carry__7_O_UNCONNECTED ;
  wire [3:1]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_register_file_fpga.reg_file_reg_i_203_CO_UNCONNECTED ;
  wire [3:3]\NLW_register_file_fpga.reg_file_reg_i_203_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\FSM_onehot_ctrl[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_ctrl[state][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\FSM_onehot_ctrl[state][2]_i_2_n_0 ),
        .I2(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\FSM_onehot_ctrl[state][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \FSM_onehot_ctrl[state][2]_i_2 
       (.I0(\ctrl[cnt][4]_i_3_n_0 ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cpu_trap] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I4(\div[sign_mod] ),
        .I5(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .O(\FSM_onehot_ctrl[state][2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_ctrl_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_ctrl[state][0]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][0] ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][1]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state][1]_0 ));
  (* FSM_ENCODED_STATES = "s_idle:001,s_busy:100,s_done:010," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_ctrl_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl[state][2]_i_1_n_0 ),
        .Q(\FSM_onehot_ctrl_reg[state_n_0_][2] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_0 ,\_inferred__4/i__carry_n_1 ,\_inferred__4/i__carry_n_2 ,\_inferred__4/i__carry_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({p_0_in[3:1],DI}),
        .O(\mul[add] [3:0]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__0 
       (.CI(\_inferred__4/i__carry_n_0 ),
        .CO({\_inferred__4/i__carry__0_n_0 ,\_inferred__4/i__carry__0_n_1 ,\_inferred__4/i__carry__0_n_2 ,\_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[7:4]),
        .O(\mul[add] [7:4]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__1 
       (.CI(\_inferred__4/i__carry__0_n_0 ),
        .CO({\_inferred__4/i__carry__1_n_0 ,\_inferred__4/i__carry__1_n_1 ,\_inferred__4/i__carry__1_n_2 ,\_inferred__4/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[11:8]),
        .O(\mul[add] [11:8]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__2 
       (.CI(\_inferred__4/i__carry__1_n_0 ),
        .CO({\_inferred__4/i__carry__2_n_0 ,\_inferred__4/i__carry__2_n_1 ,\_inferred__4/i__carry__2_n_2 ,\_inferred__4/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[15:12]),
        .O(\mul[add] [15:12]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__3 
       (.CI(\_inferred__4/i__carry__2_n_0 ),
        .CO({\_inferred__4/i__carry__3_n_0 ,\_inferred__4/i__carry__3_n_1 ,\_inferred__4/i__carry__3_n_2 ,\_inferred__4/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[19:16]),
        .O(\mul[add] [19:16]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__4 
       (.CI(\_inferred__4/i__carry__3_n_0 ),
        .CO({\_inferred__4/i__carry__4_n_0 ,\_inferred__4/i__carry__4_n_1 ,\_inferred__4/i__carry__4_n_2 ,\_inferred__4/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[23:20]),
        .O(\mul[add] [23:20]),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__5 
       (.CI(\_inferred__4/i__carry__4_n_0 ),
        .CO({\_inferred__4/i__carry__5_n_0 ,\_inferred__4/i__carry__5_n_1 ,\_inferred__4/i__carry__5_n_2 ,\_inferred__4/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[27:24]),
        .O(\mul[add] [27:24]),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__6 
       (.CI(\_inferred__4/i__carry__5_n_0 ),
        .CO({\_inferred__4/i__carry__6_n_0 ,\_inferred__4/i__carry__6_n_1 ,\_inferred__4/i__carry__6_n_2 ,\_inferred__4/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[31:28]),
        .O(\mul[add] [31:28]),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__7 
       (.CI(\_inferred__4/i__carry__6_n_0 ),
        .CO(\NLW__inferred__4/i__carry__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__4/i__carry__7_O_UNCONNECTED [3:1],\mul[add] [32]}),
        .S({1'b0,1'b0,1'b0,i__carry__7_i_1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ctrl[cnt][0]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\ctrl_reg[cnt_n_0_][0] ),
        .O(\ctrl[cnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][1]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEEEBAAAA)) 
    \ctrl[cnt][2]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][2] ),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(p_2_in),
        .I4(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEBAAAAAAAA)) 
    \ctrl[cnt][3]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][3] ),
        .I2(p_2_in),
        .I3(\ctrl_reg[cnt_n_0_][0] ),
        .I4(\ctrl_reg[cnt_n_0_][2] ),
        .I5(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ctrl[cnt][4]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .O(\ctrl[cnt] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEBAA)) 
    \ctrl[cnt][4]_i_2 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\ctrl_reg[cnt_n_0_][4] ),
        .I2(\ctrl[cnt][4]_i_3_n_0 ),
        .I3(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ctrl[cnt][4]_i_3 
       (.I0(\ctrl_reg[cnt_n_0_][3] ),
        .I1(p_2_in),
        .I2(\ctrl_reg[cnt_n_0_][0] ),
        .I3(\ctrl_reg[cnt_n_0_][2] ),
        .O(\ctrl[cnt][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ctrl[rs2_abs][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state_n_0_][0] ),
        .I1(\div_reg[sign_mod]_1 ),
        .O(\div[sign_mod] ));
  FDCE \ctrl_reg[cnt][0] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][0]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][0] ));
  FDCE \ctrl_reg[cnt][1] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][1]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \ctrl_reg[cnt][2] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][2]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][2] ));
  FDCE \ctrl_reg[cnt][3] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][3]_i_1_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][3] ));
  FDCE \ctrl_reg[cnt][4] 
       (.C(clk),
        .CE(\ctrl[cnt] ),
        .CLR(rstn_sys),
        .D(\ctrl[cnt][4]_i_2_n_0 ),
        .Q(\ctrl_reg[cnt_n_0_][4] ));
  FDCE \ctrl_reg[out_en] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .Q(\ctrl_reg[out_en]__0 ));
  FDCE \ctrl_reg[rs2_abs][0] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [0]),
        .Q(\ctrl_reg[rs2_abs] [0]));
  FDCE \ctrl_reg[rs2_abs][10] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [10]),
        .Q(\ctrl_reg[rs2_abs] [10]));
  FDCE \ctrl_reg[rs2_abs][11] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [11]),
        .Q(\ctrl_reg[rs2_abs] [11]));
  FDCE \ctrl_reg[rs2_abs][12] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [12]),
        .Q(\ctrl_reg[rs2_abs] [12]));
  FDCE \ctrl_reg[rs2_abs][13] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [13]),
        .Q(\ctrl_reg[rs2_abs] [13]));
  FDCE \ctrl_reg[rs2_abs][14] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [14]),
        .Q(\ctrl_reg[rs2_abs] [14]));
  FDCE \ctrl_reg[rs2_abs][15] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [15]),
        .Q(\ctrl_reg[rs2_abs] [15]));
  FDCE \ctrl_reg[rs2_abs][16] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [16]),
        .Q(\ctrl_reg[rs2_abs] [16]));
  FDCE \ctrl_reg[rs2_abs][17] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [17]),
        .Q(\ctrl_reg[rs2_abs] [17]));
  FDCE \ctrl_reg[rs2_abs][18] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [18]),
        .Q(\ctrl_reg[rs2_abs] [18]));
  FDCE \ctrl_reg[rs2_abs][19] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [19]),
        .Q(\ctrl_reg[rs2_abs] [19]));
  FDCE \ctrl_reg[rs2_abs][1] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [1]),
        .Q(\ctrl_reg[rs2_abs] [1]));
  FDCE \ctrl_reg[rs2_abs][20] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [20]),
        .Q(\ctrl_reg[rs2_abs] [20]));
  FDCE \ctrl_reg[rs2_abs][21] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [21]),
        .Q(\ctrl_reg[rs2_abs] [21]));
  FDCE \ctrl_reg[rs2_abs][22] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [22]),
        .Q(\ctrl_reg[rs2_abs] [22]));
  FDCE \ctrl_reg[rs2_abs][23] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [23]),
        .Q(\ctrl_reg[rs2_abs] [23]));
  FDCE \ctrl_reg[rs2_abs][24] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [24]),
        .Q(\ctrl_reg[rs2_abs] [24]));
  FDCE \ctrl_reg[rs2_abs][25] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [25]),
        .Q(\ctrl_reg[rs2_abs] [25]));
  FDCE \ctrl_reg[rs2_abs][26] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [26]),
        .Q(\ctrl_reg[rs2_abs] [26]));
  FDCE \ctrl_reg[rs2_abs][27] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [27]),
        .Q(\ctrl_reg[rs2_abs] [27]));
  FDCE \ctrl_reg[rs2_abs][28] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [28]),
        .Q(\ctrl_reg[rs2_abs] [28]));
  FDCE \ctrl_reg[rs2_abs][29] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [29]),
        .Q(\ctrl_reg[rs2_abs] [29]));
  FDCE \ctrl_reg[rs2_abs][2] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [2]),
        .Q(\ctrl_reg[rs2_abs] [2]));
  FDCE \ctrl_reg[rs2_abs][30] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [30]),
        .Q(\ctrl_reg[rs2_abs] [30]));
  FDCE \ctrl_reg[rs2_abs][31] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [31]),
        .Q(\ctrl_reg[rs2_abs] [31]));
  FDCE \ctrl_reg[rs2_abs][3] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [3]),
        .Q(\ctrl_reg[rs2_abs] [3]));
  FDCE \ctrl_reg[rs2_abs][4] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [4]),
        .Q(\ctrl_reg[rs2_abs] [4]));
  FDCE \ctrl_reg[rs2_abs][5] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [5]),
        .Q(\ctrl_reg[rs2_abs] [5]));
  FDCE \ctrl_reg[rs2_abs][6] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [6]),
        .Q(\ctrl_reg[rs2_abs] [6]));
  FDCE \ctrl_reg[rs2_abs][7] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [7]),
        .Q(\ctrl_reg[rs2_abs] [7]));
  FDCE \ctrl_reg[rs2_abs][8] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [8]),
        .Q(\ctrl_reg[rs2_abs] [8]));
  FDCE \ctrl_reg[rs2_abs][9] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\ctrl_reg[rs2_abs][31]_0 [9]),
        .Q(\ctrl_reg[rs2_abs] [9]));
  CARRY4 \div[sub]_carry 
       (.CI(1'b0),
        .CO({\div[sub]_carry_n_0 ,\div[sub]_carry_n_1 ,\div[sub]_carry_n_2 ,\div[sub]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\divider_core_serial.div_reg[remainder] [2:0],p_1_in0}),
        .O({\div[sub]_carry_n_4 ,\div[sub]_carry_n_5 ,\div[sub]_carry_n_6 ,\div[sub]_carry_n_7 }),
        .S({\div[sub]_carry_i_1_n_0 ,\div[sub]_carry_i_2_n_0 ,\div[sub]_carry_i_3_n_0 ,\div[sub]_carry_i_4_n_0 }));
  CARRY4 \div[sub]_carry__0 
       (.CI(\div[sub]_carry_n_0 ),
        .CO({\div[sub]_carry__0_n_0 ,\div[sub]_carry__0_n_1 ,\div[sub]_carry__0_n_2 ,\div[sub]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [6:3]),
        .O({\div[sub]_carry__0_n_4 ,\div[sub]_carry__0_n_5 ,\div[sub]_carry__0_n_6 ,\div[sub]_carry__0_n_7 }),
        .S({\div[sub]_carry__0_i_1_n_0 ,\div[sub]_carry__0_i_2_n_0 ,\div[sub]_carry__0_i_3_n_0 ,\div[sub]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(\ctrl_reg[rs2_abs] [7]),
        .O(\div[sub]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(\ctrl_reg[rs2_abs] [6]),
        .O(\div[sub]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(\ctrl_reg[rs2_abs] [5]),
        .O(\div[sub]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__0_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(\ctrl_reg[rs2_abs] [4]),
        .O(\div[sub]_carry__0_i_4_n_0 ));
  CARRY4 \div[sub]_carry__1 
       (.CI(\div[sub]_carry__0_n_0 ),
        .CO({\div[sub]_carry__1_n_0 ,\div[sub]_carry__1_n_1 ,\div[sub]_carry__1_n_2 ,\div[sub]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [10:7]),
        .O({\div[sub]_carry__1_n_4 ,\div[sub]_carry__1_n_5 ,\div[sub]_carry__1_n_6 ,\div[sub]_carry__1_n_7 }),
        .S({\div[sub]_carry__1_i_1_n_0 ,\div[sub]_carry__1_i_2_n_0 ,\div[sub]_carry__1_i_3_n_0 ,\div[sub]_carry__1_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(\ctrl_reg[rs2_abs] [11]),
        .O(\div[sub]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(\ctrl_reg[rs2_abs] [10]),
        .O(\div[sub]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(\ctrl_reg[rs2_abs] [9]),
        .O(\div[sub]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__1_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(\ctrl_reg[rs2_abs] [8]),
        .O(\div[sub]_carry__1_i_4_n_0 ));
  CARRY4 \div[sub]_carry__2 
       (.CI(\div[sub]_carry__1_n_0 ),
        .CO({\div[sub]_carry__2_n_0 ,\div[sub]_carry__2_n_1 ,\div[sub]_carry__2_n_2 ,\div[sub]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [14:11]),
        .O({\div[sub]_carry__2_n_4 ,\div[sub]_carry__2_n_5 ,\div[sub]_carry__2_n_6 ,\div[sub]_carry__2_n_7 }),
        .S({\div[sub]_carry__2_i_1_n_0 ,\div[sub]_carry__2_i_2_n_0 ,\div[sub]_carry__2_i_3_n_0 ,\div[sub]_carry__2_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(\ctrl_reg[rs2_abs] [15]),
        .O(\div[sub]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(\ctrl_reg[rs2_abs] [14]),
        .O(\div[sub]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(\ctrl_reg[rs2_abs] [13]),
        .O(\div[sub]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__2_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(\ctrl_reg[rs2_abs] [12]),
        .O(\div[sub]_carry__2_i_4_n_0 ));
  CARRY4 \div[sub]_carry__3 
       (.CI(\div[sub]_carry__2_n_0 ),
        .CO({\div[sub]_carry__3_n_0 ,\div[sub]_carry__3_n_1 ,\div[sub]_carry__3_n_2 ,\div[sub]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [18:15]),
        .O({\div[sub]_carry__3_n_4 ,\div[sub]_carry__3_n_5 ,\div[sub]_carry__3_n_6 ,\div[sub]_carry__3_n_7 }),
        .S({\div[sub]_carry__3_i_1_n_0 ,\div[sub]_carry__3_i_2_n_0 ,\div[sub]_carry__3_i_3_n_0 ,\div[sub]_carry__3_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(\ctrl_reg[rs2_abs] [19]),
        .O(\div[sub]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(\ctrl_reg[rs2_abs] [18]),
        .O(\div[sub]_carry__3_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(\ctrl_reg[rs2_abs] [17]),
        .O(\div[sub]_carry__3_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__3_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(\ctrl_reg[rs2_abs] [16]),
        .O(\div[sub]_carry__3_i_4_n_0 ));
  CARRY4 \div[sub]_carry__4 
       (.CI(\div[sub]_carry__3_n_0 ),
        .CO({\div[sub]_carry__4_n_0 ,\div[sub]_carry__4_n_1 ,\div[sub]_carry__4_n_2 ,\div[sub]_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [22:19]),
        .O({\div[sub]_carry__4_n_4 ,\div[sub]_carry__4_n_5 ,\div[sub]_carry__4_n_6 ,\div[sub]_carry__4_n_7 }),
        .S({\div[sub]_carry__4_i_1_n_0 ,\div[sub]_carry__4_i_2_n_0 ,\div[sub]_carry__4_i_3_n_0 ,\div[sub]_carry__4_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(\ctrl_reg[rs2_abs] [23]),
        .O(\div[sub]_carry__4_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(\ctrl_reg[rs2_abs] [22]),
        .O(\div[sub]_carry__4_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(\ctrl_reg[rs2_abs] [21]),
        .O(\div[sub]_carry__4_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__4_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(\ctrl_reg[rs2_abs] [20]),
        .O(\div[sub]_carry__4_i_4_n_0 ));
  CARRY4 \div[sub]_carry__5 
       (.CI(\div[sub]_carry__4_n_0 ),
        .CO({\div[sub]_carry__5_n_0 ,\div[sub]_carry__5_n_1 ,\div[sub]_carry__5_n_2 ,\div[sub]_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [26:23]),
        .O({\div[sub]_carry__5_n_4 ,\div[sub]_carry__5_n_5 ,\div[sub]_carry__5_n_6 ,\div[sub]_carry__5_n_7 }),
        .S({\div[sub]_carry__5_i_1_n_0 ,\div[sub]_carry__5_i_2_n_0 ,\div[sub]_carry__5_i_3_n_0 ,\div[sub]_carry__5_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(\ctrl_reg[rs2_abs] [27]),
        .O(\div[sub]_carry__5_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(\ctrl_reg[rs2_abs] [26]),
        .O(\div[sub]_carry__5_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(\ctrl_reg[rs2_abs] [25]),
        .O(\div[sub]_carry__5_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__5_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(\ctrl_reg[rs2_abs] [24]),
        .O(\div[sub]_carry__5_i_4_n_0 ));
  CARRY4 \div[sub]_carry__6 
       (.CI(\div[sub]_carry__5_n_0 ),
        .CO({\div[sub]_carry__6_n_0 ,\div[sub]_carry__6_n_1 ,\div[sub]_carry__6_n_2 ,\div[sub]_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI(\divider_core_serial.div_reg[remainder] [30:27]),
        .O({\div[sub]_carry__6_n_4 ,\div[sub]_carry__6_n_5 ,\div[sub]_carry__6_n_6 ,\div[sub]_carry__6_n_7 }),
        .S({\div[sub]_carry__6_i_1_n_0 ,\div[sub]_carry__6_i_2_n_0 ,\div[sub]_carry__6_i_3_n_0 ,\div[sub]_carry__6_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(\ctrl_reg[rs2_abs] [31]),
        .O(\div[sub]_carry__6_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(\ctrl_reg[rs2_abs] [30]),
        .O(\div[sub]_carry__6_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(\ctrl_reg[rs2_abs] [29]),
        .O(\div[sub]_carry__6_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry__6_i_4 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(\ctrl_reg[rs2_abs] [28]),
        .O(\div[sub]_carry__6_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(\ctrl_reg[rs2_abs] [3]),
        .O(\div[sub]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_2 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(\ctrl_reg[rs2_abs] [2]),
        .O(\div[sub]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_3 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(\ctrl_reg[rs2_abs] [1]),
        .O(\div[sub]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \div[sub]_carry_i_4 
       (.I0(p_1_in0),
        .I1(\ctrl_reg[rs2_abs] [0]),
        .O(\div[sub]_carry_i_4_n_0 ));
  FDCE \div_reg[sign_mod] 
       (.C(clk),
        .CE(\div[sign_mod] ),
        .CLR(rstn_sys),
        .D(\div_reg[sign_mod]_0 ),
        .Q(\div_reg[sign_mod]__0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \divider_core_serial.div[quotient][31]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\div_reg[sign_mod]_1 ),
        .I3(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\div[quotient] ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][0]_i_1 
       (.I0(p_1_in0),
        .I1(CO),
        .I2(\div[sub]_carry_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][10]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [9]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][11]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [10]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][12]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [11]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][13]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [12]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][14]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [13]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][15]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [14]),
        .I1(CO),
        .I2(\div[sub]_carry__2_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][16]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [15]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][17]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [16]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][18]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [17]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][19]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [18]),
        .I1(CO),
        .I2(\div[sub]_carry__3_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][1]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [0]),
        .I1(CO),
        .I2(\div[sub]_carry_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][20]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [19]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][21]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [20]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][22]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [21]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][23]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [22]),
        .I1(CO),
        .I2(\div[sub]_carry__4_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][24]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [23]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][25]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [24]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][26]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [25]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][27]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [26]),
        .I1(CO),
        .I2(\div[sub]_carry__5_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][28]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [27]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][29]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [28]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][2]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [1]),
        .I1(CO),
        .I2(\div[sub]_carry_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][30]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [29]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][31]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [30]),
        .I1(CO),
        .I2(\div[sub]_carry__6_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][3]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [2]),
        .I1(CO),
        .I2(\div[sub]_carry_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][4]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [3]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][5]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [4]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][6]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [5]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_5 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][7]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [6]),
        .I1(CO),
        .I2(\div[sub]_carry__0_n_4 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][8]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [7]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_7 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \divider_core_serial.div[remainder][9]_i_1 
       (.I0(\divider_core_serial.div_reg[remainder] [8]),
        .I1(CO),
        .I2(\div[sub]_carry__1_n_6 ),
        .I3(\div_reg[sign_mod]_1 ),
        .I4(\divider_core_serial.div_reg[remainder][0]_0 ),
        .O(\divider_core_serial.div[remainder][9]_i_1_n_0 ));
  FDCE \divider_core_serial.div_reg[quotient][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [0]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [0]));
  CARRY4 \divider_core_serial.div_reg[quotient][0]_i_2 
       (.CI(\div[sub]_carry__6_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][0]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_divider_core_serial.div_reg[quotient][0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDCE \divider_core_serial.div_reg[quotient][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [10]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [10]));
  FDCE \divider_core_serial.div_reg[quotient][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [11]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [11]));
  FDCE \divider_core_serial.div_reg[quotient][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [12]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [12]));
  FDCE \divider_core_serial.div_reg[quotient][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [13]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [13]));
  FDCE \divider_core_serial.div_reg[quotient][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [14]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [14]));
  FDCE \divider_core_serial.div_reg[quotient][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [15]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [15]));
  FDCE \divider_core_serial.div_reg[quotient][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [16]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [16]));
  FDCE \divider_core_serial.div_reg[quotient][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [17]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [17]));
  FDCE \divider_core_serial.div_reg[quotient][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [18]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [18]));
  FDCE \divider_core_serial.div_reg[quotient][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [19]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [19]));
  FDCE \divider_core_serial.div_reg[quotient][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [1]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [1]));
  FDCE \divider_core_serial.div_reg[quotient][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [20]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [20]));
  FDCE \divider_core_serial.div_reg[quotient][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [21]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [21]));
  FDCE \divider_core_serial.div_reg[quotient][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [22]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [22]));
  FDCE \divider_core_serial.div_reg[quotient][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [23]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [23]));
  FDCE \divider_core_serial.div_reg[quotient][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [24]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [24]));
  FDCE \divider_core_serial.div_reg[quotient][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [25]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [25]));
  FDCE \divider_core_serial.div_reg[quotient][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [26]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [26]));
  FDCE \divider_core_serial.div_reg[quotient][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [27]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [27]));
  FDCE \divider_core_serial.div_reg[quotient][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [28]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [28]));
  FDCE \divider_core_serial.div_reg[quotient][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [29]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [29]));
  FDCE \divider_core_serial.div_reg[quotient][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [2]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [2]));
  FDCE \divider_core_serial.div_reg[quotient][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [30]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [30]));
  FDCE \divider_core_serial.div_reg[quotient][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [31]),
        .Q(p_1_in0));
  FDCE \divider_core_serial.div_reg[quotient][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [3]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [3]));
  FDCE \divider_core_serial.div_reg[quotient][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [4]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [4]));
  FDCE \divider_core_serial.div_reg[quotient][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [5]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [5]));
  FDCE \divider_core_serial.div_reg[quotient][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [6]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [6]));
  FDCE \divider_core_serial.div_reg[quotient][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [7]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [7]));
  FDCE \divider_core_serial.div_reg[quotient][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [8]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [8]));
  FDCE \divider_core_serial.div_reg[quotient][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div_reg[quotient][31]_0 [9]),
        .Q(\divider_core_serial.div_reg[quotient][30]_0 [9]));
  FDCE \divider_core_serial.div_reg[remainder][0] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][0]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [0]));
  FDCE \divider_core_serial.div_reg[remainder][10] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][10]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [10]));
  FDCE \divider_core_serial.div_reg[remainder][11] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][11]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [11]));
  FDCE \divider_core_serial.div_reg[remainder][12] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][12]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [12]));
  FDCE \divider_core_serial.div_reg[remainder][13] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][13]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [13]));
  FDCE \divider_core_serial.div_reg[remainder][14] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][14]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [14]));
  FDCE \divider_core_serial.div_reg[remainder][15] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][15]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [15]));
  FDCE \divider_core_serial.div_reg[remainder][16] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][16]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [16]));
  FDCE \divider_core_serial.div_reg[remainder][17] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][17]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [17]));
  FDCE \divider_core_serial.div_reg[remainder][18] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][18]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [18]));
  FDCE \divider_core_serial.div_reg[remainder][19] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][19]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [19]));
  FDCE \divider_core_serial.div_reg[remainder][1] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][1]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [1]));
  FDCE \divider_core_serial.div_reg[remainder][20] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][20]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [20]));
  FDCE \divider_core_serial.div_reg[remainder][21] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][21]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [21]));
  FDCE \divider_core_serial.div_reg[remainder][22] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][22]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [22]));
  FDCE \divider_core_serial.div_reg[remainder][23] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][23]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [23]));
  FDCE \divider_core_serial.div_reg[remainder][24] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][24]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [24]));
  FDCE \divider_core_serial.div_reg[remainder][25] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][25]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [25]));
  FDCE \divider_core_serial.div_reg[remainder][26] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][26]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [26]));
  FDCE \divider_core_serial.div_reg[remainder][27] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][27]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [27]));
  FDCE \divider_core_serial.div_reg[remainder][28] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][28]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [28]));
  FDCE \divider_core_serial.div_reg[remainder][29] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][29]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [29]));
  FDCE \divider_core_serial.div_reg[remainder][2] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][2]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [2]));
  FDCE \divider_core_serial.div_reg[remainder][30] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][30]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [30]));
  FDCE \divider_core_serial.div_reg[remainder][31] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][31]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [31]));
  FDCE \divider_core_serial.div_reg[remainder][3] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][3]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [3]));
  FDCE \divider_core_serial.div_reg[remainder][4] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][4]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [4]));
  FDCE \divider_core_serial.div_reg[remainder][5] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][5]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [5]));
  FDCE \divider_core_serial.div_reg[remainder][6] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][6]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [6]));
  FDCE \divider_core_serial.div_reg[remainder][7] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][7]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [7]));
  FDCE \divider_core_serial.div_reg[remainder][8] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][8]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [8]));
  FDCE \divider_core_serial.div_reg[remainder][9] 
       (.C(clk),
        .CE(\div[quotient] ),
        .CLR(rstn_sys),
        .D(\divider_core_serial.div[remainder][9]_i_1_n_0 ),
        .Q(\divider_core_serial.div_reg[remainder] [9]));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_1
       (.I0(Q[0]),
        .I1(rs2_o[6]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[7]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_2
       (.I0(Q[0]),
        .I1(rs2_o[5]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[6]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_3
       (.I0(Q[0]),
        .I1(rs2_o[4]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[5]),
        .O(i__carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__0_i_4
       (.I0(Q[0]),
        .I1(rs2_o[3]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[4]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_1
       (.I0(Q[0]),
        .I1(rs2_o[10]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[11]),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_2
       (.I0(Q[0]),
        .I1(rs2_o[9]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[10]),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_3
       (.I0(Q[0]),
        .I1(rs2_o[8]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[9]),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__1_i_4
       (.I0(Q[0]),
        .I1(rs2_o[7]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[8]),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_1
       (.I0(Q[0]),
        .I1(rs2_o[14]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[15]),
        .O(i__carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_2
       (.I0(Q[0]),
        .I1(rs2_o[13]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[14]),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_3
       (.I0(Q[0]),
        .I1(rs2_o[12]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[13]),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__2_i_4
       (.I0(Q[0]),
        .I1(rs2_o[11]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[12]),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_1
       (.I0(Q[0]),
        .I1(rs2_o[18]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[19]),
        .O(i__carry__3_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_2
       (.I0(Q[0]),
        .I1(rs2_o[17]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[18]),
        .O(i__carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_3
       (.I0(Q[0]),
        .I1(rs2_o[16]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[17]),
        .O(i__carry__3_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__3_i_4
       (.I0(Q[0]),
        .I1(rs2_o[15]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[16]),
        .O(i__carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_1
       (.I0(Q[0]),
        .I1(rs2_o[22]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[23]),
        .O(i__carry__4_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_2
       (.I0(Q[0]),
        .I1(rs2_o[21]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[22]),
        .O(i__carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_3
       (.I0(Q[0]),
        .I1(rs2_o[20]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[21]),
        .O(i__carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__4_i_4
       (.I0(Q[0]),
        .I1(rs2_o[19]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[20]),
        .O(i__carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_1
       (.I0(Q[0]),
        .I1(rs2_o[26]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[27]),
        .O(i__carry__5_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_2
       (.I0(Q[0]),
        .I1(rs2_o[25]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[26]),
        .O(i__carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_3
       (.I0(Q[0]),
        .I1(rs2_o[24]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[25]),
        .O(i__carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__5_i_4
       (.I0(Q[0]),
        .I1(rs2_o[23]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[24]),
        .O(i__carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h9F60)) 
    i__carry__6_i_1
       (.I0(rs2_o[30]),
        .I1(\_inferred__4/i__carry_0 ),
        .I2(Q[0]),
        .I3(p_0_in[31]),
        .O(i__carry__6_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_2
       (.I0(Q[0]),
        .I1(rs2_o[29]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[30]),
        .O(i__carry__6_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_3
       (.I0(Q[0]),
        .I1(rs2_o[28]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[29]),
        .O(i__carry__6_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry__6_i_4
       (.I0(Q[0]),
        .I1(rs2_o[27]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[28]),
        .O(i__carry__6_i_4_n_0));
  LUT5 #(
    .INIT(32'hF9060A0A)) 
    i__carry__7_i_1
       (.I0(p_0_in[31]),
        .I1(rs2_o[30]),
        .I2(\_inferred__4/i__carry__7_0 ),
        .I3(\_inferred__4/i__carry_0 ),
        .I4(Q[0]),
        .O(i__carry__7_i_1_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_2
       (.I0(Q[0]),
        .I1(rs2_o[2]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[3]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_3
       (.I0(Q[0]),
        .I1(rs2_o[1]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[2]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hD728)) 
    i__carry_i_4
       (.I0(Q[0]),
        .I1(rs2_o[0]),
        .I2(\_inferred__4/i__carry_0 ),
        .I3(p_0_in[1]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \multiplier_core_serial.mul[prod][63]_i_1 
       (.I0(\FSM_onehot_ctrl_reg[state][1]_0 ),
        .I1(\FSM_onehot_ctrl_reg[state_n_0_][2] ),
        .I2(\execute_engine_reg[ir] [1]),
        .I3(\div_reg[sign_mod]_1 ),
        .O(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ));
  FDCE \multiplier_core_serial.mul_reg[prod][0] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [0]),
        .Q(Q[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][10] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [10]),
        .Q(Q[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][11] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [11]),
        .Q(Q[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][12] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [12]),
        .Q(Q[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][13] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [13]),
        .Q(Q[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][14] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [14]),
        .Q(Q[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][15] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [15]),
        .Q(Q[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][16] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [16]),
        .Q(Q[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][17] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [17]),
        .Q(Q[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][18] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [18]),
        .Q(Q[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][19] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [19]),
        .Q(Q[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][1] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [1]),
        .Q(Q[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][20] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [20]),
        .Q(Q[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][21] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [21]),
        .Q(Q[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][22] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [22]),
        .Q(Q[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][23] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [23]),
        .Q(Q[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][24] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [24]),
        .Q(Q[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][25] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [25]),
        .Q(Q[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][26] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [26]),
        .Q(Q[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][27] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [27]),
        .Q(Q[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][28] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [28]),
        .Q(Q[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][29] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [29]),
        .Q(Q[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][2] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [2]),
        .Q(Q[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][30] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [30]),
        .Q(Q[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][31] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [31]),
        .Q(Q[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][32] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [32]),
        .Q(p_0_in[0]));
  FDCE \multiplier_core_serial.mul_reg[prod][33] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [33]),
        .Q(p_0_in[1]));
  FDCE \multiplier_core_serial.mul_reg[prod][34] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [34]),
        .Q(p_0_in[2]));
  FDCE \multiplier_core_serial.mul_reg[prod][35] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [35]),
        .Q(p_0_in[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][36] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [36]),
        .Q(p_0_in[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][37] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [37]),
        .Q(p_0_in[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][38] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [38]),
        .Q(p_0_in[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][39] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [39]),
        .Q(p_0_in[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][3] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [3]),
        .Q(Q[3]));
  FDCE \multiplier_core_serial.mul_reg[prod][40] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [40]),
        .Q(p_0_in[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][41] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [41]),
        .Q(p_0_in[9]));
  FDCE \multiplier_core_serial.mul_reg[prod][42] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [42]),
        .Q(p_0_in[10]));
  FDCE \multiplier_core_serial.mul_reg[prod][43] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [43]),
        .Q(p_0_in[11]));
  FDCE \multiplier_core_serial.mul_reg[prod][44] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [44]),
        .Q(p_0_in[12]));
  FDCE \multiplier_core_serial.mul_reg[prod][45] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [45]),
        .Q(p_0_in[13]));
  FDCE \multiplier_core_serial.mul_reg[prod][46] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [46]),
        .Q(p_0_in[14]));
  FDCE \multiplier_core_serial.mul_reg[prod][47] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [47]),
        .Q(p_0_in[15]));
  FDCE \multiplier_core_serial.mul_reg[prod][48] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [48]),
        .Q(p_0_in[16]));
  FDCE \multiplier_core_serial.mul_reg[prod][49] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [49]),
        .Q(p_0_in[17]));
  FDCE \multiplier_core_serial.mul_reg[prod][4] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [4]),
        .Q(Q[4]));
  FDCE \multiplier_core_serial.mul_reg[prod][50] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [50]),
        .Q(p_0_in[18]));
  FDCE \multiplier_core_serial.mul_reg[prod][51] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [51]),
        .Q(p_0_in[19]));
  FDCE \multiplier_core_serial.mul_reg[prod][52] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [52]),
        .Q(p_0_in[20]));
  FDCE \multiplier_core_serial.mul_reg[prod][53] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [53]),
        .Q(p_0_in[21]));
  FDCE \multiplier_core_serial.mul_reg[prod][54] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [54]),
        .Q(p_0_in[22]));
  FDCE \multiplier_core_serial.mul_reg[prod][55] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [55]),
        .Q(p_0_in[23]));
  FDCE \multiplier_core_serial.mul_reg[prod][56] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [56]),
        .Q(p_0_in[24]));
  FDCE \multiplier_core_serial.mul_reg[prod][57] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [57]),
        .Q(p_0_in[25]));
  FDCE \multiplier_core_serial.mul_reg[prod][58] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [58]),
        .Q(p_0_in[26]));
  FDCE \multiplier_core_serial.mul_reg[prod][59] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [59]),
        .Q(p_0_in[27]));
  FDCE \multiplier_core_serial.mul_reg[prod][5] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [5]),
        .Q(Q[5]));
  FDCE \multiplier_core_serial.mul_reg[prod][60] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [60]),
        .Q(p_0_in[28]));
  FDCE \multiplier_core_serial.mul_reg[prod][61] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [61]),
        .Q(p_0_in[29]));
  FDCE \multiplier_core_serial.mul_reg[prod][62] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [62]),
        .Q(p_0_in[30]));
  FDCE \multiplier_core_serial.mul_reg[prod][63] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [63]),
        .Q(p_0_in[31]));
  FDCE \multiplier_core_serial.mul_reg[prod][6] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [6]),
        .Q(Q[6]));
  FDCE \multiplier_core_serial.mul_reg[prod][7] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [7]),
        .Q(Q[7]));
  FDCE \multiplier_core_serial.mul_reg[prod][8] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [8]),
        .Q(Q[8]));
  FDCE \multiplier_core_serial.mul_reg[prod][9] 
       (.C(clk),
        .CE(\multiplier_core_serial.mul[prod][63]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\multiplier_core_serial.mul_reg[prod][63]_0 [9]),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \register_file_fpga.reg_file_reg_i_137 
       (.I0(\register_file_fpga.reg_file_reg_i_170_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(\register_file_fpga.reg_file_reg_i_71 ),
        .I3(\serial_shifter.shifter_reg[done_ff] ),
        .I4(\register_file_fpga.reg_file_reg_i_71_0 ),
        .O(\ctrl_reg[out_en]_0 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_138 
       (.I0(\register_file_fpga.reg_file_reg_i_171_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[31]),
        .I3(p_0_in[31]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_31 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_139 
       (.I0(\register_file_fpga.reg_file_reg_i_172_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[30]),
        .I3(p_0_in[30]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_30 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_140 
       (.I0(\register_file_fpga.reg_file_reg_i_173_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[29]),
        .I3(p_0_in[29]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_29 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_141 
       (.I0(\register_file_fpga.reg_file_reg_i_174_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[28]),
        .I3(p_0_in[28]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_28 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_142 
       (.I0(\register_file_fpga.reg_file_reg_i_175_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[27]),
        .I3(p_0_in[27]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_27 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_143 
       (.I0(\register_file_fpga.reg_file_reg_i_176_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[26]),
        .I3(p_0_in[26]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_26 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_144 
       (.I0(\register_file_fpga.reg_file_reg_i_177_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[25]),
        .I3(p_0_in[25]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_25 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_145 
       (.I0(\register_file_fpga.reg_file_reg_i_178_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[24]),
        .I3(p_0_in[24]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_24 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_146 
       (.I0(\register_file_fpga.reg_file_reg_i_179_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[23]),
        .I3(p_0_in[23]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_23 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_147 
       (.I0(\register_file_fpga.reg_file_reg_i_180_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[22]),
        .I3(p_0_in[22]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_22 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_148 
       (.I0(\register_file_fpga.reg_file_reg_i_181_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[21]),
        .I3(p_0_in[21]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_21 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_149 
       (.I0(\register_file_fpga.reg_file_reg_i_182_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[20]),
        .I3(p_0_in[20]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_20 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_150 
       (.I0(\register_file_fpga.reg_file_reg_i_183_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[19]),
        .I3(p_0_in[19]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_19 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_151 
       (.I0(\register_file_fpga.reg_file_reg_i_184_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[18]),
        .I3(p_0_in[18]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_18 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_152 
       (.I0(\register_file_fpga.reg_file_reg_i_185_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[17]),
        .I3(p_0_in[17]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_17 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_153 
       (.I0(\register_file_fpga.reg_file_reg_i_186_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[16]),
        .I3(p_0_in[16]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_16 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_154 
       (.I0(\register_file_fpga.reg_file_reg_i_187_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[15]),
        .I3(p_0_in[15]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_15 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_155 
       (.I0(\register_file_fpga.reg_file_reg_i_188_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[14]),
        .I3(p_0_in[14]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_14 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_156 
       (.I0(\register_file_fpga.reg_file_reg_i_189_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[13]),
        .I3(p_0_in[13]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_13 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_157 
       (.I0(\register_file_fpga.reg_file_reg_i_190_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[12]),
        .I3(p_0_in[12]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_12 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_158 
       (.I0(\register_file_fpga.reg_file_reg_i_191_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[11]),
        .I3(p_0_in[11]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_11 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_159 
       (.I0(\register_file_fpga.reg_file_reg_i_192_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[10]),
        .I3(p_0_in[10]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_10 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_160 
       (.I0(\register_file_fpga.reg_file_reg_i_193_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[9]),
        .I3(p_0_in[9]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_9 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_161 
       (.I0(\register_file_fpga.reg_file_reg_i_194_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[8]),
        .I3(p_0_in[8]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_8 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_162 
       (.I0(\register_file_fpga.reg_file_reg_i_195_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[7]),
        .I3(p_0_in[7]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_7 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_163 
       (.I0(\register_file_fpga.reg_file_reg_i_196_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[6]),
        .I3(p_0_in[6]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_6 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_164 
       (.I0(\register_file_fpga.reg_file_reg_i_197_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[5]),
        .I3(p_0_in[5]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_5 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_165 
       (.I0(\register_file_fpga.reg_file_reg_i_198_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[4]),
        .I3(p_0_in[4]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_4 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_166 
       (.I0(\register_file_fpga.reg_file_reg_i_199_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[3]),
        .I3(p_0_in[3]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_3 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_167 
       (.I0(\register_file_fpga.reg_file_reg_i_200_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[2]),
        .I3(p_0_in[2]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_2 ));
  LUT6 #(
    .INIT(64'h8888888880808800)) 
    \register_file_fpga.reg_file_reg_i_168 
       (.I0(\register_file_fpga.reg_file_reg_i_201_n_0 ),
        .I1(\ctrl_reg[out_en]__0 ),
        .I2(Q[1]),
        .I3(p_0_in[1]),
        .I4(\register_file_fpga.reg_file_reg_i_74 ),
        .I5(\register_file_fpga.reg_file_reg_i_210_0 ),
        .O(\ctrl_reg[out_en]_1 ));
  LUT6 #(
    .INIT(64'h8B8B8B888B8B8BBB)) 
    \register_file_fpga.reg_file_reg_i_170 
       (.I0(\register_file_fpga.reg_file_reg_i_202_n_0 ),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(p_0_in[0]),
        .I3(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I4(\execute_engine_reg[ir] [0]),
        .I5(Q[0]),
        .O(\register_file_fpga.reg_file_reg_i_170_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_171 
       (.I0(p_1_in0),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [31]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[31]),
        .O(\register_file_fpga.reg_file_reg_i_171_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_172 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [30]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[30]),
        .O(\register_file_fpga.reg_file_reg_i_172_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_173 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [29]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[29]),
        .O(\register_file_fpga.reg_file_reg_i_173_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_174 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [28]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[28]),
        .O(\register_file_fpga.reg_file_reg_i_174_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_175 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [27]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[27]),
        .O(\register_file_fpga.reg_file_reg_i_175_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_176 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [26]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[26]),
        .O(\register_file_fpga.reg_file_reg_i_176_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_177 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [25]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[25]),
        .O(\register_file_fpga.reg_file_reg_i_177_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_178 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [24]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[24]),
        .O(\register_file_fpga.reg_file_reg_i_178_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_179 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [23]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[23]),
        .O(\register_file_fpga.reg_file_reg_i_179_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_180 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [22]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[22]),
        .O(\register_file_fpga.reg_file_reg_i_180_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_181 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [21]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[21]),
        .O(\register_file_fpga.reg_file_reg_i_181_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_182 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [20]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[20]),
        .O(\register_file_fpga.reg_file_reg_i_182_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_183 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\register_file_fpga.reg_file_reg_i_138_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [19]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[19]),
        .O(\register_file_fpga.reg_file_reg_i_183_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_184 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [18]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[18]),
        .O(\register_file_fpga.reg_file_reg_i_184_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_185 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [17]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[17]),
        .O(\register_file_fpga.reg_file_reg_i_185_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_186 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [16]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[16]),
        .O(\register_file_fpga.reg_file_reg_i_186_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_187 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [15]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[15]),
        .O(\register_file_fpga.reg_file_reg_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_188 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [14]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[14]),
        .O(\register_file_fpga.reg_file_reg_i_188_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_189 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [13]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[13]),
        .O(\register_file_fpga.reg_file_reg_i_189_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_190 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [12]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[12]),
        .O(\register_file_fpga.reg_file_reg_i_190_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_191 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [11]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[11]),
        .O(\register_file_fpga.reg_file_reg_i_191_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_192 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [10]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[10]),
        .O(\register_file_fpga.reg_file_reg_i_192_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_193 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [9]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[9]),
        .O(\register_file_fpga.reg_file_reg_i_193_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_194 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [8]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[8]),
        .O(\register_file_fpga.reg_file_reg_i_194_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_195 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [7]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[7]),
        .O(\register_file_fpga.reg_file_reg_i_195_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_196 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [6]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[6]),
        .O(\register_file_fpga.reg_file_reg_i_196_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_197 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [5]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[5]),
        .O(\register_file_fpga.reg_file_reg_i_197_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_198 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [4]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[4]),
        .O(\register_file_fpga.reg_file_reg_i_198_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_199 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [3]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[3]),
        .O(\register_file_fpga.reg_file_reg_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_200 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [2]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[2]),
        .O(\register_file_fpga.reg_file_reg_i_200_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE2FF00FFE2FF)) 
    \register_file_fpga.reg_file_reg_i_201 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I2(\divider_core_serial.div_reg[remainder] [1]),
        .I3(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I4(\div_reg[sign_mod]__0 ),
        .I5(minusOp[1]),
        .O(\register_file_fpga.reg_file_reg_i_201_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_202 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [0]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [0]),
        .O(\register_file_fpga.reg_file_reg_i_202_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_203 
       (.CI(\register_file_fpga.reg_file_reg_i_204_n_0 ),
        .CO({\NLW_register_file_fpga.reg_file_reg_i_203_CO_UNCONNECTED [3:2],\register_file_fpga.reg_file_reg_i_203_n_2 ,\register_file_fpga.reg_file_reg_i_203_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_register_file_fpga.reg_file_reg_i_203_O_UNCONNECTED [3],minusOp[31:29]}),
        .S({1'b0,\register_file_fpga.reg_file_reg_i_211_n_0 ,\register_file_fpga.reg_file_reg_i_212_n_0 ,\register_file_fpga.reg_file_reg_i_213_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_204 
       (.CI(\register_file_fpga.reg_file_reg_i_205_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_204_n_0 ,\register_file_fpga.reg_file_reg_i_204_n_1 ,\register_file_fpga.reg_file_reg_i_204_n_2 ,\register_file_fpga.reg_file_reg_i_204_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[28:25]),
        .S({\register_file_fpga.reg_file_reg_i_214_n_0 ,\register_file_fpga.reg_file_reg_i_215_n_0 ,\register_file_fpga.reg_file_reg_i_216_n_0 ,\register_file_fpga.reg_file_reg_i_217_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_205 
       (.CI(\register_file_fpga.reg_file_reg_i_206_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_205_n_0 ,\register_file_fpga.reg_file_reg_i_205_n_1 ,\register_file_fpga.reg_file_reg_i_205_n_2 ,\register_file_fpga.reg_file_reg_i_205_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[24:21]),
        .S({\register_file_fpga.reg_file_reg_i_218_n_0 ,\register_file_fpga.reg_file_reg_i_219_n_0 ,\register_file_fpga.reg_file_reg_i_220_n_0 ,\register_file_fpga.reg_file_reg_i_221_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_206 
       (.CI(\register_file_fpga.reg_file_reg_i_207_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_206_n_0 ,\register_file_fpga.reg_file_reg_i_206_n_1 ,\register_file_fpga.reg_file_reg_i_206_n_2 ,\register_file_fpga.reg_file_reg_i_206_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[20:17]),
        .S({\register_file_fpga.reg_file_reg_i_222_n_0 ,\register_file_fpga.reg_file_reg_i_223_n_0 ,\register_file_fpga.reg_file_reg_i_224_n_0 ,\register_file_fpga.reg_file_reg_i_225_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_207 
       (.CI(\register_file_fpga.reg_file_reg_i_208_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_207_n_0 ,\register_file_fpga.reg_file_reg_i_207_n_1 ,\register_file_fpga.reg_file_reg_i_207_n_2 ,\register_file_fpga.reg_file_reg_i_207_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[16:13]),
        .S({\register_file_fpga.reg_file_reg_i_226_n_0 ,\register_file_fpga.reg_file_reg_i_227_n_0 ,\register_file_fpga.reg_file_reg_i_228_n_0 ,\register_file_fpga.reg_file_reg_i_229_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_208 
       (.CI(\register_file_fpga.reg_file_reg_i_209_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_208_n_0 ,\register_file_fpga.reg_file_reg_i_208_n_1 ,\register_file_fpga.reg_file_reg_i_208_n_2 ,\register_file_fpga.reg_file_reg_i_208_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[12:9]),
        .S({\register_file_fpga.reg_file_reg_i_230_n_0 ,\register_file_fpga.reg_file_reg_i_231_n_0 ,\register_file_fpga.reg_file_reg_i_232_n_0 ,\register_file_fpga.reg_file_reg_i_233_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_209 
       (.CI(\register_file_fpga.reg_file_reg_i_210_n_0 ),
        .CO({\register_file_fpga.reg_file_reg_i_209_n_0 ,\register_file_fpga.reg_file_reg_i_209_n_1 ,\register_file_fpga.reg_file_reg_i_209_n_2 ,\register_file_fpga.reg_file_reg_i_209_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[8:5]),
        .S({\register_file_fpga.reg_file_reg_i_234_n_0 ,\register_file_fpga.reg_file_reg_i_235_n_0 ,\register_file_fpga.reg_file_reg_i_236_n_0 ,\register_file_fpga.reg_file_reg_i_237_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \register_file_fpga.reg_file_reg_i_210 
       (.CI(1'b0),
        .CO({\register_file_fpga.reg_file_reg_i_210_n_0 ,\register_file_fpga.reg_file_reg_i_210_n_1 ,\register_file_fpga.reg_file_reg_i_210_n_2 ,\register_file_fpga.reg_file_reg_i_210_n_3 }),
        .CYINIT(\register_file_fpga.reg_file_reg_i_202_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(minusOp[4:1]),
        .S({\register_file_fpga.reg_file_reg_i_238_n_0 ,\register_file_fpga.reg_file_reg_i_239_n_0 ,\register_file_fpga.reg_file_reg_i_240_n_0 ,\register_file_fpga.reg_file_reg_i_241_n_0 }));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_211 
       (.I0(p_1_in0),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [31]),
        .O(\register_file_fpga.reg_file_reg_i_211_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_212 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [30]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [30]),
        .O(\register_file_fpga.reg_file_reg_i_212_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_213 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [29]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [29]),
        .O(\register_file_fpga.reg_file_reg_i_213_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_214 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [28]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [28]),
        .O(\register_file_fpga.reg_file_reg_i_214_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_215 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [27]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [27]),
        .O(\register_file_fpga.reg_file_reg_i_215_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_216 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [26]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [26]),
        .O(\register_file_fpga.reg_file_reg_i_216_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_217 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [25]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [25]),
        .O(\register_file_fpga.reg_file_reg_i_217_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_218 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [24]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [24]),
        .O(\register_file_fpga.reg_file_reg_i_218_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_219 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [23]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [23]),
        .O(\register_file_fpga.reg_file_reg_i_219_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_220 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [22]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [22]),
        .O(\register_file_fpga.reg_file_reg_i_220_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_221 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [21]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [21]),
        .O(\register_file_fpga.reg_file_reg_i_221_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_222 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [20]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [20]),
        .O(\register_file_fpga.reg_file_reg_i_222_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_223 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [19]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [19]),
        .O(\register_file_fpga.reg_file_reg_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_224 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [18]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [18]),
        .O(\register_file_fpga.reg_file_reg_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_225 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [17]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [17]),
        .O(\register_file_fpga.reg_file_reg_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_226 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [16]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [16]),
        .O(\register_file_fpga.reg_file_reg_i_226_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_227 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [15]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [15]),
        .O(\register_file_fpga.reg_file_reg_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_228 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [14]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [14]),
        .O(\register_file_fpga.reg_file_reg_i_228_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_229 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [13]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [13]),
        .O(\register_file_fpga.reg_file_reg_i_229_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_230 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [12]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [12]),
        .O(\register_file_fpga.reg_file_reg_i_230_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_231 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [11]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [11]),
        .O(\register_file_fpga.reg_file_reg_i_231_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_232 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [10]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [10]),
        .O(\register_file_fpga.reg_file_reg_i_232_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_233 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [9]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [9]),
        .O(\register_file_fpga.reg_file_reg_i_233_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_234 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [8]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [8]),
        .O(\register_file_fpga.reg_file_reg_i_234_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_235 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [7]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [7]),
        .O(\register_file_fpga.reg_file_reg_i_235_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_236 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [6]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [6]),
        .O(\register_file_fpga.reg_file_reg_i_236_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_237 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [5]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [5]),
        .O(\register_file_fpga.reg_file_reg_i_237_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_238 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [4]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [4]),
        .O(\register_file_fpga.reg_file_reg_i_238_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_239 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [3]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [3]),
        .O(\register_file_fpga.reg_file_reg_i_239_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_240 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [2]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [2]),
        .O(\register_file_fpga.reg_file_reg_i_240_n_0 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \register_file_fpga.reg_file_reg_i_241 
       (.I0(\divider_core_serial.div_reg[quotient][30]_0 [1]),
        .I1(\register_file_fpga.reg_file_reg_i_210_0 ),
        .I2(\register_file_fpga.reg_file_reg_i_151_0 ),
        .I3(\divider_core_serial.div_reg[remainder] [1]),
        .O(\register_file_fpga.reg_file_reg_i_241_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_cp_shifter
   (\serial_shifter.shifter_reg[done_ff] ,
    \serial_shifter.shifter_reg[cnt][1]_0 ,
    \serial_shifter.shifter_reg[cnt][0]_0 ,
    \trap_ctrl_reg[exc_buf][1] ,
    \serial_shifter.shifter_reg[done_ff]__0_0 ,
    \serial_shifter.shifter_reg[sreg][31]_0 ,
    \serial_shifter.shifter_reg[done_ff]__0_1 ,
    \serial_shifter.shifter_reg[done_ff]__0_2 ,
    \serial_shifter.shifter_reg[done_ff]__0_3 ,
    \serial_shifter.shifter_reg[done_ff]__0_4 ,
    \serial_shifter.shifter_reg[done_ff]__0_5 ,
    \serial_shifter.shifter_reg[done_ff]__0_6 ,
    \serial_shifter.shifter_reg[done_ff]__0_7 ,
    \serial_shifter.shifter_reg[done_ff]__0_8 ,
    \serial_shifter.shifter_reg[done_ff]__0_9 ,
    \serial_shifter.shifter_reg[done_ff]__0_10 ,
    \serial_shifter.shifter_reg[done_ff]__0_11 ,
    \serial_shifter.shifter_reg[done_ff]__0_12 ,
    \serial_shifter.shifter_reg[done_ff]__0_13 ,
    \serial_shifter.shifter_reg[done_ff]__0_14 ,
    \serial_shifter.shifter_reg[done_ff]__0_15 ,
    \serial_shifter.shifter_reg[done_ff]__0_16 ,
    \serial_shifter.shifter_reg[done_ff]__0_17 ,
    \serial_shifter.shifter_reg[done_ff]__0_18 ,
    \serial_shifter.shifter_reg[done_ff]__0_19 ,
    \serial_shifter.shifter_reg[done_ff]__0_20 ,
    \serial_shifter.shifter_reg[done_ff]__0_21 ,
    \serial_shifter.shifter_reg[done_ff]__0_22 ,
    \serial_shifter.shifter_reg[done_ff]__0_23 ,
    \serial_shifter.shifter_reg[done_ff]__0_24 ,
    \serial_shifter.shifter_reg[done_ff]__0_25 ,
    \serial_shifter.shifter_reg[done_ff]__0_26 ,
    \serial_shifter.shifter_reg[done_ff]__0_27 ,
    \serial_shifter.shifter_reg[done_ff]__0_28 ,
    \serial_shifter.shifter_reg[done_ff]__0_29 ,
    \serial_shifter.shifter_reg[done_ff]__0_30 ,
    clk,
    rstn_sys,
    \serial_shifter.shifter_reg[cnt][1]_1 ,
    Q,
    cp_valid_1,
    \serial_shifter.shifter_reg[cnt][3]_0 ,
    \serial_shifter.shifter_reg[cnt][4]_0 ,
    \serial_shifter.shifter_reg[cnt][2]_0 ,
    \serial_shifter.shifter_reg[cnt][3]_1 ,
    \register_file_fpga.reg_file_reg_i_70 ,
    \register_file_fpga.reg_file_reg_i_70_0 ,
    alu_add,
    \register_file_fpga.reg_file_reg_i_69 ,
    \register_file_fpga.reg_file_reg_i_68 ,
    \register_file_fpga.reg_file_reg_i_67 ,
    \register_file_fpga.reg_file_reg_i_66 ,
    \register_file_fpga.reg_file_reg_i_65 ,
    \register_file_fpga.reg_file_reg_i_64 ,
    \register_file_fpga.reg_file_reg_i_63 ,
    \register_file_fpga.reg_file_reg_i_62 ,
    \register_file_fpga.reg_file_reg_i_61 ,
    \register_file_fpga.reg_file_reg_i_60 ,
    \register_file_fpga.reg_file_reg_i_59 ,
    \register_file_fpga.reg_file_reg_i_58 ,
    \register_file_fpga.reg_file_reg_i_57 ,
    \register_file_fpga.reg_file_reg_i_56 ,
    \register_file_fpga.reg_file_reg_i_55 ,
    \register_file_fpga.reg_file_reg_i_54 ,
    \register_file_fpga.reg_file_reg_i_53 ,
    \register_file_fpga.reg_file_reg_i_52 ,
    \register_file_fpga.reg_file_reg_i_51 ,
    \register_file_fpga.reg_file_reg_i_50 ,
    \register_file_fpga.reg_file_reg_i_49 ,
    \register_file_fpga.reg_file_reg_i_48 ,
    \register_file_fpga.reg_file_reg_i_47 ,
    \register_file_fpga.reg_file_reg_i_46 ,
    \register_file_fpga.reg_file_reg_i_45 ,
    \register_file_fpga.reg_file_reg_i_44 ,
    \register_file_fpga.reg_file_reg_i_43 ,
    \register_file_fpga.reg_file_reg_i_42 ,
    \register_file_fpga.reg_file_reg_i_41 ,
    \register_file_fpga.reg_file_reg_i_40 ,
    \ctrl[cpu_trap] ,
    D);
  output \serial_shifter.shifter_reg[done_ff] ;
  output \serial_shifter.shifter_reg[cnt][1]_0 ;
  output \serial_shifter.shifter_reg[cnt][0]_0 ;
  output \trap_ctrl_reg[exc_buf][1] ;
  output \serial_shifter.shifter_reg[done_ff]__0_0 ;
  output [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  output \serial_shifter.shifter_reg[done_ff]__0_1 ;
  output \serial_shifter.shifter_reg[done_ff]__0_2 ;
  output \serial_shifter.shifter_reg[done_ff]__0_3 ;
  output \serial_shifter.shifter_reg[done_ff]__0_4 ;
  output \serial_shifter.shifter_reg[done_ff]__0_5 ;
  output \serial_shifter.shifter_reg[done_ff]__0_6 ;
  output \serial_shifter.shifter_reg[done_ff]__0_7 ;
  output \serial_shifter.shifter_reg[done_ff]__0_8 ;
  output \serial_shifter.shifter_reg[done_ff]__0_9 ;
  output \serial_shifter.shifter_reg[done_ff]__0_10 ;
  output \serial_shifter.shifter_reg[done_ff]__0_11 ;
  output \serial_shifter.shifter_reg[done_ff]__0_12 ;
  output \serial_shifter.shifter_reg[done_ff]__0_13 ;
  output \serial_shifter.shifter_reg[done_ff]__0_14 ;
  output \serial_shifter.shifter_reg[done_ff]__0_15 ;
  output \serial_shifter.shifter_reg[done_ff]__0_16 ;
  output \serial_shifter.shifter_reg[done_ff]__0_17 ;
  output \serial_shifter.shifter_reg[done_ff]__0_18 ;
  output \serial_shifter.shifter_reg[done_ff]__0_19 ;
  output \serial_shifter.shifter_reg[done_ff]__0_20 ;
  output \serial_shifter.shifter_reg[done_ff]__0_21 ;
  output \serial_shifter.shifter_reg[done_ff]__0_22 ;
  output \serial_shifter.shifter_reg[done_ff]__0_23 ;
  output \serial_shifter.shifter_reg[done_ff]__0_24 ;
  output \serial_shifter.shifter_reg[done_ff]__0_25 ;
  output \serial_shifter.shifter_reg[done_ff]__0_26 ;
  output \serial_shifter.shifter_reg[done_ff]__0_27 ;
  output \serial_shifter.shifter_reg[done_ff]__0_28 ;
  output \serial_shifter.shifter_reg[done_ff]__0_29 ;
  output \serial_shifter.shifter_reg[done_ff]__0_30 ;
  input clk;
  input rstn_sys;
  input [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  input [0:0]Q;
  input cp_valid_1;
  input [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  input \serial_shifter.shifter_reg[cnt][4]_0 ;
  input \serial_shifter.shifter_reg[cnt][2]_0 ;
  input \serial_shifter.shifter_reg[cnt][3]_1 ;
  input \register_file_fpga.reg_file_reg_i_70 ;
  input [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  input [30:0]alu_add;
  input \register_file_fpga.reg_file_reg_i_69 ;
  input \register_file_fpga.reg_file_reg_i_68 ;
  input \register_file_fpga.reg_file_reg_i_67 ;
  input \register_file_fpga.reg_file_reg_i_66 ;
  input \register_file_fpga.reg_file_reg_i_65 ;
  input \register_file_fpga.reg_file_reg_i_64 ;
  input \register_file_fpga.reg_file_reg_i_63 ;
  input \register_file_fpga.reg_file_reg_i_62 ;
  input \register_file_fpga.reg_file_reg_i_61 ;
  input \register_file_fpga.reg_file_reg_i_60 ;
  input \register_file_fpga.reg_file_reg_i_59 ;
  input \register_file_fpga.reg_file_reg_i_58 ;
  input \register_file_fpga.reg_file_reg_i_57 ;
  input \register_file_fpga.reg_file_reg_i_56 ;
  input \register_file_fpga.reg_file_reg_i_55 ;
  input \register_file_fpga.reg_file_reg_i_54 ;
  input \register_file_fpga.reg_file_reg_i_53 ;
  input \register_file_fpga.reg_file_reg_i_52 ;
  input \register_file_fpga.reg_file_reg_i_51 ;
  input \register_file_fpga.reg_file_reg_i_50 ;
  input \register_file_fpga.reg_file_reg_i_49 ;
  input \register_file_fpga.reg_file_reg_i_48 ;
  input \register_file_fpga.reg_file_reg_i_47 ;
  input \register_file_fpga.reg_file_reg_i_46 ;
  input \register_file_fpga.reg_file_reg_i_45 ;
  input \register_file_fpga.reg_file_reg_i_44 ;
  input \register_file_fpga.reg_file_reg_i_43 ;
  input \register_file_fpga.reg_file_reg_i_42 ;
  input \register_file_fpga.reg_file_reg_i_41 ;
  input \register_file_fpga.reg_file_reg_i_40 ;
  input \ctrl[cpu_trap] ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire [30:0]alu_add;
  wire clk;
  wire cp_valid_0;
  wire cp_valid_1;
  wire \ctrl[cpu_trap] ;
  wire [4:2]p_0_in;
  wire \register_file_fpga.reg_file_reg_i_40 ;
  wire \register_file_fpga.reg_file_reg_i_41 ;
  wire \register_file_fpga.reg_file_reg_i_42 ;
  wire \register_file_fpga.reg_file_reg_i_43 ;
  wire \register_file_fpga.reg_file_reg_i_44 ;
  wire \register_file_fpga.reg_file_reg_i_45 ;
  wire \register_file_fpga.reg_file_reg_i_46 ;
  wire \register_file_fpga.reg_file_reg_i_47 ;
  wire \register_file_fpga.reg_file_reg_i_48 ;
  wire \register_file_fpga.reg_file_reg_i_49 ;
  wire \register_file_fpga.reg_file_reg_i_50 ;
  wire \register_file_fpga.reg_file_reg_i_51 ;
  wire \register_file_fpga.reg_file_reg_i_52 ;
  wire \register_file_fpga.reg_file_reg_i_53 ;
  wire \register_file_fpga.reg_file_reg_i_54 ;
  wire \register_file_fpga.reg_file_reg_i_55 ;
  wire \register_file_fpga.reg_file_reg_i_56 ;
  wire \register_file_fpga.reg_file_reg_i_57 ;
  wire \register_file_fpga.reg_file_reg_i_58 ;
  wire \register_file_fpga.reg_file_reg_i_59 ;
  wire \register_file_fpga.reg_file_reg_i_60 ;
  wire \register_file_fpga.reg_file_reg_i_61 ;
  wire \register_file_fpga.reg_file_reg_i_62 ;
  wire \register_file_fpga.reg_file_reg_i_63 ;
  wire \register_file_fpga.reg_file_reg_i_64 ;
  wire \register_file_fpga.reg_file_reg_i_65 ;
  wire \register_file_fpga.reg_file_reg_i_66 ;
  wire \register_file_fpga.reg_file_reg_i_67 ;
  wire \register_file_fpga.reg_file_reg_i_68 ;
  wire \register_file_fpga.reg_file_reg_i_69 ;
  wire \register_file_fpga.reg_file_reg_i_70 ;
  wire [1:0]\register_file_fpga.reg_file_reg_i_70_0 ;
  wire rstn_sys;
  wire \serial_shifter.shifter[busy]_i_1_n_0 ;
  wire \serial_shifter.shifter[busy]_i_2_n_0 ;
  wire \serial_shifter.shifter[cnt][4]_i_3_n_0 ;
  wire \serial_shifter.shifter_reg[busy]__0 ;
  wire [4:2]\serial_shifter.shifter_reg[cnt] ;
  wire \serial_shifter.shifter_reg[cnt][0]_0 ;
  wire \serial_shifter.shifter_reg[cnt][1]_0 ;
  wire [1:0]\serial_shifter.shifter_reg[cnt][1]_1 ;
  wire \serial_shifter.shifter_reg[cnt][2]_0 ;
  wire [0:0]\serial_shifter.shifter_reg[cnt][3]_0 ;
  wire \serial_shifter.shifter_reg[cnt][3]_1 ;
  wire \serial_shifter.shifter_reg[cnt][4]_0 ;
  wire \serial_shifter.shifter_reg[done_ff] ;
  wire \serial_shifter.shifter_reg[done_ff]__0_0 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_1 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_10 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_11 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_12 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_13 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_14 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_15 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_16 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_17 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_18 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_19 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_2 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_20 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_21 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_22 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_23 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_24 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_25 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_26 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_27 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_28 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_29 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_3 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_30 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_4 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_5 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_6 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_7 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_8 ;
  wire \serial_shifter.shifter_reg[done_ff]__0_9 ;
  wire [31:0]\serial_shifter.shifter_reg[sreg][31]_0 ;
  wire \shifter[sreg] ;
  wire \trap_ctrl_reg[exc_buf][1] ;

  LUT4 #(
    .INIT(16'h0015)) 
    \FSM_sequential_execute_engine[state][3]_i_9 
       (.I0(Q),
        .I1(\serial_shifter.shifter_reg[busy]__0 ),
        .I2(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I3(cp_valid_1),
        .O(\trap_ctrl_reg[exc_buf][1] ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_100 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [18]),
        .I2(\register_file_fpga.reg_file_reg_i_53 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[17]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_17 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_102 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [17]),
        .I2(\register_file_fpga.reg_file_reg_i_54 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[16]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_16 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_104 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [16]),
        .I2(\register_file_fpga.reg_file_reg_i_55 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[15]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_15 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_106 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [15]),
        .I2(\register_file_fpga.reg_file_reg_i_56 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[14]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_14 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_108 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [14]),
        .I2(\register_file_fpga.reg_file_reg_i_57 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[13]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_13 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_110 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [13]),
        .I2(\register_file_fpga.reg_file_reg_i_58 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[12]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_12 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_112 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [12]),
        .I2(\register_file_fpga.reg_file_reg_i_59 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[11]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_11 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_114 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [11]),
        .I2(\register_file_fpga.reg_file_reg_i_60 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[10]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_10 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_116 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [10]),
        .I2(\register_file_fpga.reg_file_reg_i_61 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[9]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_9 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_118 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [9]),
        .I2(\register_file_fpga.reg_file_reg_i_62 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[8]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_8 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_120 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [8]),
        .I2(\register_file_fpga.reg_file_reg_i_63 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[7]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_7 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_122 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [7]),
        .I2(\register_file_fpga.reg_file_reg_i_64 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[6]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_6 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_124 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [6]),
        .I2(\register_file_fpga.reg_file_reg_i_65 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[5]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_5 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_126 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [5]),
        .I2(\register_file_fpga.reg_file_reg_i_66 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[4]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_4 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_128 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [4]),
        .I2(\register_file_fpga.reg_file_reg_i_67 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[3]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_3 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_130 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [3]),
        .I2(\register_file_fpga.reg_file_reg_i_68 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[2]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_2 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_132 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [2]),
        .I2(\register_file_fpga.reg_file_reg_i_69 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[1]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_1 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_134 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [1]),
        .I2(\register_file_fpga.reg_file_reg_i_70 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[0]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_0 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_74 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [31]),
        .I2(\register_file_fpga.reg_file_reg_i_40 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[30]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_30 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_76 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [30]),
        .I2(\register_file_fpga.reg_file_reg_i_41 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[29]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_29 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_78 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [29]),
        .I2(\register_file_fpga.reg_file_reg_i_42 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[28]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_28 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_80 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [28]),
        .I2(\register_file_fpga.reg_file_reg_i_43 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[27]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_27 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_82 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [27]),
        .I2(\register_file_fpga.reg_file_reg_i_44 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[26]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_26 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_84 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [26]),
        .I2(\register_file_fpga.reg_file_reg_i_45 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[25]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_25 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_86 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [25]),
        .I2(\register_file_fpga.reg_file_reg_i_46 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[24]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_24 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_88 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [24]),
        .I2(\register_file_fpga.reg_file_reg_i_47 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[23]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_23 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_90 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [23]),
        .I2(\register_file_fpga.reg_file_reg_i_48 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[22]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_22 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_92 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [22]),
        .I2(\register_file_fpga.reg_file_reg_i_49 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[21]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_21 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_94 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [21]),
        .I2(\register_file_fpga.reg_file_reg_i_50 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[20]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_20 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_96 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [20]),
        .I2(\register_file_fpga.reg_file_reg_i_51 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[19]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_19 ));
  LUT6 #(
    .INIT(64'h00FFF8000000F800)) 
    \register_file_fpga.reg_file_reg_i_98 
       (.I0(\serial_shifter.shifter_reg[done_ff] ),
        .I1(\serial_shifter.shifter_reg[sreg][31]_0 [19]),
        .I2(\register_file_fpga.reg_file_reg_i_52 ),
        .I3(\register_file_fpga.reg_file_reg_i_70_0 [1]),
        .I4(\register_file_fpga.reg_file_reg_i_70_0 [0]),
        .I5(alu_add[18]),
        .O(\serial_shifter.shifter_reg[done_ff]__0_18 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \serial_shifter.shifter[busy]_i_1 
       (.I0(\serial_shifter.shifter[busy]_i_2_n_0 ),
        .I1(\ctrl[cpu_trap] ),
        .I2(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I3(\serial_shifter.shifter_reg[busy]__0 ),
        .O(\serial_shifter.shifter[busy]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \serial_shifter.shifter[busy]_i_2 
       (.I0(\serial_shifter.shifter_reg[cnt] [3]),
        .I1(\serial_shifter.shifter_reg[cnt] [2]),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[busy]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \serial_shifter.shifter[cnt][2]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][2]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \serial_shifter.shifter[cnt][3]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][3]_1 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [3]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B88BB8)) 
    \serial_shifter.shifter[cnt][4]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][4]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter[cnt][4]_i_3_n_0 ),
        .I4(\serial_shifter.shifter_reg[cnt] [2]),
        .I5(\serial_shifter.shifter_reg[cnt] [3]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \serial_shifter.shifter[cnt][4]_i_3 
       (.I0(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .O(\serial_shifter.shifter[cnt][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \serial_shifter.shifter[done_ff]_i_1 
       (.I0(\serial_shifter.shifter_reg[busy]__0 ),
        .I1(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I2(\serial_shifter.shifter_reg[cnt] [4]),
        .I3(\serial_shifter.shifter_reg[cnt] [2]),
        .I4(\serial_shifter.shifter_reg[cnt] [3]),
        .O(cp_valid_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \serial_shifter.shifter[sreg][31]_i_1 
       (.I0(\serial_shifter.shifter_reg[cnt][1]_0 ),
        .I1(\serial_shifter.shifter_reg[cnt] [4]),
        .I2(\serial_shifter.shifter_reg[cnt] [2]),
        .I3(\serial_shifter.shifter_reg[cnt] [3]),
        .I4(\serial_shifter.shifter_reg[cnt][0]_0 ),
        .I5(\serial_shifter.shifter_reg[cnt][3]_0 ),
        .O(\shifter[sreg] ));
  FDCE \serial_shifter.shifter_reg[busy] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter[busy]_i_1_n_0 ),
        .Q(\serial_shifter.shifter_reg[busy]__0 ));
  FDCE \serial_shifter.shifter_reg[cnt][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [0]),
        .Q(\serial_shifter.shifter_reg[cnt][0]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(\serial_shifter.shifter_reg[cnt][1]_1 [1]),
        .Q(\serial_shifter.shifter_reg[cnt][1]_0 ));
  FDCE \serial_shifter.shifter_reg[cnt][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\serial_shifter.shifter_reg[cnt] [2]));
  FDCE \serial_shifter.shifter_reg[cnt][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\serial_shifter.shifter_reg[cnt] [3]));
  FDCE \serial_shifter.shifter_reg[cnt][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\serial_shifter.shifter_reg[cnt] [4]));
  FDCE \serial_shifter.shifter_reg[done_ff]__0 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cp_valid_0),
        .Q(\serial_shifter.shifter_reg[done_ff] ));
  FDCE \serial_shifter.shifter_reg[sreg][0] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [0]));
  FDCE \serial_shifter.shifter_reg[sreg][10] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[10]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [10]));
  FDCE \serial_shifter.shifter_reg[sreg][11] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[11]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [11]));
  FDCE \serial_shifter.shifter_reg[sreg][12] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[12]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [12]));
  FDCE \serial_shifter.shifter_reg[sreg][13] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[13]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [13]));
  FDCE \serial_shifter.shifter_reg[sreg][14] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[14]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [14]));
  FDCE \serial_shifter.shifter_reg[sreg][15] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[15]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [15]));
  FDCE \serial_shifter.shifter_reg[sreg][16] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[16]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [16]));
  FDCE \serial_shifter.shifter_reg[sreg][17] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[17]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [17]));
  FDCE \serial_shifter.shifter_reg[sreg][18] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[18]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [18]));
  FDCE \serial_shifter.shifter_reg[sreg][19] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[19]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [19]));
  FDCE \serial_shifter.shifter_reg[sreg][1] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [1]));
  FDCE \serial_shifter.shifter_reg[sreg][20] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[20]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [20]));
  FDCE \serial_shifter.shifter_reg[sreg][21] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[21]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [21]));
  FDCE \serial_shifter.shifter_reg[sreg][22] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[22]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [22]));
  FDCE \serial_shifter.shifter_reg[sreg][23] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[23]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [23]));
  FDCE \serial_shifter.shifter_reg[sreg][24] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[24]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [24]));
  FDCE \serial_shifter.shifter_reg[sreg][25] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[25]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [25]));
  FDCE \serial_shifter.shifter_reg[sreg][26] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[26]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [26]));
  FDCE \serial_shifter.shifter_reg[sreg][27] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[27]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [27]));
  FDCE \serial_shifter.shifter_reg[sreg][28] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[28]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [28]));
  FDCE \serial_shifter.shifter_reg[sreg][29] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[29]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [29]));
  FDCE \serial_shifter.shifter_reg[sreg][2] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [2]));
  FDCE \serial_shifter.shifter_reg[sreg][30] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[30]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [30]));
  FDCE \serial_shifter.shifter_reg[sreg][31] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[31]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [31]));
  FDCE \serial_shifter.shifter_reg[sreg][3] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [3]));
  FDCE \serial_shifter.shifter_reg[sreg][4] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [4]));
  FDCE \serial_shifter.shifter_reg[sreg][5] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [5]));
  FDCE \serial_shifter.shifter_reg[sreg][6] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [6]));
  FDCE \serial_shifter.shifter_reg[sreg][7] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [7]));
  FDCE \serial_shifter.shifter_reg[sreg][8] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[8]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [8]));
  FDCE \serial_shifter.shifter_reg[sreg][9] 
       (.C(clk),
        .CE(\shifter[sreg] ),
        .CLR(rstn_sys),
        .D(D[9]),
        .Q(\serial_shifter.shifter_reg[sreg][31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_lsu
   (misaligned,
    arbiter_err,
    arbiter_req_reg_0,
    m_axi_rready,
    \bus_req_o_reg[rw]_0 ,
    port_sel_reg,
    \fetch_engine_reg[pc][15] ,
    \mar_reg[2]_0 ,
    \mar_reg[2]_1 ,
    \mar_reg[10]_0 ,
    D,
    \mar_reg[3]_0 ,
    \mar_reg[26]_0 ,
    \mar_reg[29]_0 ,
    \mar_reg[28]_0 ,
    \mar_reg[30]_0 ,
    \mar_reg[3]_1 ,
    \mar_reg[3]_2 ,
    \mar_reg[2]_2 ,
    \mar_reg[10]_1 ,
    \bus_req_o_reg[data][0]_0 ,
    Q,
    \mar_reg[10]_2 ,
    \mar_reg[3]_3 ,
    \bus_req_o_reg[data][0]_1 ,
    \fifo_read_sync.half_o_reg ,
    WEA,
    m_axi_wstrb,
    \bus_req_o_reg[ben][2]_0 ,
    \bus_req_o_reg[ben][1]_0 ,
    \bus_req_o_reg[ben][0]_0 ,
    \timeout_cnt_reg[6] ,
    m_axi_bresp_0_sp_1,
    \m_axi_bresp[0]_0 ,
    \w_pnt_reg[0] ,
    m_axi_bready,
    rden0,
    \dout_reg[7] ,
    \mar_reg[8]_0 ,
    \mar_reg[12]_0 ,
    \mar_reg[10]_3 ,
    \mar_reg[11]_0 ,
    \bus_req_o_reg[rw]_1 ,
    \iodev_req[3][stb] ,
    \mar_reg[2]_3 ,
    \r_pnt_reg[0] ,
    \bus_req_o_reg[rw]_2 ,
    \bus_req_o_reg[rw]_3 ,
    ADDRARDADDR,
    \bus_rsp_o[data][18]_i_2_0 ,
    \irq_enable_reg[0] ,
    m_axi_araddr,
    \mar_reg[31]_0 ,
    \mar_reg[25]_0 ,
    \rdata_o_reg[31]_0 ,
    E,
    misaligned_reg_0,
    clk,
    rstn_sys,
    \cpu_d_rsp[err] ,
    \ctrl[lsu_rw] ,
    arbiter_req_reg_1,
    m_axi_bready_0,
    mem_ram_b0_reg_1,
    \keeper_reg[halt] ,
    p_3_in,
    \bus_rsp_o_reg[data][15] ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    \tx_fifo[avail] ,
    \tx_fifo[free] ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \bus_rsp_o_reg[data][30] ,
    \bus_rsp_o_reg[data][31] ,
    \bus_rsp_o_reg[data][31]_0 ,
    pending_reg,
    pending_reg_0,
    pending,
    w_pnt,
    r_pnt,
    \w_pnt_reg[0]_0 ,
    gpio_o,
    \bus_rsp_o_reg[data][7] ,
    cg_en_9,
    \bus_rsp_o_reg[data][7]_0 ,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \bus_rsp_o_reg[data][5] ,
    \bus_rsp_o_reg[data][0] ,
    \bus_rsp_o_reg[data][1] ,
    \bus_rsp_o_reg[data][2] ,
    \bus_rsp_o_reg[data][3] ,
    \bus_rsp_o_reg[data][4] ,
    \bus_rsp_o_reg[data][5]_0 ,
    \bus_rsp_o_reg[data][6] ,
    \bus_rsp_o_reg[data][7]_1 ,
    \bus_rsp_o_reg[data][8] ,
    \bus_rsp_o_reg[data][9] ,
    \bus_rsp_o_reg[data][10] ,
    \bus_rsp_o_reg[data][11] ,
    \bus_rsp_o_reg[data][12] ,
    \bus_rsp_o_reg[data][13] ,
    \bus_rsp_o_reg[data][14] ,
    \bus_rsp_o_reg[data][15]_0 ,
    \bus_rsp_o_reg[data][16] ,
    \bus_rsp_o_reg[data][17] ,
    \bus_rsp_o_reg[data][18] ,
    \bus_rsp_o_reg[data][19] ,
    \bus_rsp_o_reg[data][20] ,
    \bus_rsp_o_reg[data][21] ,
    \bus_rsp_o_reg[data][22] ,
    \bus_rsp_o_reg[data][23] ,
    \bus_rsp_o_reg[data][24] ,
    \bus_rsp_o_reg[data][25] ,
    \bus_rsp_o_reg[data][26] ,
    \bus_rsp_o_reg[data][27] ,
    \bus_rsp_o_reg[data][28] ,
    \bus_rsp_o_reg[data][29] ,
    \bus_rsp_o_reg[data][30]_0 ,
    \bus_rsp_o_reg[data][31]_1 ,
    p_2_in,
    \imem_rom.rdata_reg_9 ,
    \keeper[halt]_i_7_0 ,
    \keeper_reg[halt]_0 ,
    \keeper_reg[halt]_1 ,
    \keeper_reg[halt]_2 ,
    \bus_rsp_o[ack]_i_2_0 ,
    m_axi_bresp,
    m_axi_bvalid,
    pending_reg_1,
    m_axi_rvalid,
    \rdata_o_reg[30]_0 ,
    \main_rsp[data] ,
    \rdata_o_reg[14]_0 ,
    \rdata_o_reg[15]_0 ,
    \rdata_o_reg[7]_0 ,
    \rdata_o_reg[23]_0 ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[23]_1 ,
    \rdata_o_reg[31]_1 ,
    \mar_reg[31]_1 ,
    \bus_req_o_reg[data][31]_0 ,
    \bus_req_o_reg[ben][3]_0 );
  output misaligned;
  output arbiter_err;
  output arbiter_req_reg_0;
  output m_axi_rready;
  output \bus_req_o_reg[rw]_0 ;
  output port_sel_reg;
  output \fetch_engine_reg[pc][15] ;
  output \mar_reg[2]_0 ;
  output \mar_reg[2]_1 ;
  output \mar_reg[10]_0 ;
  output [4:0]D;
  output \mar_reg[3]_0 ;
  output \mar_reg[26]_0 ;
  output \mar_reg[29]_0 ;
  output \mar_reg[28]_0 ;
  output \mar_reg[30]_0 ;
  output [0:0]\mar_reg[3]_1 ;
  output \mar_reg[3]_2 ;
  output \mar_reg[2]_2 ;
  output \mar_reg[10]_1 ;
  output \bus_req_o_reg[data][0]_0 ;
  output [31:0]Q;
  output \mar_reg[10]_2 ;
  output [1:0]\mar_reg[3]_3 ;
  output \bus_req_o_reg[data][0]_1 ;
  output [26:0]\fifo_read_sync.half_o_reg ;
  output [0:0]WEA;
  output [3:0]m_axi_wstrb;
  output [0:0]\bus_req_o_reg[ben][2]_0 ;
  output [0:0]\bus_req_o_reg[ben][1]_0 ;
  output [0:0]\bus_req_o_reg[ben][0]_0 ;
  output \timeout_cnt_reg[6] ;
  output m_axi_bresp_0_sp_1;
  output \m_axi_bresp[0]_0 ;
  output \w_pnt_reg[0] ;
  output m_axi_bready;
  output rden0;
  output [7:0]\dout_reg[7] ;
  output \mar_reg[8]_0 ;
  output \mar_reg[12]_0 ;
  output \mar_reg[10]_3 ;
  output \mar_reg[11]_0 ;
  output [0:0]\bus_req_o_reg[rw]_1 ;
  output \iodev_req[3][stb] ;
  output \mar_reg[2]_3 ;
  output [0:0]\r_pnt_reg[0] ;
  output [0:0]\bus_req_o_reg[rw]_2 ;
  output [31:0]\bus_req_o_reg[rw]_3 ;
  output [4:0]ADDRARDADDR;
  output \bus_rsp_o[data][18]_i_2_0 ;
  output \irq_enable_reg[0] ;
  output [10:0]m_axi_araddr;
  output [31:0]\mar_reg[31]_0 ;
  output \mar_reg[25]_0 ;
  output [31:0]\rdata_o_reg[31]_0 ;
  input [0:0]E;
  input misaligned_reg_0;
  input clk;
  input rstn_sys;
  input \cpu_d_rsp[err] ;
  input \ctrl[lsu_rw] ;
  input arbiter_req_reg_1;
  input m_axi_bready_0;
  input mem_ram_b0_reg_1;
  input \keeper_reg[halt] ;
  input [0:0]p_3_in;
  input [9:0]\bus_rsp_o_reg[data][15] ;
  input \rx_fifo[avail] ;
  input \rx_fifo[free] ;
  input \tx_fifo[avail] ;
  input \tx_fifo[free] ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input \bus_rsp_o_reg[data][30] ;
  input \bus_rsp_o_reg[data][31] ;
  input \bus_rsp_o_reg[data][31]_0 ;
  input pending_reg;
  input [0:0]pending_reg_0;
  input pending;
  input w_pnt;
  input r_pnt;
  input \w_pnt_reg[0]_0 ;
  input [7:0]gpio_o;
  input [7:0]\bus_rsp_o_reg[data][7] ;
  input cg_en_9;
  input [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input \ctrl_reg[sim_mode]__0 ;
  input \ctrl_reg[hwfc_en]__0 ;
  input [2:0]\bus_rsp_o_reg[data][5] ;
  input \bus_rsp_o_reg[data][0] ;
  input \bus_rsp_o_reg[data][1] ;
  input \bus_rsp_o_reg[data][2] ;
  input \bus_rsp_o_reg[data][3] ;
  input \bus_rsp_o_reg[data][4] ;
  input \bus_rsp_o_reg[data][5]_0 ;
  input \bus_rsp_o_reg[data][6] ;
  input \bus_rsp_o_reg[data][7]_1 ;
  input \bus_rsp_o_reg[data][8] ;
  input \bus_rsp_o_reg[data][9] ;
  input \bus_rsp_o_reg[data][10] ;
  input \bus_rsp_o_reg[data][11] ;
  input \bus_rsp_o_reg[data][12] ;
  input \bus_rsp_o_reg[data][13] ;
  input \bus_rsp_o_reg[data][14] ;
  input \bus_rsp_o_reg[data][15]_0 ;
  input \bus_rsp_o_reg[data][16] ;
  input \bus_rsp_o_reg[data][17] ;
  input \bus_rsp_o_reg[data][18] ;
  input \bus_rsp_o_reg[data][19] ;
  input \bus_rsp_o_reg[data][20] ;
  input \bus_rsp_o_reg[data][21] ;
  input \bus_rsp_o_reg[data][22] ;
  input \bus_rsp_o_reg[data][23] ;
  input \bus_rsp_o_reg[data][24] ;
  input \bus_rsp_o_reg[data][25] ;
  input \bus_rsp_o_reg[data][26] ;
  input \bus_rsp_o_reg[data][27] ;
  input \bus_rsp_o_reg[data][28] ;
  input \bus_rsp_o_reg[data][29] ;
  input \bus_rsp_o_reg[data][30]_0 ;
  input \bus_rsp_o_reg[data][31]_1 ;
  input [0:0]p_2_in;
  input \imem_rom.rdata_reg_9 ;
  input [29:0]\keeper[halt]_i_7_0 ;
  input \keeper_reg[halt]_0 ;
  input \keeper_reg[halt]_1 ;
  input \keeper_reg[halt]_2 ;
  input \bus_rsp_o[ack]_i_2_0 ;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input pending_reg_1;
  input m_axi_rvalid;
  input [13:0]\rdata_o_reg[30]_0 ;
  input [31:0]\main_rsp[data] ;
  input [1:0]\rdata_o_reg[14]_0 ;
  input \rdata_o_reg[15]_0 ;
  input \rdata_o_reg[7]_0 ;
  input \rdata_o_reg[23]_0 ;
  input \rdata_o_reg[0]_0 ;
  input \rdata_o_reg[23]_1 ;
  input \rdata_o_reg[31]_1 ;
  input [31:0]\mar_reg[31]_1 ;
  input [31:0]\bus_req_o_reg[data][31]_0 ;
  input [3:0]\bus_req_o_reg[ben][3]_0 ;

  wire [4:0]ADDRARDADDR;
  wire [4:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire arbiter_err;
  wire arbiter_req_reg_0;
  wire arbiter_req_reg_1;
  wire [0:0]\bus_req_o_reg[ben][0]_0 ;
  wire [0:0]\bus_req_o_reg[ben][1]_0 ;
  wire [0:0]\bus_req_o_reg[ben][2]_0 ;
  wire [3:0]\bus_req_o_reg[ben][3]_0 ;
  wire \bus_req_o_reg[data][0]_0 ;
  wire \bus_req_o_reg[data][0]_1 ;
  wire [31:0]\bus_req_o_reg[data][31]_0 ;
  wire \bus_req_o_reg[rw]_0 ;
  wire [0:0]\bus_req_o_reg[rw]_1 ;
  wire [0:0]\bus_req_o_reg[rw]_2 ;
  wire [31:0]\bus_req_o_reg[rw]_3 ;
  wire \bus_rsp_o[ack]_i_2_0 ;
  wire \bus_rsp_o[ack]_i_2__0_n_0 ;
  wire \bus_rsp_o[ack]_i_2_n_0 ;
  wire \bus_rsp_o[ack]_i_3_n_0 ;
  wire \bus_rsp_o[ack]_i_4_n_0 ;
  wire \bus_rsp_o[ack]_i_5_n_0 ;
  wire \bus_rsp_o[ack]_i_6_n_0 ;
  wire \bus_rsp_o[data][18]_i_2_0 ;
  wire \bus_rsp_o[data][18]_i_2_n_0 ;
  wire \bus_rsp_o[data][7]_i_2_n_0 ;
  wire \bus_rsp_o_reg[data][0] ;
  wire \bus_rsp_o_reg[data][10] ;
  wire \bus_rsp_o_reg[data][11] ;
  wire \bus_rsp_o_reg[data][12] ;
  wire \bus_rsp_o_reg[data][13] ;
  wire \bus_rsp_o_reg[data][14] ;
  wire [9:0]\bus_rsp_o_reg[data][15] ;
  wire \bus_rsp_o_reg[data][15]_0 ;
  wire \bus_rsp_o_reg[data][16] ;
  wire \bus_rsp_o_reg[data][17] ;
  wire \bus_rsp_o_reg[data][18] ;
  wire \bus_rsp_o_reg[data][19] ;
  wire \bus_rsp_o_reg[data][1] ;
  wire \bus_rsp_o_reg[data][20] ;
  wire \bus_rsp_o_reg[data][21] ;
  wire \bus_rsp_o_reg[data][22] ;
  wire \bus_rsp_o_reg[data][23] ;
  wire \bus_rsp_o_reg[data][24] ;
  wire \bus_rsp_o_reg[data][25] ;
  wire \bus_rsp_o_reg[data][26] ;
  wire \bus_rsp_o_reg[data][27] ;
  wire \bus_rsp_o_reg[data][28] ;
  wire \bus_rsp_o_reg[data][29] ;
  wire \bus_rsp_o_reg[data][2] ;
  wire \bus_rsp_o_reg[data][30] ;
  wire \bus_rsp_o_reg[data][30]_0 ;
  wire \bus_rsp_o_reg[data][31] ;
  wire \bus_rsp_o_reg[data][31]_0 ;
  wire \bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][3] ;
  wire \bus_rsp_o_reg[data][4] ;
  wire [2:0]\bus_rsp_o_reg[data][5] ;
  wire \bus_rsp_o_reg[data][5]_0 ;
  wire \bus_rsp_o_reg[data][6] ;
  wire [7:0]\bus_rsp_o_reg[data][7] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire \bus_rsp_o_reg[data][7]_1 ;
  wire \bus_rsp_o_reg[data][8] ;
  wire \bus_rsp_o_reg[data][9] ;
  wire cg_en_9;
  wire clk;
  wire \cpu_d_req[rw] ;
  wire \cpu_d_rsp[err] ;
  wire \ctrl[lsu_rw] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\dout_reg[7] ;
  wire \fetch_engine_reg[pc][15] ;
  wire [26:0]\fifo_read_sync.half_o_reg ;
  wire [7:0]gpio_o;
  wire \imem_rom.rdata_reg_9 ;
  wire \iodev_req[3][stb] ;
  wire \irq_enable_reg[0] ;
  wire \keeper[halt]_i_10_n_0 ;
  wire \keeper[halt]_i_11_n_0 ;
  wire \keeper[halt]_i_12_n_0 ;
  wire \keeper[halt]_i_14_n_0 ;
  wire \keeper[halt]_i_15_n_0 ;
  wire \keeper[halt]_i_16_n_0 ;
  wire \keeper[halt]_i_17_n_0 ;
  wire \keeper[halt]_i_2_n_0 ;
  wire \keeper[halt]_i_3_n_0 ;
  wire \keeper[halt]_i_4_n_0 ;
  wire \keeper[halt]_i_5_n_0 ;
  wire [29:0]\keeper[halt]_i_7_0 ;
  wire \keeper[halt]_i_7_n_0 ;
  wire \keeper_reg[halt] ;
  wire \keeper_reg[halt]_0 ;
  wire \keeper_reg[halt]_1 ;
  wire \keeper_reg[halt]_2 ;
  wire [10:0]m_axi_araddr;
  wire m_axi_bready;
  wire m_axi_bready_0;
  wire [1:0]m_axi_bresp;
  wire \m_axi_bresp[0]_0 ;
  wire m_axi_bresp_0_sn_1;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [3:0]m_axi_wstrb;
  wire [31:0]\main_rsp[data] ;
  wire \mar_reg[10]_0 ;
  wire \mar_reg[10]_1 ;
  wire \mar_reg[10]_2 ;
  wire \mar_reg[10]_3 ;
  wire \mar_reg[11]_0 ;
  wire \mar_reg[12]_0 ;
  wire \mar_reg[25]_0 ;
  wire \mar_reg[26]_0 ;
  wire \mar_reg[28]_0 ;
  wire \mar_reg[29]_0 ;
  wire \mar_reg[2]_0 ;
  wire \mar_reg[2]_1 ;
  wire \mar_reg[2]_2 ;
  wire \mar_reg[2]_3 ;
  wire \mar_reg[30]_0 ;
  wire [31:0]\mar_reg[31]_0 ;
  wire [31:0]\mar_reg[31]_1 ;
  wire \mar_reg[3]_0 ;
  wire [0:0]\mar_reg[3]_1 ;
  wire \mar_reg[3]_2 ;
  wire [1:0]\mar_reg[3]_3 ;
  wire \mar_reg[8]_0 ;
  wire mem_ram_b0_reg_0_i_2_n_0;
  wire mem_ram_b0_reg_1;
  wire misaligned;
  wire misaligned_reg_0;
  wire [31:0]p_0_in;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire pending;
  wire pending_i_3_n_0;
  wire pending_reg;
  wire [0:0]pending_reg_0;
  wire pending_reg_1;
  wire port_sel_reg;
  wire r_pnt;
  wire [0:0]\r_pnt_reg[0] ;
  wire \rdata_o[0]_i_2_n_0 ;
  wire \rdata_o[14]_i_2_n_0 ;
  wire \rdata_o[14]_i_3_n_0 ;
  wire \rdata_o[14]_i_4_n_0 ;
  wire \rdata_o[15]_i_2_n_0 ;
  wire \rdata_o[15]_i_3_n_0 ;
  wire \rdata_o[1]_i_2_n_0 ;
  wire \rdata_o[23]_i_2_n_0 ;
  wire \rdata_o[2]_i_2_n_0 ;
  wire \rdata_o[31]_i_2_n_0 ;
  wire \rdata_o[31]_i_3_n_0 ;
  wire \rdata_o[31]_i_5_n_0 ;
  wire \rdata_o[3]_i_2_n_0 ;
  wire \rdata_o[4]_i_2_n_0 ;
  wire \rdata_o[5]_i_2_n_0 ;
  wire \rdata_o[6]_i_2_n_0 ;
  wire \rdata_o[6]_i_3_n_0 ;
  wire \rdata_o[7]_i_3_n_0 ;
  wire \rdata_o[7]_i_4_n_0 ;
  wire \rdata_o_reg[0]_0 ;
  wire [1:0]\rdata_o_reg[14]_0 ;
  wire \rdata_o_reg[15]_0 ;
  wire \rdata_o_reg[23]_0 ;
  wire \rdata_o_reg[23]_1 ;
  wire [13:0]\rdata_o_reg[30]_0 ;
  wire [31:0]\rdata_o_reg[31]_0 ;
  wire \rdata_o_reg[31]_1 ;
  wire \rdata_o_reg[7]_0 ;
  wire rden0;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \timeout_cnt_reg[6] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \w_pnt_reg[0]_0 ;

  assign m_axi_bresp_0_sp_1 = m_axi_bresp_0_sn_1;
  FDCE arbiter_err_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\cpu_d_rsp[err] ),
        .Q(arbiter_err));
  FDCE arbiter_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(arbiter_req_reg_1),
        .Q(arbiter_req_reg_0));
  FDCE \bus_req_o_reg[ben][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [0]),
        .Q(m_axi_wstrb[0]));
  FDCE \bus_req_o_reg[ben][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [1]),
        .Q(m_axi_wstrb[1]));
  FDCE \bus_req_o_reg[ben][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [2]),
        .Q(m_axi_wstrb[2]));
  FDCE \bus_req_o_reg[ben][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[ben][3]_0 [3]),
        .Q(m_axi_wstrb[3]));
  FDCE \bus_req_o_reg[data][0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [0]),
        .Q(Q[0]));
  FDCE \bus_req_o_reg[data][10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [10]),
        .Q(Q[10]));
  FDCE \bus_req_o_reg[data][11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [11]),
        .Q(Q[11]));
  FDCE \bus_req_o_reg[data][12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [12]),
        .Q(Q[12]));
  FDCE \bus_req_o_reg[data][13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [13]),
        .Q(Q[13]));
  FDCE \bus_req_o_reg[data][14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [14]),
        .Q(Q[14]));
  FDCE \bus_req_o_reg[data][15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [15]),
        .Q(Q[15]));
  FDCE \bus_req_o_reg[data][16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [16]),
        .Q(Q[16]));
  FDCE \bus_req_o_reg[data][17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [17]),
        .Q(Q[17]));
  FDCE \bus_req_o_reg[data][18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [18]),
        .Q(Q[18]));
  FDCE \bus_req_o_reg[data][19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [19]),
        .Q(Q[19]));
  FDCE \bus_req_o_reg[data][1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [1]),
        .Q(Q[1]));
  FDCE \bus_req_o_reg[data][20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [20]),
        .Q(Q[20]));
  FDCE \bus_req_o_reg[data][21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [21]),
        .Q(Q[21]));
  FDCE \bus_req_o_reg[data][22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [22]),
        .Q(Q[22]));
  FDCE \bus_req_o_reg[data][23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [23]),
        .Q(Q[23]));
  FDCE \bus_req_o_reg[data][24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [24]),
        .Q(Q[24]));
  FDCE \bus_req_o_reg[data][25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [25]),
        .Q(Q[25]));
  FDCE \bus_req_o_reg[data][26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [26]),
        .Q(Q[26]));
  FDCE \bus_req_o_reg[data][27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [27]),
        .Q(Q[27]));
  FDCE \bus_req_o_reg[data][28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [28]),
        .Q(Q[28]));
  FDCE \bus_req_o_reg[data][29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [29]),
        .Q(Q[29]));
  FDCE \bus_req_o_reg[data][2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [2]),
        .Q(Q[2]));
  FDCE \bus_req_o_reg[data][30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [30]),
        .Q(Q[30]));
  FDCE \bus_req_o_reg[data][31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [31]),
        .Q(Q[31]));
  FDCE \bus_req_o_reg[data][3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [3]),
        .Q(Q[3]));
  FDCE \bus_req_o_reg[data][4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [4]),
        .Q(Q[4]));
  FDCE \bus_req_o_reg[data][5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [5]),
        .Q(Q[5]));
  FDCE \bus_req_o_reg[data][6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [6]),
        .Q(Q[6]));
  FDCE \bus_req_o_reg[data][7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [7]),
        .Q(Q[7]));
  FDCE \bus_req_o_reg[data][8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [8]),
        .Q(Q[8]));
  FDCE \bus_req_o_reg[data][9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_o_reg[data][31]_0 [9]),
        .Q(Q[9]));
  FDCE \bus_req_o_reg[rw] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\ctrl[lsu_rw] ),
        .Q(\cpu_d_req[rw] ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \bus_rsp_o[ack]_i_1 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\mar_reg[12]_0 ),
        .I2(\mar_reg[10]_3 ),
        .I3(\mar_reg[11]_0 ),
        .I4(\mar_reg[8]_0 ),
        .O(\iodev_req[3][stb] ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \bus_rsp_o[ack]_i_1__0 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\mar_reg[10]_3 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\mar_reg[11]_0 ),
        .O(\mar_reg[10]_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \bus_rsp_o[ack]_i_1__1 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\mar_reg[10]_3 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\mar_reg[8]_0 ),
        .I4(\mar_reg[11]_0 ),
        .O(\mar_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bus_rsp_o[ack]_i_1__2 
       (.I0(\bus_rsp_o[data][18]_i_2_n_0 ),
        .O(\bus_rsp_o[data][18]_i_2_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \bus_rsp_o[ack]_i_1__3 
       (.I0(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .I1(\mar_reg[10]_3 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\mar_reg[11]_0 ),
        .I4(\mar_reg[8]_0 ),
        .O(\mar_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_rsp_o[ack]_i_1__4 
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .O(\fetch_engine_reg[pc][15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \bus_rsp_o[ack]_i_2 
       (.I0(mem_ram_b0_reg_1),
        .I1(\bus_rsp_o[ack]_i_3_n_0 ),
        .I2(\bus_rsp_o[ack]_i_4_n_0 ),
        .I3(\bus_rsp_o[ack]_i_5_n_0 ),
        .I4(\bus_rsp_o[ack]_i_6_n_0 ),
        .I5(ADDRARDADDR[4]),
        .O(\bus_rsp_o[ack]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \bus_rsp_o[ack]_i_2__0 
       (.I0(ADDRARDADDR[4]),
        .I1(mem_ram_b0_reg_1),
        .I2(\bus_rsp_o[ack]_i_3_n_0 ),
        .I3(\bus_rsp_o[ack]_i_4_n_0 ),
        .I4(\bus_rsp_o[ack]_i_5_n_0 ),
        .I5(\bus_rsp_o[ack]_i_6_n_0 ),
        .O(\bus_rsp_o[ack]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBABFFFFF)) 
    \bus_rsp_o[ack]_i_3 
       (.I0(\keeper[halt]_i_17_n_0 ),
        .I1(\mar_reg[31]_0 [25]),
        .I2(\imem_rom.rdata_reg_9 ),
        .I3(\keeper[halt]_i_7_0 [23]),
        .I4(m_axi_araddr[2]),
        .I5(\keeper[halt]_i_10_n_0 ),
        .O(\bus_rsp_o[ack]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFDDDFFF)) 
    \bus_rsp_o[ack]_i_4 
       (.I0(m_axi_araddr[7]),
        .I1(\keeper[halt]_i_12_n_0 ),
        .I2(\mar_reg[31]_0 [14]),
        .I3(\imem_rom.rdata_reg_9 ),
        .I4(\keeper[halt]_i_7_0 [12]),
        .I5(\keeper[halt]_i_14_n_0 ),
        .O(\bus_rsp_o[ack]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \bus_rsp_o[ack]_i_5 
       (.I0(m_axi_araddr[3]),
        .I1(\mar_reg[28]_0 ),
        .I2(\keeper_reg[halt]_2 ),
        .I3(\bus_rsp_o[ack]_i_2_0 ),
        .I4(\mar_reg[29]_0 ),
        .I5(\mar_reg[26]_0 ),
        .O(\bus_rsp_o[ack]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3FFF5F5F3FFFFFFF)) 
    \bus_rsp_o[ack]_i_6 
       (.I0(\keeper[halt]_i_7_0 [28]),
        .I1(\mar_reg[31]_0 [30]),
        .I2(m_axi_araddr[10]),
        .I3(\mar_reg[31]_0 [18]),
        .I4(\imem_rom.rdata_reg_9 ),
        .I5(\keeper[halt]_i_7_0 [16]),
        .O(\bus_rsp_o[ack]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][0]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[0]),
        .I2(\mar_reg[3]_2 ),
        .I3(\bus_rsp_o_reg[data][7] [0]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [0]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][0]_i_1__0 
       (.I0(cg_en_9),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [0]),
        .O(\fifo_read_sync.half_o_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][0]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][0] ),
        .O(\bus_req_o_reg[rw]_3 [0]));
  LUT6 #(
    .INIT(64'h0000000022200020)) 
    \bus_rsp_o[data][0]_i_1__2 
       (.I0(\mar_reg[10]_2 ),
        .I1(\mar_reg[3]_2 ),
        .I2(p_3_in),
        .I3(\mar_reg[2]_1 ),
        .I4(p_2_in),
        .I5(\bus_req_o_reg[rw]_0 ),
        .O(\irq_enable_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][10]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][10] ),
        .O(\bus_req_o_reg[rw]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][10]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [4]),
        .O(\fifo_read_sync.half_o_reg [10]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][11]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][11] ),
        .O(\bus_req_o_reg[rw]_3 [11]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][11]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [5]),
        .O(\fifo_read_sync.half_o_reg [11]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][12]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][12] ),
        .O(\bus_req_o_reg[rw]_3 [12]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][12]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [6]),
        .O(\fifo_read_sync.half_o_reg [12]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][13]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][13] ),
        .O(\bus_req_o_reg[rw]_3 [13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][13]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [7]),
        .O(\fifo_read_sync.half_o_reg [13]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][14]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][14] ),
        .O(\bus_req_o_reg[rw]_3 [14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][14]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [8]),
        .O(\fifo_read_sync.half_o_reg [14]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][15]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][15]_0 ),
        .O(\bus_req_o_reg[rw]_3 [15]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][15]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [9]),
        .O(\fifo_read_sync.half_o_reg [15]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][16]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][16] ),
        .O(\bus_req_o_reg[rw]_3 [16]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_rsp_o[data][16]_i_1__0 
       (.I0(\bus_rsp_o[data][18]_i_2_n_0 ),
        .I1(\mar_reg[2]_1 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][17]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][17] ),
        .O(\bus_req_o_reg[rw]_3 [17]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][17]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\rx_fifo[avail] ),
        .O(\fifo_read_sync.half_o_reg [16]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][18]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][18] ),
        .O(\bus_req_o_reg[rw]_3 [18]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \bus_rsp_o[data][18]_i_1__0 
       (.I0(\mar_reg[3]_0 ),
        .I1(\bus_rsp_o[data][18]_i_2_n_0 ),
        .I2(\mar_reg[2]_1 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \bus_rsp_o[data][18]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\rx_fifo[free] ),
        .O(\fifo_read_sync.half_o_reg [17]));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \bus_rsp_o[data][18]_i_2 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[8]_0 ),
        .I2(\mar_reg[12]_0 ),
        .I3(\mar_reg[10]_3 ),
        .I4(\mar_reg[11]_0 ),
        .I5(\bus_rsp_o[ack]_i_2__0_n_0 ),
        .O(\bus_rsp_o[data][18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][19]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][19] ),
        .O(\bus_req_o_reg[rw]_3 [19]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \bus_rsp_o[data][19]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\tx_fifo[avail] ),
        .O(\fifo_read_sync.half_o_reg [18]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][1]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[1]),
        .I2(\mar_reg[3]_0 ),
        .I3(\bus_rsp_o_reg[data][7] [1]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [1]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][1]_i_1__0 
       (.I0(\ctrl_reg[sim_mode]__0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [1]),
        .O(\fifo_read_sync.half_o_reg [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][1]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][1] ),
        .O(\bus_req_o_reg[rw]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bus_rsp_o[data][1]_i_1__2 
       (.I0(\mar_reg[3]_0 ),
        .I1(\bus_rsp_o[data][18]_i_2_n_0 ),
        .I2(\mar_reg[2]_1 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][20]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][20] ),
        .O(\bus_req_o_reg[rw]_3 [20]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][21]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][21] ),
        .O(\bus_req_o_reg[rw]_3 [21]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \bus_rsp_o[data][21]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\tx_fifo[free] ),
        .O(\fifo_read_sync.half_o_reg [19]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][22]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][22] ),
        .O(\bus_req_o_reg[rw]_3 [22]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][22]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\ctrl_reg[irq_rx_nempty]__0 ),
        .O(\fifo_read_sync.half_o_reg [20]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][23]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][23] ),
        .O(\bus_req_o_reg[rw]_3 [23]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][23]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\ctrl_reg[irq_rx_half]__0 ),
        .O(\fifo_read_sync.half_o_reg [21]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][24]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][24] ),
        .O(\bus_req_o_reg[rw]_3 [24]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][24]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\ctrl_reg[irq_rx_full]__0 ),
        .O(\fifo_read_sync.half_o_reg [22]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][25]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][25] ),
        .O(\bus_req_o_reg[rw]_3 [25]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][25]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\ctrl_reg[irq_tx_empty]__0 ),
        .O(\fifo_read_sync.half_o_reg [23]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][26]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][26] ),
        .O(\bus_req_o_reg[rw]_3 [26]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][26]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\ctrl_reg[irq_tx_nhalf]__0 ),
        .O(\fifo_read_sync.half_o_reg [24]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][27]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][27] ),
        .O(\bus_req_o_reg[rw]_3 [27]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][28]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][28] ),
        .O(\bus_req_o_reg[rw]_3 [28]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][29]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][29] ),
        .O(\bus_req_o_reg[rw]_3 [29]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][2]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[2]),
        .I2(\mar_reg[3]_0 ),
        .I3(\bus_rsp_o_reg[data][7] [2]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [2]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][2]_i_1__0 
       (.I0(\ctrl_reg[hwfc_en]__0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [2]),
        .O(\fifo_read_sync.half_o_reg [2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][2]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][2] ),
        .O(\bus_req_o_reg[rw]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][30]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][30]_0 ),
        .O(\bus_req_o_reg[rw]_3 [30]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][30]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][30] ),
        .O(\fifo_read_sync.half_o_reg [25]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][31]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][31]_1 ),
        .O(\bus_req_o_reg[rw]_3 [31]));
  LUT6 #(
    .INIT(64'h1010101010101000)) 
    \bus_rsp_o[data][31]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\tx_fifo[avail] ),
        .I4(\bus_rsp_o_reg[data][31] ),
        .I5(\bus_rsp_o_reg[data][31]_0 ),
        .O(\fifo_read_sync.half_o_reg [26]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][3]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[3]),
        .I2(\mar_reg[3]_0 ),
        .I3(\bus_rsp_o_reg[data][7] [3]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [3]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][3]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][5] [0]),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [3]),
        .O(\fifo_read_sync.half_o_reg [3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][3]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][3] ),
        .O(\bus_req_o_reg[rw]_3 [3]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][4]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[4]),
        .I2(\mar_reg[3]_2 ),
        .I3(\bus_rsp_o_reg[data][7] [4]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [4]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][4]_i_1__0 
       (.I0(\mar_reg[10]_0 ),
        .I1(\bus_rsp_o_reg[data][7]_0 [4]),
        .I2(\mar_reg[2]_1 ),
        .I3(\bus_rsp_o_reg[data][5] [1]),
        .I4(\bus_req_o_reg[rw]_0 ),
        .O(\fifo_read_sync.half_o_reg [4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][4]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][4] ),
        .O(\bus_req_o_reg[rw]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \bus_rsp_o[data][4]_i_1__2 
       (.I0(\mar_reg[2]_1 ),
        .I1(\mar_reg[3]_2 ),
        .I2(\bus_rsp_o[data][18]_i_2_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][5]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[5]),
        .I2(\mar_reg[3]_2 ),
        .I3(\bus_rsp_o_reg[data][7] [5]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [5]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][5]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][5] [2]),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [5]),
        .O(\fifo_read_sync.half_o_reg [5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][5]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][5]_0 ),
        .O(\bus_req_o_reg[rw]_3 [5]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][6]_i_1 
       (.I0(\bus_rsp_o[data][7]_i_2_n_0 ),
        .I1(gpio_o[6]),
        .I2(\mar_reg[3]_2 ),
        .I3(\bus_rsp_o_reg[data][7] [6]),
        .I4(\mar_reg[2]_1 ),
        .O(\dout_reg[7] [6]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_rsp_o[data][6]_i_1__0 
       (.I0(\mar_reg[10]_0 ),
        .I1(\bus_rsp_o_reg[data][7]_0 [6]),
        .I2(\mar_reg[2]_1 ),
        .I3(\bus_rsp_o_reg[data][15] [0]),
        .I4(\bus_req_o_reg[rw]_0 ),
        .O(\fifo_read_sync.half_o_reg [6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][6]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][6] ),
        .O(\bus_req_o_reg[rw]_3 [6]));
  LUT5 #(
    .INIT(32'h45400000)) 
    \bus_rsp_o[data][7]_i_1 
       (.I0(\mar_reg[2]_1 ),
        .I1(gpio_o[7]),
        .I2(\mar_reg[3]_2 ),
        .I3(\bus_rsp_o_reg[data][7] [7]),
        .I4(\bus_rsp_o[data][7]_i_2_n_0 ),
        .O(\dout_reg[7] [7]));
  LUT5 #(
    .INIT(32'h0E000200)) 
    \bus_rsp_o[data][7]_i_1__0 
       (.I0(\bus_rsp_o_reg[data][15] [1]),
        .I1(\mar_reg[2]_1 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_rsp_o_reg[data][7]_0 [7]),
        .O(\fifo_read_sync.half_o_reg [7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][7]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][7]_1 ),
        .O(\bus_req_o_reg[rw]_3 [7]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \bus_rsp_o[data][7]_i_2 
       (.I0(\bus_rsp_o[ack]_i_2_n_0 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\mar_reg[8]_0 ),
        .I3(\mar_reg[12]_0 ),
        .I4(\mar_reg[10]_3 ),
        .I5(\mar_reg[11]_0 ),
        .O(\bus_rsp_o[data][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][8]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][8] ),
        .O(\bus_req_o_reg[rw]_3 [8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_rsp_o[data][8]_i_1__0 
       (.I0(\mar_reg[3]_2 ),
        .I1(\bus_rsp_o[data][18]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][8]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [2]),
        .O(\fifo_read_sync.half_o_reg [8]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \bus_rsp_o[data][9]_i_1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_1 ),
        .I2(\bus_rsp_o_reg[data][9] ),
        .O(\bus_req_o_reg[rw]_3 [9]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \bus_rsp_o[data][9]_i_1__0 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_0 ),
        .I3(\bus_rsp_o_reg[data][15] [3]),
        .O(\fifo_read_sync.half_o_reg [9]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ctrl[enable]_i_1 
       (.I0(\mar_reg[2]_1 ),
        .I1(\mar_reg[10]_0 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .O(\mar_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \dout[7]_i_1 
       (.I0(\iodev_req[3][stb] ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\mar_reg[2]_3 ),
        .O(\bus_req_o_reg[rw]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dout[7]_i_2 
       (.I0(\mar_reg[2]_1 ),
        .I1(\mar_reg[3]_2 ),
        .O(\mar_reg[2]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_0_i_1 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [0]),
        .O(\mar_reg[2]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \imem_rom.rdata_reg_6_i_1 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [1]),
        .O(\mar_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF10000000)) 
    \irq_enable[0]_i_1 
       (.I0(\mar_reg[3]_2 ),
        .I1(\mar_reg[2]_1 ),
        .I2(Q[0]),
        .I3(\mar_reg[10]_2 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .I5(p_3_in),
        .O(\bus_req_o_reg[data][0]_0 ));
  LUT6 #(
    .INIT(64'h1FFF1F001FFF1FFF)) 
    \keeper[err]_i_3 
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bresp[1]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(pending_reg_1),
        .I5(m_axi_rvalid),
        .O(\m_axi_bresp[0]_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFCF0000FFCF)) 
    \keeper[halt]_i_1 
       (.I0(\keeper[halt]_i_2_n_0 ),
        .I1(\keeper[halt]_i_3_n_0 ),
        .I2(\keeper[halt]_i_4_n_0 ),
        .I3(\keeper[halt]_i_5_n_0 ),
        .I4(\keeper_reg[halt]_0 ),
        .I5(\keeper[halt]_i_7_n_0 ),
        .O(port_sel_reg));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_10 
       (.I0(\mar_reg[31]_0 [31]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [29]),
        .O(\keeper[halt]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_11 
       (.I0(\mar_reg[31]_0 [14]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [12]),
        .O(\keeper[halt]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_12 
       (.I0(\mar_reg[31]_0 [15]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [13]),
        .O(\keeper[halt]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_14 
       (.I0(\mar_reg[31]_0 [21]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [19]),
        .O(\keeper[halt]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_15 
       (.I0(\mar_reg[31]_0 [20]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [18]),
        .O(\keeper[halt]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_16 
       (.I0(\mar_reg[31]_0 [25]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [23]),
        .O(\keeper[halt]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \keeper[halt]_i_17 
       (.I0(\mar_reg[31]_0 [13]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [11]),
        .O(\keeper[halt]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \keeper[halt]_i_2 
       (.I0(\mar_reg[26]_0 ),
        .I1(\mar_reg[29]_0 ),
        .I2(\mar_reg[28]_0 ),
        .I3(\mar_reg[30]_0 ),
        .I4(\keeper_reg[halt] ),
        .I5(\keeper_reg[halt]_1 ),
        .O(\keeper[halt]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \keeper[halt]_i_3 
       (.I0(\keeper[halt]_i_10_n_0 ),
        .I1(\keeper[halt]_i_11_n_0 ),
        .I2(\keeper[halt]_i_12_n_0 ),
        .I3(\keeper_reg[halt]_2 ),
        .I4(\keeper[halt]_i_14_n_0 ),
        .I5(\keeper[halt]_i_15_n_0 ),
        .O(\keeper[halt]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \keeper[halt]_i_4 
       (.I0(m_axi_araddr[8]),
        .I1(\mar_reg[26]_0 ),
        .I2(m_axi_araddr[7]),
        .I3(\keeper[halt]_i_16_n_0 ),
        .I4(m_axi_araddr[10]),
        .I5(\mar_reg[30]_0 ),
        .O(\keeper[halt]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \keeper[halt]_i_5 
       (.I0(\mar_reg[28]_0 ),
        .I1(\mar_reg[29]_0 ),
        .I2(m_axi_araddr[4]),
        .I3(m_axi_araddr[2]),
        .I4(\keeper[halt]_i_17_n_0 ),
        .I5(m_axi_araddr[3]),
        .O(\keeper[halt]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \keeper[halt]_i_7 
       (.I0(\mar_reg[26]_0 ),
        .I1(\mar_reg[29]_0 ),
        .I2(\mar_reg[28]_0 ),
        .I3(\mar_reg[30]_0 ),
        .I4(\keeper_reg[halt] ),
        .I5(\keeper[halt]_i_10_n_0 ),
        .O(\keeper[halt]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_araddr[0]_INST_0 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\imem_rom.rdata_reg_9 ),
        .O(m_axi_araddr[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[10]_INST_0 
       (.I0(\mar_reg[31]_0 [10]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [8]),
        .O(\mar_reg[10]_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[11]_INST_0 
       (.I0(\mar_reg[31]_0 [11]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [9]),
        .O(\mar_reg[11]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[12]_INST_0 
       (.I0(\mar_reg[31]_0 [12]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [10]),
        .O(\mar_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[16]_INST_0 
       (.I0(\mar_reg[31]_0 [16]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [14]),
        .O(m_axi_araddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[17]_INST_0 
       (.I0(\mar_reg[31]_0 [17]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [15]),
        .O(m_axi_araddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[18]_INST_0 
       (.I0(\mar_reg[31]_0 [18]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [16]),
        .O(m_axi_araddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[19]_INST_0 
       (.I0(\mar_reg[31]_0 [19]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [17]),
        .O(m_axi_araddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_araddr[1]_INST_0 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(\imem_rom.rdata_reg_9 ),
        .O(m_axi_araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[22]_INST_0 
       (.I0(\mar_reg[31]_0 [22]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [20]),
        .O(m_axi_araddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[23]_INST_0 
       (.I0(\mar_reg[31]_0 [23]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [21]),
        .O(m_axi_araddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[24]_INST_0 
       (.I0(\mar_reg[31]_0 [24]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [22]),
        .O(m_axi_araddr[8]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[25]_INST_0 
       (.I0(\mar_reg[31]_0 [25]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [23]),
        .O(m_axi_araddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[26]_INST_0 
       (.I0(\mar_reg[31]_0 [26]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [24]),
        .O(\mar_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[27]_INST_0 
       (.I0(\mar_reg[31]_0 [27]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [25]),
        .O(m_axi_araddr[10]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[28]_INST_0 
       (.I0(\mar_reg[31]_0 [28]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [26]),
        .O(\mar_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[29]_INST_0 
       (.I0(\mar_reg[31]_0 [29]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [27]),
        .O(\mar_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[2]_INST_0 
       (.I0(\mar_reg[31]_0 [2]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [0]),
        .O(\mar_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[30]_INST_0 
       (.I0(\mar_reg[31]_0 [30]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [28]),
        .O(\mar_reg[30]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[3]_INST_0 
       (.I0(\mar_reg[31]_0 [3]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [1]),
        .O(\mar_reg[3]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[4]_INST_0 
       (.I0(\mar_reg[31]_0 [4]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [2]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[5]_INST_0 
       (.I0(\mar_reg[31]_0 [5]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [3]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[6]_INST_0 
       (.I0(\mar_reg[31]_0 [6]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [4]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[7]_INST_0 
       (.I0(\mar_reg[31]_0 [7]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [5]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[8]_INST_0 
       (.I0(\mar_reg[31]_0 [8]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [6]),
        .O(\mar_reg[8]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_araddr[9]_INST_0 
       (.I0(\mar_reg[31]_0 [9]),
        .I1(\imem_rom.rdata_reg_9 ),
        .I2(\keeper[halt]_i_7_0 [7]),
        .O(ADDRARDADDR[4]));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_awvalid_INST_0_i_2
       (.I0(\cpu_d_req[rw] ),
        .I1(\imem_rom.rdata_reg_9 ),
        .O(\bus_req_o_reg[rw]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_bready_INST_0
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(m_axi_bready_0),
        .O(m_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_rready_INST_0
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(m_axi_bready_0),
        .O(m_axi_rready));
  FDCE \mar_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [0]),
        .Q(\mar_reg[31]_0 [0]));
  FDCE \mar_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [10]),
        .Q(\mar_reg[31]_0 [10]));
  FDCE \mar_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [11]),
        .Q(\mar_reg[31]_0 [11]));
  FDCE \mar_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [12]),
        .Q(\mar_reg[31]_0 [12]));
  FDCE \mar_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [13]),
        .Q(\mar_reg[31]_0 [13]));
  FDCE \mar_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [14]),
        .Q(\mar_reg[31]_0 [14]));
  FDCE \mar_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [15]),
        .Q(\mar_reg[31]_0 [15]));
  FDCE \mar_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [16]),
        .Q(\mar_reg[31]_0 [16]));
  FDCE \mar_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [17]),
        .Q(\mar_reg[31]_0 [17]));
  FDCE \mar_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [18]),
        .Q(\mar_reg[31]_0 [18]));
  FDCE \mar_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [19]),
        .Q(\mar_reg[31]_0 [19]));
  FDCE \mar_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [1]),
        .Q(\mar_reg[31]_0 [1]));
  FDCE \mar_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [20]),
        .Q(\mar_reg[31]_0 [20]));
  FDCE \mar_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [21]),
        .Q(\mar_reg[31]_0 [21]));
  FDCE \mar_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [22]),
        .Q(\mar_reg[31]_0 [22]));
  FDCE \mar_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [23]),
        .Q(\mar_reg[31]_0 [23]));
  FDCE \mar_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [24]),
        .Q(\mar_reg[31]_0 [24]));
  FDCE \mar_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [25]),
        .Q(\mar_reg[31]_0 [25]));
  FDCE \mar_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [26]),
        .Q(\mar_reg[31]_0 [26]));
  FDCE \mar_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [27]),
        .Q(\mar_reg[31]_0 [27]));
  FDCE \mar_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [28]),
        .Q(\mar_reg[31]_0 [28]));
  FDCE \mar_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [29]),
        .Q(\mar_reg[31]_0 [29]));
  FDCE \mar_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [2]),
        .Q(\mar_reg[31]_0 [2]));
  FDCE \mar_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [30]),
        .Q(\mar_reg[31]_0 [30]));
  FDCE \mar_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [31]),
        .Q(\mar_reg[31]_0 [31]));
  FDCE \mar_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [3]),
        .Q(\mar_reg[31]_0 [3]));
  FDCE \mar_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [4]),
        .Q(\mar_reg[31]_0 [4]));
  FDCE \mar_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [5]),
        .Q(\mar_reg[31]_0 [5]));
  FDCE \mar_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [6]),
        .Q(\mar_reg[31]_0 [6]));
  FDCE \mar_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [7]),
        .Q(\mar_reg[31]_0 [7]));
  FDCE \mar_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [8]),
        .Q(\mar_reg[31]_0 [8]));
  FDCE \mar_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mar_reg[31]_1 [9]),
        .Q(\mar_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b0_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[0]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(\bus_req_o_reg[ben][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000022202)) 
    mem_ram_b0_reg_0_i_2
       (.I0(\keeper_reg[halt]_0 ),
        .I1(\keeper[halt]_i_10_n_0 ),
        .I2(\keeper[halt]_i_7_0 [13]),
        .I3(\imem_rom.rdata_reg_9 ),
        .I4(\mar_reg[31]_0 [15]),
        .I5(\mar_reg[25]_0 ),
        .O(mem_ram_b0_reg_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b1_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[1]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(\bus_req_o_reg[ben][1]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b2_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[2]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(\bus_req_o_reg[ben][2]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_ram_b3_reg_0_i_1
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(m_axi_wstrb[3]),
        .I3(\bus_req_o_reg[rw]_0 ),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h90000000)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1 
       (.I0(r_pnt),
        .I1(w_pnt),
        .I2(\mar_reg[2]_1 ),
        .I3(\mar_reg[10]_0 ),
        .I4(\bus_req_o_reg[rw]_0 ),
        .O(\r_pnt_reg[0] ));
  FDCE misaligned_reg
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(misaligned_reg_0),
        .Q(misaligned));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \mtime_we[0]_i_1 
       (.I0(\mar_reg[3]_2 ),
        .I1(\mar_reg[2]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_1 ),
        .O(\mar_reg[3]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \mtime_we[1]_i_1 
       (.I0(\mar_reg[3]_2 ),
        .I1(\mar_reg[2]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_1 ),
        .O(\mar_reg[3]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mtimecmp_hi[31]_i_1 
       (.I0(\mar_reg[3]_2 ),
        .I1(\mar_reg[2]_2 ),
        .I2(\bus_req_o_reg[rw]_0 ),
        .I3(\mar_reg[10]_1 ),
        .O(\mar_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mtimecmp_lo[31]_i_1 
       (.I0(\mar_reg[10]_1 ),
        .I1(\bus_req_o_reg[rw]_0 ),
        .I2(\mar_reg[2]_3 ),
        .O(\bus_req_o_reg[rw]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \nclr_pending[0]_i_1 
       (.I0(\mar_reg[3]_2 ),
        .I1(\mar_reg[2]_1 ),
        .I2(\mar_reg[10]_2 ),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(Q[0]),
        .O(\bus_req_o_reg[data][0]_1 ));
  LUT6 #(
    .INIT(64'h5151FF000000FF00)) 
    pending_i_1
       (.I0(m_axi_bresp_0_sn_1),
        .I1(pending_reg),
        .I2(pending_reg_0),
        .I3(pending_i_3_n_0),
        .I4(pending),
        .I5(\m_axi_bresp[0]_0 ),
        .O(\timeout_cnt_reg[6] ));
  LUT6 #(
    .INIT(64'h10FF100010001000)) 
    pending_i_2
       (.I0(m_axi_bresp[0]),
        .I1(m_axi_bresp[1]),
        .I2(m_axi_bvalid),
        .I3(\bus_req_o_reg[rw]_0 ),
        .I4(pending_reg_1),
        .I5(m_axi_rvalid),
        .O(m_axi_bresp_0_sn_1));
  LUT2 #(
    .INIT(4'h8)) 
    pending_i_3
       (.I0(port_sel_reg),
        .I1(mem_ram_b0_reg_1),
        .O(pending_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[0]_i_1 
       (.I0(\main_rsp[data] [0]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[0]_i_2_n_0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[0]_i_2 
       (.I0(\main_rsp[data] [16]),
        .I1(\main_rsp[data] [24]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[10]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [26]),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[11]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [27]),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[12]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [28]),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[13]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [29]),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[14]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [30]),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFF080000)) 
    \rdata_o[14]_i_2 
       (.I0(\rdata_o_reg[23]_0 ),
        .I1(\mar_reg[31]_0 [0]),
        .I2(\rdata_o_reg[14]_0 [0]),
        .I3(\rdata_o[31]_i_5_n_0 ),
        .I4(\rdata_o_reg[23]_1 ),
        .O(\rdata_o[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rdata_o[14]_i_3 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[15]_0 ),
        .I3(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    \rdata_o[14]_i_4 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(\rdata_o_reg[14]_0 [0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[14]_0 [1]),
        .O(\rdata_o[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \rdata_o[15]_i_1 
       (.I0(\rdata_o[15]_i_2_n_0 ),
        .I1(\main_rsp[data] [31]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[14]_0 [0]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF008000)) 
    \rdata_o[15]_i_2 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\mar_reg[31]_0 [1]),
        .I2(\main_rsp[data] [31]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_5_n_0 ),
        .I5(\rdata_o[15]_i_3_n_0 ),
        .O(\rdata_o[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAA00000000)) 
    \rdata_o[15]_i_3 
       (.I0(\rdata_o[14]_i_4_n_0 ),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[31]_1 ),
        .I3(\mar_reg[31]_0 [1]),
        .I4(\mar_reg[31]_0 [0]),
        .I5(\main_rsp[data] [15]),
        .O(\rdata_o[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[1]_i_1 
       (.I0(\main_rsp[data] [1]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[1]_i_2_n_0 ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[1]_i_2 
       (.I0(\main_rsp[data] [17]),
        .I1(\main_rsp[data] [25]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAEAAAAAAAEAA)) 
    \rdata_o[23]_i_1 
       (.I0(\rdata_o[23]_i_2_n_0 ),
        .I1(\main_rsp[data] [7]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\rdata_o_reg[23]_1 ),
        .I4(\rdata_o[31]_i_3_n_0 ),
        .I5(\rdata_o_reg[23]_0 ),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hAA00BA0000000000)) 
    \rdata_o[23]_i_2 
       (.I0(\rdata_o_reg[15]_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\main_rsp[data] [23]),
        .I4(\rdata_o_reg[31]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[2]_i_1 
       (.I0(\main_rsp[data] [2]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [10]),
        .I4(\rdata_o[2]_i_2_n_0 ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[2]_i_2 
       (.I0(\main_rsp[data] [18]),
        .I1(\main_rsp[data] [26]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAAAEAAAAA)) 
    \rdata_o[31]_i_1 
       (.I0(\rdata_o[31]_i_2_n_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\main_rsp[data] [15]),
        .I3(\mar_reg[31]_0 [1]),
        .I4(\rdata_o_reg[23]_1 ),
        .I5(\rdata_o[31]_i_5_n_0 ),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hAA00EA0000000000)) 
    \rdata_o[31]_i_2 
       (.I0(\rdata_o_reg[15]_0 ),
        .I1(\rdata_o[31]_i_3_n_0 ),
        .I2(\mar_reg[31]_0 [1]),
        .I3(\main_rsp[data] [31]),
        .I4(\rdata_o_reg[31]_1 ),
        .I5(arbiter_req_reg_0),
        .O(\rdata_o[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata_o[31]_i_3 
       (.I0(\mar_reg[31]_0 [0]),
        .I1(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata_o[31]_i_5 
       (.I0(\main_rsp[data] [7]),
        .I1(\mar_reg[31]_0 [1]),
        .I2(\main_rsp[data] [23]),
        .I3(\rdata_o_reg[14]_0 [0]),
        .I4(\mar_reg[31]_0 [0]),
        .O(\rdata_o[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[3]_i_1 
       (.I0(\main_rsp[data] [3]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [11]),
        .I4(\rdata_o[3]_i_2_n_0 ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[3]_i_2 
       (.I0(\main_rsp[data] [19]),
        .I1(\main_rsp[data] [27]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[4]_i_1 
       (.I0(\main_rsp[data] [4]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [12]),
        .I4(\rdata_o[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[4]_i_2 
       (.I0(\main_rsp[data] [20]),
        .I1(\main_rsp[data] [28]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[5]_i_1 
       (.I0(\main_rsp[data] [5]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [13]),
        .I4(\rdata_o[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[5]_i_2 
       (.I0(\main_rsp[data] [21]),
        .I1(\main_rsp[data] [29]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \rdata_o[6]_i_1 
       (.I0(\main_rsp[data] [6]),
        .I1(\rdata_o[7]_i_4_n_0 ),
        .I2(\rdata_o[6]_i_2_n_0 ),
        .I3(\main_rsp[data] [14]),
        .I4(\rdata_o[6]_i_3_n_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \rdata_o[6]_i_2 
       (.I0(\rdata_o_reg[14]_0 [0]),
        .I1(\mar_reg[31]_0 [0]),
        .I2(arbiter_req_reg_0),
        .I3(\rdata_o_reg[15]_0 ),
        .I4(\mar_reg[31]_0 [1]),
        .O(\rdata_o[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    \rdata_o[6]_i_3 
       (.I0(\main_rsp[data] [22]),
        .I1(\main_rsp[data] [30]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\rdata_o[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata_o[7]_i_1 
       (.I0(\rdata_o_reg[7]_0 ),
        .I1(\rdata_o_reg[23]_0 ),
        .I2(\rdata_o[7]_i_3_n_0 ),
        .I3(\main_rsp[data] [23]),
        .I4(\main_rsp[data] [7]),
        .I5(\rdata_o[7]_i_4_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \rdata_o[7]_i_3 
       (.I0(\mar_reg[31]_0 [1]),
        .I1(arbiter_req_reg_0),
        .I2(\rdata_o_reg[15]_0 ),
        .I3(\mar_reg[31]_0 [0]),
        .I4(\rdata_o_reg[14]_0 [0]),
        .O(\rdata_o[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFF000B00)) 
    \rdata_o[7]_i_4 
       (.I0(\rdata_o_reg[14]_0 [0]),
        .I1(\mar_reg[31]_0 [0]),
        .I2(\mar_reg[31]_0 [1]),
        .I3(arbiter_req_reg_0),
        .I4(\rdata_o_reg[15]_0 ),
        .O(\rdata_o[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[8]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [24]),
        .I3(\main_rsp[data] [8]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata_o[9]_i_1 
       (.I0(\rdata_o[14]_i_2_n_0 ),
        .I1(\rdata_o[14]_i_3_n_0 ),
        .I2(\main_rsp[data] [25]),
        .I3(\main_rsp[data] [9]),
        .I4(\rdata_o[14]_i_4_n_0 ),
        .O(p_0_in[9]));
  FDCE \rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[0]),
        .Q(\rdata_o_reg[31]_0 [0]));
  FDCE \rdata_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[10]),
        .Q(\rdata_o_reg[31]_0 [10]));
  FDCE \rdata_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[11]),
        .Q(\rdata_o_reg[31]_0 [11]));
  FDCE \rdata_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[12]),
        .Q(\rdata_o_reg[31]_0 [12]));
  FDCE \rdata_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[13]),
        .Q(\rdata_o_reg[31]_0 [13]));
  FDCE \rdata_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[14]),
        .Q(\rdata_o_reg[31]_0 [14]));
  FDCE \rdata_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[15]),
        .Q(\rdata_o_reg[31]_0 [15]));
  FDCE \rdata_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [0]),
        .Q(\rdata_o_reg[31]_0 [16]));
  FDCE \rdata_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [1]),
        .Q(\rdata_o_reg[31]_0 [17]));
  FDCE \rdata_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [2]),
        .Q(\rdata_o_reg[31]_0 [18]));
  FDCE \rdata_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [3]),
        .Q(\rdata_o_reg[31]_0 [19]));
  FDCE \rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[1]),
        .Q(\rdata_o_reg[31]_0 [1]));
  FDCE \rdata_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [4]),
        .Q(\rdata_o_reg[31]_0 [20]));
  FDCE \rdata_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [5]),
        .Q(\rdata_o_reg[31]_0 [21]));
  FDCE \rdata_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [6]),
        .Q(\rdata_o_reg[31]_0 [22]));
  FDCE \rdata_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[23]),
        .Q(\rdata_o_reg[31]_0 [23]));
  FDCE \rdata_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [7]),
        .Q(\rdata_o_reg[31]_0 [24]));
  FDCE \rdata_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [8]),
        .Q(\rdata_o_reg[31]_0 [25]));
  FDCE \rdata_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [9]),
        .Q(\rdata_o_reg[31]_0 [26]));
  FDCE \rdata_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [10]),
        .Q(\rdata_o_reg[31]_0 [27]));
  FDCE \rdata_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [11]),
        .Q(\rdata_o_reg[31]_0 [28]));
  FDCE \rdata_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [12]),
        .Q(\rdata_o_reg[31]_0 [29]));
  FDCE \rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[2]),
        .Q(\rdata_o_reg[31]_0 [2]));
  FDCE \rdata_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rdata_o_reg[30]_0 [13]),
        .Q(\rdata_o_reg[31]_0 [30]));
  FDCE \rdata_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[31]),
        .Q(\rdata_o_reg[31]_0 [31]));
  FDCE \rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[3]),
        .Q(\rdata_o_reg[31]_0 [3]));
  FDCE \rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[4]),
        .Q(\rdata_o_reg[31]_0 [4]));
  FDCE \rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[5]),
        .Q(\rdata_o_reg[31]_0 [5]));
  FDCE \rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[6]),
        .Q(\rdata_o_reg[31]_0 [6]));
  FDCE \rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[7]),
        .Q(\rdata_o_reg[31]_0 [7]));
  FDCE \rdata_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[8]),
        .Q(\rdata_o_reg[31]_0 [8]));
  FDCE \rdata_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in[9]),
        .Q(\rdata_o_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h08)) 
    rden_i_1__0
       (.I0(mem_ram_b0_reg_0_i_2_n_0),
        .I1(mem_ram_b0_reg_1),
        .I2(\bus_req_o_reg[rw]_0 ),
        .O(rden0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rden_i_3
       (.I0(m_axi_araddr[9]),
        .I1(m_axi_araddr[10]),
        .I2(\mar_reg[30]_0 ),
        .I3(\mar_reg[28]_0 ),
        .I4(\mar_reg[29]_0 ),
        .I5(\mar_reg[26]_0 ),
        .O(\mar_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h000000007F00FF80)) 
    \w_pnt[0]_i_1__1 
       (.I0(\bus_req_o_reg[rw]_0 ),
        .I1(\mar_reg[10]_0 ),
        .I2(\mar_reg[2]_1 ),
        .I3(w_pnt),
        .I4(r_pnt),
        .I5(\w_pnt_reg[0]_0 ),
        .O(\w_pnt_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu_regfile
   (DOADO,
    DOBDO,
    S,
    \register_file_fpga.reg_file_reg_0 ,
    \register_file_fpga.reg_file_reg_1 ,
    \register_file_fpga.reg_file_reg_2 ,
    \register_file_fpga.reg_file_reg_3 ,
    \register_file_fpga.reg_file_reg_4 ,
    \register_file_fpga.reg_file_reg_5 ,
    \register_file_fpga.reg_file_reg_6 ,
    \register_file_fpga.reg_file_reg_7 ,
    \register_file_fpga.reg_file_reg_8 ,
    \register_file_fpga.reg_file_reg_9 ,
    O,
    alu_cmp,
    \register_file_fpga.reg_file_reg_10 ,
    clk,
    \register_file_fpga.reg_file_reg_11 ,
    Q,
    DIADI,
    WEA,
    \bus_req_o_reg[data][31] ,
    \div_reg[sign_mod] ,
    \ctrl[alu_unsigned] ,
    \ctrl[alu_opa_mux] ,
    \_inferred__4/i__carry );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]S;
  output [23:0]\register_file_fpga.reg_file_reg_0 ;
  output \register_file_fpga.reg_file_reg_1 ;
  output [0:0]\register_file_fpga.reg_file_reg_2 ;
  output [3:0]\register_file_fpga.reg_file_reg_3 ;
  output [3:0]\register_file_fpga.reg_file_reg_4 ;
  output [3:0]\register_file_fpga.reg_file_reg_5 ;
  output [3:0]\register_file_fpga.reg_file_reg_6 ;
  output [3:0]\register_file_fpga.reg_file_reg_7 ;
  output [3:0]\register_file_fpga.reg_file_reg_8 ;
  output [3:0]\register_file_fpga.reg_file_reg_9 ;
  output [2:0]O;
  output [1:0]alu_cmp;
  output [0:0]\register_file_fpga.reg_file_reg_10 ;
  input clk;
  input [4:0]\register_file_fpga.reg_file_reg_11 ;
  input [5:0]Q;
  input [31:0]DIADI;
  input [0:0]WEA;
  input \bus_req_o_reg[data][31] ;
  input \div_reg[sign_mod] ;
  input \ctrl[alu_unsigned] ;
  input \ctrl[alu_opa_mux] ;
  input [0:0]\_inferred__4/i__carry ;

  wire [31:0]DIADI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire \FSM_sequential_execute_engine[state][1]_i_10_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_12_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_13_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_14_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_16_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_17_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_18_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_19_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_20_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_21_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_22_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_23_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_25_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_26_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_27_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_28_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_30_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_31_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_32_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_33_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_34_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_35_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_36_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_37_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_38_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_39_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_40_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_41_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_43_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_44_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_45_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_46_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_47_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_48_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_49_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_50_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_51_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_52_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_53_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_54_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_55_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_56_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_57_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_58_n_0 ;
  wire \FSM_sequential_execute_engine[state][1]_i_9_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_11_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_15_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_24_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_29_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_42_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_7_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_7_n_3 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_1 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_2 ;
  wire \FSM_sequential_execute_engine_reg[state][1]_i_8_n_3 ;
  wire [2:0]O;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]\_inferred__4/i__carry ;
  wire [1:0]alu_cmp;
  wire \bus_req_o_reg[data][31] ;
  wire clk;
  wire \ctrl[alu_opa_mux] ;
  wire \ctrl[alu_unsigned] ;
  wire \div[sign_mod]_i_2_n_0 ;
  wire \div[sign_mod]_i_3_n_0 ;
  wire \div[sign_mod]_i_4_n_0 ;
  wire \div[sign_mod]_i_5_n_0 ;
  wire \div[sign_mod]_i_6_n_0 ;
  wire \div[sign_mod]_i_7_n_0 ;
  wire \div[sign_mod]_i_8_n_0 ;
  wire \div[sign_mod]_i_9_n_0 ;
  wire \div_reg[sign_mod] ;
  wire \divider_core_serial.div[quotient][12]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][12]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][16]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][20]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][24]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][28]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][31]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_6_n_0 ;
  wire \divider_core_serial.div[quotient][4]_i_7_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_3_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_4_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_5_n_0 ;
  wire \divider_core_serial.div[quotient][8]_i_6_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][12]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][16]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][20]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][24]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][28]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_2 ;
  wire \divider_core_serial.div_reg[quotient][31]_i_4_n_3 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][4]_i_2_n_3 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_0 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_1 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_2 ;
  wire \divider_core_serial.div_reg[quotient][8]_i_2_n_3 ;
  wire [23:0]\register_file_fpga.reg_file_reg_0 ;
  wire \register_file_fpga.reg_file_reg_1 ;
  wire [0:0]\register_file_fpga.reg_file_reg_10 ;
  wire [4:0]\register_file_fpga.reg_file_reg_11 ;
  wire [0:0]\register_file_fpga.reg_file_reg_2 ;
  wire [3:0]\register_file_fpga.reg_file_reg_3 ;
  wire [3:0]\register_file_fpga.reg_file_reg_4 ;
  wire [3:0]\register_file_fpga.reg_file_reg_5 ;
  wire [3:0]\register_file_fpga.reg_file_reg_6 ;
  wire [3:0]\register_file_fpga.reg_file_reg_7 ;
  wire [3:0]\register_file_fpga.reg_file_reg_8 ;
  wire [3:0]\register_file_fpga.reg_file_reg_9 ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_42_O_UNCONNECTED ;
  wire [3:1]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_execute_engine_reg[state][1]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hED)) 
    \FSM_sequential_execute_engine[state][1]_i_10 
       (.I0(DOBDO[31]),
        .I1(\ctrl[alu_unsigned] ),
        .I2(DOADO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_12 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_13 
       (.I0(DOADO[28]),
        .I1(DOBDO[28]),
        .I2(DOADO[29]),
        .I3(DOBDO[29]),
        .I4(DOBDO[27]),
        .I5(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_14 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOADO[24]),
        .I3(DOBDO[24]),
        .I4(DOADO[25]),
        .I5(DOBDO[25]),
        .O(\FSM_sequential_execute_engine[state][1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \FSM_sequential_execute_engine[state][1]_i_16 
       (.I0(DOBDO[31]),
        .I1(DOADO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_17 
       (.I0(DOADO[29]),
        .I1(DOBDO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_18 
       (.I0(DOADO[27]),
        .I1(DOBDO[27]),
        .I2(DOBDO[26]),
        .I3(DOADO[26]),
        .O(\FSM_sequential_execute_engine[state][1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_19 
       (.I0(DOADO[25]),
        .I1(DOBDO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_20 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(DOBDO[30]),
        .I3(DOADO[30]),
        .O(\FSM_sequential_execute_engine[state][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_21 
       (.I0(DOBDO[29]),
        .I1(DOADO[29]),
        .I2(DOBDO[28]),
        .I3(DOADO[28]),
        .O(\FSM_sequential_execute_engine[state][1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_22 
       (.I0(DOBDO[26]),
        .I1(DOADO[26]),
        .I2(DOBDO[27]),
        .I3(DOADO[27]),
        .O(\FSM_sequential_execute_engine[state][1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_23 
       (.I0(DOBDO[25]),
        .I1(DOADO[25]),
        .I2(DOBDO[24]),
        .I3(DOADO[24]),
        .O(\FSM_sequential_execute_engine[state][1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_25 
       (.I0(DOADO[22]),
        .I1(DOBDO[22]),
        .I2(DOADO[23]),
        .I3(DOBDO[23]),
        .I4(DOBDO[21]),
        .I5(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_26 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOADO[18]),
        .I3(DOBDO[18]),
        .I4(DOADO[19]),
        .I5(DOBDO[19]),
        .O(\FSM_sequential_execute_engine[state][1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_27 
       (.I0(DOADO[16]),
        .I1(DOBDO[16]),
        .I2(DOADO[17]),
        .I3(DOBDO[17]),
        .I4(DOBDO[15]),
        .I5(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_28 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOADO[12]),
        .I3(DOBDO[12]),
        .I4(DOADO[13]),
        .I5(DOBDO[13]),
        .O(\FSM_sequential_execute_engine[state][1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_30 
       (.I0(DOADO[23]),
        .I1(DOBDO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_31 
       (.I0(DOADO[21]),
        .I1(DOBDO[21]),
        .I2(DOBDO[20]),
        .I3(DOADO[20]),
        .O(\FSM_sequential_execute_engine[state][1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_32 
       (.I0(DOADO[19]),
        .I1(DOBDO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_33 
       (.I0(DOADO[17]),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_34 
       (.I0(DOBDO[23]),
        .I1(DOADO[23]),
        .I2(DOBDO[22]),
        .I3(DOADO[22]),
        .O(\FSM_sequential_execute_engine[state][1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_35 
       (.I0(DOBDO[20]),
        .I1(DOADO[20]),
        .I2(DOBDO[21]),
        .I3(DOADO[21]),
        .O(\FSM_sequential_execute_engine[state][1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_36 
       (.I0(DOBDO[19]),
        .I1(DOADO[19]),
        .I2(DOBDO[18]),
        .I3(DOADO[18]),
        .O(\FSM_sequential_execute_engine[state][1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_37 
       (.I0(DOBDO[17]),
        .I1(DOADO[17]),
        .I2(DOBDO[16]),
        .I3(DOADO[16]),
        .O(\FSM_sequential_execute_engine[state][1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_38 
       (.I0(DOADO[10]),
        .I1(DOBDO[10]),
        .I2(DOADO[11]),
        .I3(DOBDO[11]),
        .I4(DOBDO[9]),
        .I5(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_39 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOADO[6]),
        .I3(DOBDO[6]),
        .I4(DOADO[7]),
        .I5(DOBDO[7]),
        .O(\FSM_sequential_execute_engine[state][1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_40 
       (.I0(DOADO[4]),
        .I1(DOBDO[4]),
        .I2(DOADO[5]),
        .I3(DOBDO[5]),
        .I4(DOBDO[3]),
        .I5(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \FSM_sequential_execute_engine[state][1]_i_41 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .I5(DOBDO[1]),
        .O(\FSM_sequential_execute_engine[state][1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_43 
       (.I0(DOADO[15]),
        .I1(DOBDO[15]),
        .I2(DOBDO[14]),
        .I3(DOADO[14]),
        .O(\FSM_sequential_execute_engine[state][1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_44 
       (.I0(DOADO[13]),
        .I1(DOBDO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_45 
       (.I0(DOADO[11]),
        .I1(DOBDO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_46 
       (.I0(DOADO[9]),
        .I1(DOBDO[9]),
        .I2(DOBDO[8]),
        .I3(DOADO[8]),
        .O(\FSM_sequential_execute_engine[state][1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_47 
       (.I0(DOBDO[14]),
        .I1(DOADO[14]),
        .I2(DOBDO[15]),
        .I3(DOADO[15]),
        .O(\FSM_sequential_execute_engine[state][1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_48 
       (.I0(DOBDO[13]),
        .I1(DOADO[13]),
        .I2(DOBDO[12]),
        .I3(DOADO[12]),
        .O(\FSM_sequential_execute_engine[state][1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_49 
       (.I0(DOBDO[11]),
        .I1(DOADO[11]),
        .I2(DOBDO[10]),
        .I3(DOADO[10]),
        .O(\FSM_sequential_execute_engine[state][1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_50 
       (.I0(DOBDO[8]),
        .I1(DOADO[8]),
        .I2(DOBDO[9]),
        .I3(DOADO[9]),
        .O(\FSM_sequential_execute_engine[state][1]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_51 
       (.I0(DOADO[7]),
        .I1(DOBDO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_52 
       (.I0(DOADO[5]),
        .I1(DOBDO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_53 
       (.I0(DOADO[3]),
        .I1(DOBDO[3]),
        .I2(DOBDO[2]),
        .I3(DOADO[2]),
        .O(\FSM_sequential_execute_engine[state][1]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \FSM_sequential_execute_engine[state][1]_i_54 
       (.I0(DOADO[1]),
        .I1(DOBDO[1]),
        .I2(DOBDO[0]),
        .I3(DOADO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_55 
       (.I0(DOBDO[7]),
        .I1(DOADO[7]),
        .I2(DOBDO[6]),
        .I3(DOADO[6]),
        .O(\FSM_sequential_execute_engine[state][1]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_56 
       (.I0(DOBDO[5]),
        .I1(DOADO[5]),
        .I2(DOBDO[4]),
        .I3(DOADO[4]),
        .O(\FSM_sequential_execute_engine[state][1]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_57 
       (.I0(DOBDO[2]),
        .I1(DOADO[2]),
        .I2(DOBDO[3]),
        .I3(DOADO[3]),
        .O(\FSM_sequential_execute_engine[state][1]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_execute_engine[state][1]_i_58 
       (.I0(DOBDO[1]),
        .I1(DOADO[1]),
        .I2(DOADO[0]),
        .I3(DOBDO[0]),
        .O(\FSM_sequential_execute_engine[state][1]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_execute_engine[state][1]_i_9 
       (.I0(\ctrl[alu_unsigned] ),
        .I1(DOADO[31]),
        .I2(DOBDO[31]),
        .O(\FSM_sequential_execute_engine[state][1]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_11 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_24_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_11_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_11_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_11_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_11_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_25_n_0 ,\FSM_sequential_execute_engine[state][1]_i_26_n_0 ,\FSM_sequential_execute_engine[state][1]_i_27_n_0 ,\FSM_sequential_execute_engine[state][1]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_15 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_29_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_15_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_15_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_15_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_30_n_0 ,\FSM_sequential_execute_engine[state][1]_i_31_n_0 ,\FSM_sequential_execute_engine[state][1]_i_32_n_0 ,\FSM_sequential_execute_engine[state][1]_i_33_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_15_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_34_n_0 ,\FSM_sequential_execute_engine[state][1]_i_35_n_0 ,\FSM_sequential_execute_engine[state][1]_i_36_n_0 ,\FSM_sequential_execute_engine[state][1]_i_37_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_24 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_24_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_24_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_24_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_24_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_24_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_38_n_0 ,\FSM_sequential_execute_engine[state][1]_i_39_n_0 ,\FSM_sequential_execute_engine[state][1]_i_40_n_0 ,\FSM_sequential_execute_engine[state][1]_i_41_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_29 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_42_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_29_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_29_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_29_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_43_n_0 ,\FSM_sequential_execute_engine[state][1]_i_44_n_0 ,\FSM_sequential_execute_engine[state][1]_i_45_n_0 ,\FSM_sequential_execute_engine[state][1]_i_46_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_29_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_47_n_0 ,\FSM_sequential_execute_engine[state][1]_i_48_n_0 ,\FSM_sequential_execute_engine[state][1]_i_49_n_0 ,\FSM_sequential_execute_engine[state][1]_i_50_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_42 
       (.CI(1'b0),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_42_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_42_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_42_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_51_n_0 ,\FSM_sequential_execute_engine[state][1]_i_52_n_0 ,\FSM_sequential_execute_engine[state][1]_i_53_n_0 ,\FSM_sequential_execute_engine[state][1]_i_54_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_42_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_55_n_0 ,\FSM_sequential_execute_engine[state][1]_i_56_n_0 ,\FSM_sequential_execute_engine[state][1]_i_57_n_0 ,\FSM_sequential_execute_engine[state][1]_i_58_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_6 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_8_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_CO_UNCONNECTED [3:1],alu_cmp[1]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_9_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\FSM_sequential_execute_engine[state][1]_i_10_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_7 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_11_n_0 ),
        .CO({\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_CO_UNCONNECTED [3],alu_cmp[0],\FSM_sequential_execute_engine_reg[state][1]_i_7_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_sequential_execute_engine[state][1]_i_12_n_0 ,\FSM_sequential_execute_engine[state][1]_i_13_n_0 ,\FSM_sequential_execute_engine[state][1]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \FSM_sequential_execute_engine_reg[state][1]_i_8 
       (.CI(\FSM_sequential_execute_engine_reg[state][1]_i_15_n_0 ),
        .CO({\FSM_sequential_execute_engine_reg[state][1]_i_8_n_0 ,\FSM_sequential_execute_engine_reg[state][1]_i_8_n_1 ,\FSM_sequential_execute_engine_reg[state][1]_i_8_n_2 ,\FSM_sequential_execute_engine_reg[state][1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_execute_engine[state][1]_i_16_n_0 ,\FSM_sequential_execute_engine[state][1]_i_17_n_0 ,\FSM_sequential_execute_engine[state][1]_i_18_n_0 ,\FSM_sequential_execute_engine[state][1]_i_19_n_0 }),
        .O(\NLW_FSM_sequential_execute_engine_reg[state][1]_i_8_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_execute_engine[state][1]_i_20_n_0 ,\FSM_sequential_execute_engine[state][1]_i_21_n_0 ,\FSM_sequential_execute_engine[state][1]_i_22_n_0 ,\FSM_sequential_execute_engine[state][1]_i_23_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][10]_i_1 
       (.I0(DOBDO[10]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][11]_i_1 
       (.I0(DOBDO[11]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][12]_i_1 
       (.I0(DOBDO[12]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][13]_i_1 
       (.I0(DOBDO[13]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][14]_i_1 
       (.I0(DOBDO[14]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][15]_i_1 
       (.I0(DOBDO[15]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][16]_i_1 
       (.I0(DOBDO[16]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][17]_i_1 
       (.I0(DOBDO[17]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][18]_i_1 
       (.I0(DOBDO[18]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[2]),
        .O(\register_file_fpga.reg_file_reg_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][19]_i_1 
       (.I0(DOBDO[19]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[3]),
        .O(\register_file_fpga.reg_file_reg_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][20]_i_1 
       (.I0(DOBDO[20]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[4]),
        .O(\register_file_fpga.reg_file_reg_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][21]_i_1 
       (.I0(DOBDO[21]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[5]),
        .O(\register_file_fpga.reg_file_reg_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][22]_i_1 
       (.I0(DOBDO[22]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[6]),
        .O(\register_file_fpga.reg_file_reg_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_req_o[data][23]_i_1 
       (.I0(DOBDO[23]),
        .I1(\bus_req_o_reg[data][31] ),
        .I2(DOBDO[7]),
        .O(\register_file_fpga.reg_file_reg_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][24]_i_1 
       (.I0(DOBDO[0]),
        .I1(Q[0]),
        .I2(DOBDO[8]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[24]),
        .O(\register_file_fpga.reg_file_reg_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][25]_i_1 
       (.I0(DOBDO[1]),
        .I1(Q[0]),
        .I2(DOBDO[9]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[25]),
        .O(\register_file_fpga.reg_file_reg_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][26]_i_1 
       (.I0(DOBDO[2]),
        .I1(Q[0]),
        .I2(DOBDO[10]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[26]),
        .O(\register_file_fpga.reg_file_reg_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][27]_i_1 
       (.I0(DOBDO[3]),
        .I1(Q[0]),
        .I2(DOBDO[11]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[27]),
        .O(\register_file_fpga.reg_file_reg_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][28]_i_1 
       (.I0(DOBDO[4]),
        .I1(Q[0]),
        .I2(DOBDO[12]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[28]),
        .O(\register_file_fpga.reg_file_reg_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][29]_i_1 
       (.I0(DOBDO[5]),
        .I1(Q[0]),
        .I2(DOBDO[13]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[29]),
        .O(\register_file_fpga.reg_file_reg_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][30]_i_1 
       (.I0(DOBDO[6]),
        .I1(Q[0]),
        .I2(DOBDO[14]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[30]),
        .O(\register_file_fpga.reg_file_reg_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \bus_req_o[data][31]_i_2 
       (.I0(DOBDO[7]),
        .I1(Q[0]),
        .I2(DOBDO[15]),
        .I3(\bus_req_o_reg[data][31] ),
        .I4(DOBDO[31]),
        .O(\register_file_fpga.reg_file_reg_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][8]_i_1 
       (.I0(DOBDO[8]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[0]),
        .O(\register_file_fpga.reg_file_reg_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \bus_req_o[data][9]_i_1 
       (.I0(DOBDO[9]),
        .I1(Q[0]),
        .I2(\bus_req_o_reg[data][31] ),
        .I3(DOBDO[1]),
        .O(\register_file_fpga.reg_file_reg_0 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    \ctrl[rs2_abs][3]_i_6 
       (.I0(DOBDO[0]),
        .O(S));
  LUT6 #(
    .INIT(64'h0A060A060A060A00)) 
    \div[sign_mod]_i_1 
       (.I0(DOADO[31]),
        .I1(DOBDO[31]),
        .I2(Q[0]),
        .I3(\div_reg[sign_mod] ),
        .I4(\div[sign_mod]_i_2_n_0 ),
        .I5(\div[sign_mod]_i_3_n_0 ),
        .O(\register_file_fpga.reg_file_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_2 
       (.I0(\div[sign_mod]_i_4_n_0 ),
        .I1(DOBDO[19]),
        .I2(DOBDO[13]),
        .I3(DOBDO[14]),
        .I4(DOBDO[6]),
        .I5(\div[sign_mod]_i_5_n_0 ),
        .O(\div[sign_mod]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \div[sign_mod]_i_3 
       (.I0(\div[sign_mod]_i_6_n_0 ),
        .I1(DOBDO[17]),
        .I2(DOBDO[16]),
        .I3(DOBDO[18]),
        .I4(DOBDO[31]),
        .I5(\div[sign_mod]_i_7_n_0 ),
        .O(\div[sign_mod]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_4 
       (.I0(DOBDO[12]),
        .I1(DOBDO[7]),
        .I2(DOBDO[11]),
        .I3(DOBDO[10]),
        .O(\div[sign_mod]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_5 
       (.I0(DOBDO[3]),
        .I1(DOBDO[9]),
        .I2(DOBDO[5]),
        .I3(DOBDO[8]),
        .I4(\div[sign_mod]_i_8_n_0 ),
        .O(\div[sign_mod]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_6 
       (.I0(DOBDO[29]),
        .I1(DOBDO[28]),
        .I2(DOBDO[30]),
        .I3(DOBDO[15]),
        .O(\div[sign_mod]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \div[sign_mod]_i_7 
       (.I0(DOBDO[24]),
        .I1(DOBDO[27]),
        .I2(DOBDO[25]),
        .I3(DOBDO[26]),
        .I4(\div[sign_mod]_i_9_n_0 ),
        .O(\div[sign_mod]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_8 
       (.I0(DOBDO[4]),
        .I1(DOBDO[2]),
        .I2(DOBDO[1]),
        .I3(DOBDO[0]),
        .O(\div[sign_mod]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div[sign_mod]_i_9 
       (.I0(DOBDO[23]),
        .I1(DOBDO[22]),
        .I2(DOBDO[21]),
        .I3(DOBDO[20]),
        .O(\div[sign_mod]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_3 
       (.I0(DOADO[12]),
        .O(\divider_core_serial.div[quotient][12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_4 
       (.I0(DOADO[11]),
        .O(\divider_core_serial.div[quotient][12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_5 
       (.I0(DOADO[10]),
        .O(\divider_core_serial.div[quotient][12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][12]_i_6 
       (.I0(DOADO[9]),
        .O(\divider_core_serial.div[quotient][12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_3 
       (.I0(DOADO[16]),
        .O(\divider_core_serial.div[quotient][16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_4 
       (.I0(DOADO[15]),
        .O(\divider_core_serial.div[quotient][16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_5 
       (.I0(DOADO[14]),
        .O(\divider_core_serial.div[quotient][16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][16]_i_6 
       (.I0(DOADO[13]),
        .O(\divider_core_serial.div[quotient][16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_3 
       (.I0(DOADO[20]),
        .O(\divider_core_serial.div[quotient][20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_4 
       (.I0(DOADO[19]),
        .O(\divider_core_serial.div[quotient][20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_5 
       (.I0(DOADO[18]),
        .O(\divider_core_serial.div[quotient][20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][20]_i_6 
       (.I0(DOADO[17]),
        .O(\divider_core_serial.div[quotient][20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_3 
       (.I0(DOADO[24]),
        .O(\divider_core_serial.div[quotient][24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_4 
       (.I0(DOADO[23]),
        .O(\divider_core_serial.div[quotient][24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_5 
       (.I0(DOADO[22]),
        .O(\divider_core_serial.div[quotient][24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][24]_i_6 
       (.I0(DOADO[21]),
        .O(\divider_core_serial.div[quotient][24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_3 
       (.I0(DOADO[28]),
        .O(\divider_core_serial.div[quotient][28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_4 
       (.I0(DOADO[27]),
        .O(\divider_core_serial.div[quotient][28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_5 
       (.I0(DOADO[26]),
        .O(\divider_core_serial.div[quotient][28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][28]_i_6 
       (.I0(DOADO[25]),
        .O(\divider_core_serial.div[quotient][28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_5 
       (.I0(DOADO[31]),
        .O(\divider_core_serial.div[quotient][31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_6 
       (.I0(DOADO[30]),
        .O(\divider_core_serial.div[quotient][31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][31]_i_7 
       (.I0(DOADO[29]),
        .O(\divider_core_serial.div[quotient][31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_3 
       (.I0(DOADO[0]),
        .O(\divider_core_serial.div[quotient][4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_4 
       (.I0(DOADO[4]),
        .O(\divider_core_serial.div[quotient][4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_5 
       (.I0(DOADO[3]),
        .O(\divider_core_serial.div[quotient][4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_6 
       (.I0(DOADO[2]),
        .O(\divider_core_serial.div[quotient][4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][4]_i_7 
       (.I0(DOADO[1]),
        .O(\divider_core_serial.div[quotient][4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_3 
       (.I0(DOADO[8]),
        .O(\divider_core_serial.div[quotient][8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_4 
       (.I0(DOADO[7]),
        .O(\divider_core_serial.div[quotient][8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_5 
       (.I0(DOADO[6]),
        .O(\divider_core_serial.div[quotient][8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divider_core_serial.div[quotient][8]_i_6 
       (.I0(DOADO[5]),
        .O(\divider_core_serial.div[quotient][8]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][12]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_5 ),
        .S({\divider_core_serial.div[quotient][12]_i_3_n_0 ,\divider_core_serial.div[quotient][12]_i_4_n_0 ,\divider_core_serial.div[quotient][12]_i_5_n_0 ,\divider_core_serial.div[quotient][12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][16]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][12]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_6 ),
        .S({\divider_core_serial.div[quotient][16]_i_3_n_0 ,\divider_core_serial.div[quotient][16]_i_4_n_0 ,\divider_core_serial.div[quotient][16]_i_5_n_0 ,\divider_core_serial.div[quotient][16]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][20]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][16]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_7 ),
        .S({\divider_core_serial.div[quotient][20]_i_3_n_0 ,\divider_core_serial.div[quotient][20]_i_4_n_0 ,\divider_core_serial.div[quotient][20]_i_5_n_0 ,\divider_core_serial.div[quotient][20]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][24]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][20]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_8 ),
        .S({\divider_core_serial.div[quotient][24]_i_3_n_0 ,\divider_core_serial.div[quotient][24]_i_4_n_0 ,\divider_core_serial.div[quotient][24]_i_5_n_0 ,\divider_core_serial.div[quotient][24]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][28]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][24]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_9 ),
        .S({\divider_core_serial.div[quotient][28]_i_3_n_0 ,\divider_core_serial.div[quotient][28]_i_4_n_0 ,\divider_core_serial.div[quotient][28]_i_5_n_0 ,\divider_core_serial.div[quotient][28]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][31]_i_4 
       (.CI(\divider_core_serial.div_reg[quotient][28]_i_2_n_0 ),
        .CO({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_CO_UNCONNECTED [3:2],\divider_core_serial.div_reg[quotient][31]_i_4_n_2 ,\divider_core_serial.div_reg[quotient][31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divider_core_serial.div_reg[quotient][31]_i_4_O_UNCONNECTED [3],O}),
        .S({1'b0,\divider_core_serial.div[quotient][31]_i_5_n_0 ,\divider_core_serial.div[quotient][31]_i_6_n_0 ,\divider_core_serial.div[quotient][31]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][4]_i_2 
       (.CI(1'b0),
        .CO({\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][4]_i_2_n_3 }),
        .CYINIT(\divider_core_serial.div[quotient][4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_3 ),
        .S({\divider_core_serial.div[quotient][4]_i_4_n_0 ,\divider_core_serial.div[quotient][4]_i_5_n_0 ,\divider_core_serial.div[quotient][4]_i_6_n_0 ,\divider_core_serial.div[quotient][4]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divider_core_serial.div_reg[quotient][8]_i_2 
       (.CI(\divider_core_serial.div_reg[quotient][4]_i_2_n_0 ),
        .CO({\divider_core_serial.div_reg[quotient][8]_i_2_n_0 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_1 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_2 ,\divider_core_serial.div_reg[quotient][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\register_file_fpga.reg_file_reg_4 ),
        .S({\divider_core_serial.div[quotient][8]_i_3_n_0 ,\divider_core_serial.div[quotient][8]_i_4_n_0 ,\divider_core_serial.div[quotient][8]_i_5_n_0 ,\divider_core_serial.div[quotient][8]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5
       (.I0(DOBDO[0]),
        .I1(\_inferred__4/i__carry ),
        .O(\register_file_fpga.reg_file_reg_10 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mar[3]_i_5 
       (.I0(DOADO[0]),
        .I1(\ctrl[alu_opa_mux] ),
        .O(\register_file_fpga.reg_file_reg_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \register_file_fpga.reg_file_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\register_file_fpga.reg_file_reg_11 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q[5:1],1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_register_file_fpga.reg_file_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_register_file_fpga.reg_file_reg_DBITERR_UNCONNECTED ),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_register_file_fpga.reg_file_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_register_file_fpga.reg_file_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_register_file_fpga.reg_file_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_register_file_fpga.reg_file_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_register_file_fpga.reg_file_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_register_file_fpga.reg_file_reg_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem
   (rden,
    \dmem_rsp[ack] ,
    mem_ram_b3_reg_0_0,
    mem_ram_b3_reg_1_0,
    mem_ram_b2_reg_1_0,
    mem_ram_b2_reg_0_0,
    mem_ram_b0_reg_1_0,
    rden0,
    clk,
    rstn_sys,
    \bus_rsp_o_reg[ack]_0 ,
    out,
    \imem_rsp[ack] ,
    addr,
    Q,
    mem_ram_b0_reg_1_1,
    mem_ram_b1_reg_1_0,
    ADDRARDADDR,
    mem_ram_b2_reg_1_1,
    WEA);
  output rden;
  output \dmem_rsp[ack] ;
  output mem_ram_b3_reg_0_0;
  output [27:0]mem_ram_b3_reg_1_0;
  output mem_ram_b2_reg_1_0;
  output mem_ram_b2_reg_0_0;
  output mem_ram_b0_reg_1_0;
  input rden0;
  input clk;
  input rstn_sys;
  input \bus_rsp_o_reg[ack]_0 ;
  input [3:0]out;
  input \imem_rsp[ack] ;
  input [12:0]addr;
  input [31:0]Q;
  input [0:0]mem_ram_b0_reg_1_1;
  input [0:0]mem_ram_b1_reg_1_0;
  input [0:0]ADDRARDADDR;
  input [0:0]mem_ram_b2_reg_1_1;
  input [0:0]WEA;

  wire [0:0]ADDRARDADDR;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire [12:0]addr;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire clk;
  wire \dmem_rsp[ack] ;
  wire \imem_rsp[ack] ;
  wire mem_ram_b0_reg_1_0;
  wire [0:0]mem_ram_b0_reg_1_1;
  wire [0:0]mem_ram_b1_reg_1_0;
  wire mem_ram_b2_reg_0_0;
  wire mem_ram_b2_reg_1_0;
  wire [0:0]mem_ram_b2_reg_1_1;
  wire mem_ram_b3_reg_0_0;
  wire [27:0]mem_ram_b3_reg_1_0;
  wire [3:0]out;
  wire [25:5]rdata_reg;
  wire rden;
  wire rden0;
  wire rstn_sys;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[ack]_0 ),
        .Q(\dmem_rsp[ack] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_0
       (.ADDRARDADDR({1'b1,addr,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[3:0]}),
        .DOBDO(NLW_mem_ram_b0_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b0_reg_1
       (.ADDRARDADDR({1'b1,addr,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b0_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b0_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b0_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b0_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[6:5],rdata_reg[5],mem_ram_b3_reg_1_0[4]}),
        .DOBDO(NLW_mem_ram_b0_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b0_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b0_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b0_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b0_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b0_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b0_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b0_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1,mem_ram_b0_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_0
       (.ADDRARDADDR({1'b1,addr,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[10:7]}),
        .DOBDO(NLW_mem_ram_b1_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b1_reg_1
       (.ADDRARDADDR({1'b1,addr[12:2],ADDRARDADDR,addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b1_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b1_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b1_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b1_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[14:11]}),
        .DOBDO(NLW_mem_ram_b1_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b1_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b1_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b1_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b1_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b1_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b1_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b1_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0,mem_ram_b1_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_0
       (.ADDRARDADDR({1'b1,addr[12:2],ADDRARDADDR,addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[17:15],rdata_reg[16]}),
        .DOBDO(NLW_mem_ram_b2_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_0_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b2_reg_1
       (.ADDRARDADDR({1'b1,addr[12:2],ADDRARDADDR,addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b2_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b2_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b2_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b2_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[20],rdata_reg[22],mem_ram_b3_reg_1_0[19:18]}),
        .DOBDO(NLW_mem_ram_b2_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b2_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b2_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b2_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b2_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b2_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b2_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b2_reg_1_SBITERR_UNCONNECTED),
        .WEA({mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1,mem_ram_b2_reg_1_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_0
       (.ADDRARDADDR({1'b1,addr[12:2],ADDRARDADDR,addr[0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_0_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[23:22],rdata_reg[25],mem_ram_b3_reg_1_0[21]}),
        .DOBDO(NLW_mem_ram_b3_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    mem_ram_b3_reg_1
       (.ADDRARDADDR({1'b1,addr,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_ram_b3_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_ram_b3_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_mem_ram_b3_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_mem_ram_b3_reg_1_DOADO_UNCONNECTED[31:4],mem_ram_b3_reg_1_0[27:24]}),
        .DOBDO(NLW_mem_ram_b3_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_mem_ram_b3_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_ram_b3_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_ram_b3_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_mem_ram_b3_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_ram_b3_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_ram_b3_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_ram_b3_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10__0 
       (.I0(rdata_reg[16]),
        .I1(rden),
        .I2(out[1]),
        .I3(\imem_rsp[ack] ),
        .O(mem_ram_b2_reg_0_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_17 
       (.I0(rdata_reg[5]),
        .I1(rden),
        .I2(out[0]),
        .I3(\imem_rsp[ack] ),
        .O(mem_ram_b0_reg_1_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8 
       (.I0(rdata_reg[22]),
        .I1(rden),
        .I2(out[2]),
        .I3(\imem_rsp[ack] ),
        .O(mem_ram_b2_reg_1_0));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9 
       (.I0(rdata_reg[25]),
        .I1(rden),
        .I2(out[3]),
        .I3(\imem_rsp[ack] ),
        .O(mem_ram_b3_reg_0_0));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden0),
        .Q(rden));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo
   (\w_pnt_reg[0]_0 ,
    \r_pnt_reg[1]_0 ,
    clk_0,
    rdata_o,
    \w_pnt_reg[1]_0 ,
    \w_pnt_reg[0]_1 ,
    \issue_engine_enabled.issue_engine_reg[align] ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    \issue_engine_enabled.issue_engine_reg[align]_5 ,
    \issue_engine_enabled.issue_engine_reg[align]_6 ,
    \issue_engine_enabled.issue_engine_reg[align]_7 ,
    \issue_engine_enabled.issue_engine_reg[align]_8 ,
    \issue_engine_enabled.issue_engine_reg[align]_9 ,
    \issue_engine_enabled.issue_engine_reg[align]_10 ,
    \issue_engine_enabled.issue_engine_reg[align]_11 ,
    \issue_engine_enabled.issue_engine_reg[align]_12 ,
    \issue_engine_enabled.issue_engine_reg[align]_13 ,
    D,
    clk,
    \w_pnt_reg[1]_1 ,
    Q,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    rdata_o0_out,
    \execute_engine[ir][24]_i_7 ,
    \execute_engine[ir][24]_i_7_0 ,
    \execute_engine[ir][24]_i_7_1 ,
    \execute_engine[ir][14]_i_2 ,
    \fetch_engine_reg[restart]__0 ,
    rstn_sys,
    wdata_i);
  output \w_pnt_reg[0]_0 ;
  output [1:0]\r_pnt_reg[1]_0 ;
  output clk_0;
  output [16:0]rdata_o;
  output \w_pnt_reg[1]_0 ;
  output \w_pnt_reg[0]_1 ;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_1 ;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output \issue_engine_enabled.issue_engine_reg[align]_3 ;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  output \issue_engine_enabled.issue_engine_reg[align]_5 ;
  output \issue_engine_enabled.issue_engine_reg[align]_6 ;
  output \issue_engine_enabled.issue_engine_reg[align]_7 ;
  output \issue_engine_enabled.issue_engine_reg[align]_8 ;
  output \issue_engine_enabled.issue_engine_reg[align]_9 ;
  output \issue_engine_enabled.issue_engine_reg[align]_10 ;
  output \issue_engine_enabled.issue_engine_reg[align]_11 ;
  output \issue_engine_enabled.issue_engine_reg[align]_12 ;
  output \issue_engine_enabled.issue_engine_reg[align]_13 ;
  input [1:0]D;
  input clk;
  input [0:0]\w_pnt_reg[1]_1 ;
  input [0:0]Q;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input [9:0]rdata_o0_out;
  input \execute_engine[ir][24]_i_7 ;
  input \execute_engine[ir][24]_i_7_0 ;
  input \execute_engine[ir][24]_i_7_1 ;
  input \execute_engine[ir][14]_i_2 ;
  input \fetch_engine_reg[restart]__0 ;
  input rstn_sys;
  input [16:0]wdata_i;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire clk_0;
  wire \execute_engine[ir][14]_i_2 ;
  wire \execute_engine[ir][24]_i_7 ;
  wire \execute_engine[ir][24]_i_7_0 ;
  wire \execute_engine[ir][24]_i_7_1 ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [0:0]\ipb[we] ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_10 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_11 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_12 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_13 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_5 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_6 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_7 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_8 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_9 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire p_0_in;
  wire r_pnt_ff;
  wire [1:0]\r_pnt_reg[1]_0 ;
  wire [16:0]rdata_o;
  wire [9:0]rdata_o0_out;
  wire rstn_sys;
  wire \w_pnt[0]_i_1_n_0 ;
  wire \w_pnt[1]_i_1_n_0 ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;
  wire \w_pnt_reg[1]_0 ;
  wire [0:0]\w_pnt_reg[1]_1 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire [16:0]wdata_i;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][11]_i_5 
       (.I0(rdata_o[13]),
        .I1(rdata_o0_out[7]),
        .I2(rdata_o[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][12]_i_6 
       (.I0(rdata_o[14]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o[13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_11 ));
  LUT6 #(
    .INIT(64'hFFFF00FFE2E2E2E2)) 
    \execute_engine[ir][14]_i_4 
       (.I0(rdata_o[12]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[6]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_9 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_10 ),
        .I5(\execute_engine[ir][14]_i_2 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_8 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][14]_i_6 
       (.I0(rdata_o[10]),
        .I1(rdata_o0_out[4]),
        .I2(rdata_o[11]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[5]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_9 ));
  LUT6 #(
    .INIT(64'h0003000000030505)) 
    \execute_engine[ir][16]_i_7 
       (.I0(rdata_o[0]),
        .I1(rdata_o0_out[0]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[13]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][1]_i_3 
       (.I0(rdata_o[15]),
        .I1(rdata_o0_out[9]),
        .I2(rdata_o[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT6 #(
    .INIT(64'hFF77CF4700000000)) 
    \execute_engine[ir][1]_i_6 
       (.I0(rdata_o0_out[5]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[11]),
        .I3(rdata_o0_out[4]),
        .I4(rdata_o[10]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_13 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_6 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][20]_i_6 
       (.I0(rdata_o[13]),
        .I1(rdata_o0_out[7]),
        .I2(rdata_o[0]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \execute_engine[ir][21]_i_7 
       (.I0(rdata_o[0]),
        .I1(rdata_o0_out[0]),
        .I2(rdata_o[1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \execute_engine[ir][24]_i_11 
       (.I0(rdata_o[6]),
        .I1(rdata_o0_out[3]),
        .I2(rdata_o[5]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[2]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_10 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \execute_engine[ir][24]_i_12 
       (.I0(rdata_o[14]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o[0]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 ));
  LUT6 #(
    .INIT(64'hFFF0FEFEF0F0FEFE)) 
    \execute_engine[ir][24]_i_14 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][24]_i_7 ),
        .I2(\execute_engine[ir][24]_i_7_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_5 ),
        .I4(\execute_engine[ir][24]_i_7_1 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_6 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][28]_i_4 
       (.I0(rdata_o[12]),
        .I1(rdata_o0_out[6]),
        .I2(rdata_o[15]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \execute_engine[ir][2]_i_4 
       (.I0(rdata_o[15]),
        .I1(rdata_o0_out[9]),
        .I2(rdata_o[14]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_7 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \execute_engine[ir][31]_i_10 
       (.I0(rdata_o[14]),
        .I1(rdata_o0_out[8]),
        .I2(rdata_o[13]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[ir][31]_i_6 
       (.I0(rdata_o[0]),
        .I1(rdata_o[1]),
        .O(clk_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_engine[ir][31]_i_7 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg[1]_0 [0]),
        .I2(p_0_in),
        .I3(\r_pnt_reg[1]_0 [1]),
        .O(\w_pnt_reg[0]_1 ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(r_pnt_ff),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000006FF6)) 
    \issue_engine_enabled.issue_engine[align]_i_3 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg[1]_0 [0]),
        .I2(p_0_in),
        .I3(\r_pnt_reg[1]_0 [1]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(clk_0),
        .O(\w_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_5 
       (.I0(p_0_in),
        .I1(\r_pnt_reg[1]_0 [1]),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg[1]_0 [0]),
        .O(\w_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[1:0]),
        .DIB(wdata_i[3:2]),
        .DIC(wdata_i[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[1:0]),
        .DOB(rdata_o[3:2]),
        .DOC(rdata_o[5:4]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  LUT2 #(
    .INIT(4'h2)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1 
       (.I0(\w_pnt_reg[1]_1 ),
        .I1(Q),
        .O(\ipb[we] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[13:12]),
        .DIB(wdata_i[15:14]),
        .DIC({1'b0,wdata_i[16]}),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[13:12]),
        .DOB(rdata_o[15:14]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],rdata_o[16]}),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[0].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,r_pnt_ff}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(wdata_i[7:6]),
        .DIB(wdata_i[9:8]),
        .DIC(wdata_i[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o[7:6]),
        .DOB(rdata_o[9:8]),
        .DOC(rdata_o[11:10]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\ipb[we] ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\r_pnt_reg[1]_0 [0]));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\r_pnt_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h4510)) 
    \w_pnt[0]_i_1 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(Q),
        .I2(\w_pnt_reg[1]_1 ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h31330200)) 
    \w_pnt[1]_i_1 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\fetch_engine_reg[restart]__0 ),
        .I2(Q),
        .I3(\w_pnt_reg[1]_1 ),
        .I4(p_0_in),
        .O(\w_pnt[1]_i_1_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo_1
   (rdata_o0_out,
    \FSM_sequential_fetch_engine_reg[state][0] ,
    D,
    \execute_engine[ir_nxt] ,
    \trap_ctrl_reg[exc_buf][3] ,
    \issue_engine_enabled.issue_engine_reg[align] ,
    \issue_engine_enabled.issue_engine_reg[align]_0 ,
    \issue_engine_enabled.issue_engine_reg[align]_1 ,
    \issue_engine_enabled.issue_engine_reg[align]_2 ,
    \r_pnt_reg[0]_0 ,
    \arbiter_reg[b_req]0 ,
    \r_pnt_reg[1]_0 ,
    E,
    \trap_ctrl_reg[exc_buf][6] ,
    \w_pnt_reg[1]_0 ,
    \FSM_sequential_fetch_engine_reg[state][1] ,
    \FSM_sequential_fetch_engine_reg[state][1]_0 ,
    \execute_engine_reg[next_pc][1] ,
    \issue_engine_enabled.issue_engine_reg[align]_3 ,
    p_0_in__1,
    \issue_engine_enabled.issue_engine_reg[align]_4 ,
    \issue_engine_enabled.issue_engine_reg[align]_5 ,
    \issue_engine_enabled.issue_engine_reg[align]_6 ,
    \issue_engine_enabled.issue_engine_reg[align]_7 ,
    clk,
    \main_rsp[data] ,
    wdata_i,
    Q,
    \trap_ctrl_reg[env_pending]__0 ,
    \trap_ctrl_reg[cause][6] ,
    \issue_engine_enabled.issue_engine_reg[align]__0 ,
    rdata_o,
    \execute_engine_reg[ir][16] ,
    \execute_engine_reg[ir][1] ,
    \fetch_engine_reg[restart]__0 ,
    \r_pnt_reg[1]_1 ,
    \arbiter_reg[b_req] ,
    \arbiter_reg[b_req]_0 ,
    \arbiter_reg[b_req]_1 ,
    \arbiter_reg[b_req]__0 ,
    \fetch_engine_reg[state] ,
    \main_rsp[err] ,
    \w_pnt_reg[1]_1 ,
    \w_pnt_reg[1]_2 ,
    \FSM_sequential_execute_engine_reg[state][0] ,
    \FSM_sequential_execute_engine_reg[state][0]_0 ,
    \FSM_sequential_execute_engine_reg[state][0]_1 ,
    \execute_engine_reg[ir][13]_rep__0 ,
    \execute_engine_reg[ir][2] ,
    \execute_engine_reg[ir][13]_rep__0_0 ,
    \FSM_sequential_execute_engine_reg[state][0]_2 ,
    \execute_engine[ir][12]_i_4_0 ,
    \execute_engine[ir][20]_i_2_0 ,
    \execute_engine_reg[ir][10] ,
    \execute_engine[ir][16]_i_2_0 ,
    \execute_engine[ir][28]_i_2_0 ,
    \execute_engine_reg[ir][31] ,
    \execute_engine_reg[ir][2]_0 ,
    \execute_engine_reg[ir][14]_rep__0 ,
    \execute_engine[ir][24]_i_10_0 ,
    \execute_engine[ir][23]_i_3_0 ,
    \execute_engine[ir][23]_i_3_1 ,
    \execute_engine[ir][1]_i_2_0 ,
    \execute_engine[ir][12]_i_2_0 ,
    \FSM_sequential_fetch_engine_reg[state][0]_0 ,
    \FSM_sequential_fetch_engine_reg[state][0]_1 ,
    \issue_engine_enabled.issue_engine_reg[align]_8 ,
    \issue_engine_enabled.issue_engine_reg[align]_9 ,
    rstn_sys);
  output [9:0]rdata_o0_out;
  output [0:0]\FSM_sequential_fetch_engine_reg[state][0] ;
  output [0:0]D;
  output \execute_engine[ir_nxt] ;
  output \trap_ctrl_reg[exc_buf][3] ;
  output \issue_engine_enabled.issue_engine_reg[align] ;
  output \issue_engine_enabled.issue_engine_reg[align]_0 ;
  output \issue_engine_enabled.issue_engine_reg[align]_1 ;
  output \issue_engine_enabled.issue_engine_reg[align]_2 ;
  output [1:0]\r_pnt_reg[0]_0 ;
  output \arbiter_reg[b_req]0 ;
  output \r_pnt_reg[1]_0 ;
  output [0:0]E;
  output \trap_ctrl_reg[exc_buf][6] ;
  output \w_pnt_reg[1]_0 ;
  output \FSM_sequential_fetch_engine_reg[state][1] ;
  output \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  output \execute_engine_reg[next_pc][1] ;
  output [31:0]\issue_engine_enabled.issue_engine_reg[align]_3 ;
  output p_0_in__1;
  output \issue_engine_enabled.issue_engine_reg[align]_4 ;
  output \issue_engine_enabled.issue_engine_reg[align]_5 ;
  output \issue_engine_enabled.issue_engine_reg[align]_6 ;
  output \issue_engine_enabled.issue_engine_reg[align]_7 ;
  input clk;
  input [15:0]\main_rsp[data] ;
  input [0:0]wdata_i;
  input [3:0]Q;
  input \trap_ctrl_reg[env_pending]__0 ;
  input [7:0]\trap_ctrl_reg[cause][6] ;
  input \issue_engine_enabled.issue_engine_reg[align]__0 ;
  input [16:0]rdata_o;
  input \execute_engine_reg[ir][16] ;
  input \execute_engine_reg[ir][1] ;
  input \fetch_engine_reg[restart]__0 ;
  input [1:0]\r_pnt_reg[1]_1 ;
  input [0:0]\arbiter_reg[b_req] ;
  input \arbiter_reg[b_req]_0 ;
  input \arbiter_reg[b_req]_1 ;
  input \arbiter_reg[b_req]__0 ;
  input [1:0]\fetch_engine_reg[state] ;
  input \main_rsp[err] ;
  input \w_pnt_reg[1]_1 ;
  input \w_pnt_reg[1]_2 ;
  input \FSM_sequential_execute_engine_reg[state][0] ;
  input \FSM_sequential_execute_engine_reg[state][0]_0 ;
  input \FSM_sequential_execute_engine_reg[state][0]_1 ;
  input \execute_engine_reg[ir][13]_rep__0 ;
  input \execute_engine_reg[ir][2] ;
  input \execute_engine_reg[ir][13]_rep__0_0 ;
  input \FSM_sequential_execute_engine_reg[state][0]_2 ;
  input \execute_engine[ir][12]_i_4_0 ;
  input \execute_engine[ir][20]_i_2_0 ;
  input \execute_engine_reg[ir][10] ;
  input \execute_engine[ir][16]_i_2_0 ;
  input \execute_engine[ir][28]_i_2_0 ;
  input \execute_engine_reg[ir][31] ;
  input \execute_engine_reg[ir][2]_0 ;
  input \execute_engine_reg[ir][14]_rep__0 ;
  input \execute_engine[ir][24]_i_10_0 ;
  input \execute_engine[ir][23]_i_3_0 ;
  input \execute_engine[ir][23]_i_3_1 ;
  input \execute_engine[ir][1]_i_2_0 ;
  input \execute_engine[ir][12]_i_2_0 ;
  input \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  input \FSM_sequential_fetch_engine_reg[state][0]_1 ;
  input [0:0]\issue_engine_enabled.issue_engine_reg[align]_8 ;
  input \issue_engine_enabled.issue_engine_reg[align]_9 ;
  input rstn_sys;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_execute_engine[state][3]_i_3_n_0 ;
  wire \FSM_sequential_execute_engine[state][3]_i_8_n_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0] ;
  wire \FSM_sequential_execute_engine_reg[state][0]_0 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_1 ;
  wire \FSM_sequential_execute_engine_reg[state][0]_2 ;
  wire \FSM_sequential_fetch_engine[state][1]_i_3_n_0 ;
  wire [0:0]\FSM_sequential_fetch_engine_reg[state][0] ;
  wire \FSM_sequential_fetch_engine_reg[state][0]_0 ;
  wire \FSM_sequential_fetch_engine_reg[state][0]_1 ;
  wire \FSM_sequential_fetch_engine_reg[state][1] ;
  wire \FSM_sequential_fetch_engine_reg[state][1]_0 ;
  wire [3:0]Q;
  wire \arbiter[b_req]_i_3_n_0 ;
  wire [0:0]\arbiter_reg[b_req] ;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]_0 ;
  wire \arbiter_reg[b_req]_1 ;
  wire \arbiter_reg[b_req]__0 ;
  wire clk;
  wire \execute_engine[ir][0]_i_2_n_0 ;
  wire \execute_engine[ir][10]_i_3_n_0 ;
  wire \execute_engine[ir][11]_i_3_n_0 ;
  wire \execute_engine[ir][11]_i_4_n_0 ;
  wire \execute_engine[ir][12]_i_2_0 ;
  wire \execute_engine[ir][12]_i_3_n_0 ;
  wire \execute_engine[ir][12]_i_4_0 ;
  wire \execute_engine[ir][12]_i_4_n_0 ;
  wire \execute_engine[ir][12]_i_5_n_0 ;
  wire \execute_engine[ir][13]_i_3_n_0 ;
  wire \execute_engine[ir][13]_i_4_n_0 ;
  wire \execute_engine[ir][14]_i_3_n_0 ;
  wire \execute_engine[ir][14]_i_5_n_0 ;
  wire \execute_engine[ir][15]_i_3_n_0 ;
  wire \execute_engine[ir][15]_i_4_n_0 ;
  wire \execute_engine[ir][15]_i_5_n_0 ;
  wire \execute_engine[ir][16]_i_2_0 ;
  wire \execute_engine[ir][16]_i_3_n_0 ;
  wire \execute_engine[ir][16]_i_4_n_0 ;
  wire \execute_engine[ir][16]_i_6_n_0 ;
  wire \execute_engine[ir][16]_i_8_n_0 ;
  wire \execute_engine[ir][17]_i_3_n_0 ;
  wire \execute_engine[ir][17]_i_4_n_0 ;
  wire \execute_engine[ir][17]_i_5_n_0 ;
  wire \execute_engine[ir][18]_i_3_n_0 ;
  wire \execute_engine[ir][18]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_3_n_0 ;
  wire \execute_engine[ir][19]_i_4_n_0 ;
  wire \execute_engine[ir][19]_i_5_n_0 ;
  wire \execute_engine[ir][1]_i_2_0 ;
  wire \execute_engine[ir][1]_i_4_n_0 ;
  wire \execute_engine[ir][1]_i_5_n_0 ;
  wire \execute_engine[ir][20]_i_2_0 ;
  wire \execute_engine[ir][20]_i_3_n_0 ;
  wire \execute_engine[ir][20]_i_4_n_0 ;
  wire \execute_engine[ir][20]_i_5_n_0 ;
  wire \execute_engine[ir][21]_i_3_n_0 ;
  wire \execute_engine[ir][21]_i_4_n_0 ;
  wire \execute_engine[ir][21]_i_5_n_0 ;
  wire \execute_engine[ir][21]_i_6_n_0 ;
  wire \execute_engine[ir][21]_i_8_n_0 ;
  wire \execute_engine[ir][22]_i_3_n_0 ;
  wire \execute_engine[ir][22]_i_4_n_0 ;
  wire \execute_engine[ir][22]_i_5_n_0 ;
  wire \execute_engine[ir][22]_i_6_n_0 ;
  wire \execute_engine[ir][23]_i_2_n_0 ;
  wire \execute_engine[ir][23]_i_3_0 ;
  wire \execute_engine[ir][23]_i_3_1 ;
  wire \execute_engine[ir][23]_i_3_n_0 ;
  wire \execute_engine[ir][23]_i_4_n_0 ;
  wire \execute_engine[ir][23]_i_6_n_0 ;
  wire \execute_engine[ir][23]_i_7_n_0 ;
  wire \execute_engine[ir][24]_i_10_0 ;
  wire \execute_engine[ir][24]_i_10_n_0 ;
  wire \execute_engine[ir][24]_i_13_n_0 ;
  wire \execute_engine[ir][24]_i_3_n_0 ;
  wire \execute_engine[ir][24]_i_4_n_0 ;
  wire \execute_engine[ir][24]_i_5_n_0 ;
  wire \execute_engine[ir][24]_i_6_n_0 ;
  wire \execute_engine[ir][24]_i_7_n_0 ;
  wire \execute_engine[ir][24]_i_8_n_0 ;
  wire \execute_engine[ir][24]_i_9_n_0 ;
  wire \execute_engine[ir][25]_i_3_n_0 ;
  wire \execute_engine[ir][25]_i_4_n_0 ;
  wire \execute_engine[ir][25]_i_5_n_0 ;
  wire \execute_engine[ir][26]_i_10_n_0 ;
  wire \execute_engine[ir][26]_i_4_n_0 ;
  wire \execute_engine[ir][26]_i_5_n_0 ;
  wire \execute_engine[ir][26]_i_6_n_0 ;
  wire \execute_engine[ir][26]_i_7_n_0 ;
  wire \execute_engine[ir][26]_i_8_n_0 ;
  wire \execute_engine[ir][26]_i_9_n_0 ;
  wire \execute_engine[ir][27]_i_3_n_0 ;
  wire \execute_engine[ir][27]_i_4_n_0 ;
  wire \execute_engine[ir][27]_i_5_n_0 ;
  wire \execute_engine[ir][27]_i_6_n_0 ;
  wire \execute_engine[ir][27]_i_7_n_0 ;
  wire \execute_engine[ir][28]_i_2_0 ;
  wire \execute_engine[ir][28]_i_3_n_0 ;
  wire \execute_engine[ir][28]_i_5_n_0 ;
  wire \execute_engine[ir][28]_i_6_n_0 ;
  wire \execute_engine[ir][29]_i_3_n_0 ;
  wire \execute_engine[ir][29]_i_5_n_0 ;
  wire \execute_engine[ir][29]_i_6_n_0 ;
  wire \execute_engine[ir][2]_i_3_n_0 ;
  wire \execute_engine[ir][2]_i_5_n_0 ;
  wire \execute_engine[ir][2]_i_6_n_0 ;
  wire \execute_engine[ir][30]_i_2_n_0 ;
  wire \execute_engine[ir][30]_i_3_n_0 ;
  wire \execute_engine[ir][30]_i_5_n_0 ;
  wire \execute_engine[ir][31]_i_11_n_0 ;
  wire \execute_engine[ir][31]_i_12_n_0 ;
  wire \execute_engine[ir][31]_i_13_n_0 ;
  wire \execute_engine[ir][31]_i_14_n_0 ;
  wire \execute_engine[ir][31]_i_4_n_0 ;
  wire \execute_engine[ir][31]_i_5_n_0 ;
  wire \execute_engine[ir][31]_i_9_n_0 ;
  wire \execute_engine[ir][4]_i_3_n_0 ;
  wire \execute_engine[ir][4]_i_4_n_0 ;
  wire \execute_engine[ir][5]_i_3_n_0 ;
  wire \execute_engine[ir][6]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_3_n_0 ;
  wire \execute_engine[ir][7]_i_4_n_0 ;
  wire \execute_engine[ir][7]_i_5_n_0 ;
  wire \execute_engine[ir][8]_i_3_n_0 ;
  wire \execute_engine[ir][8]_i_4_n_0 ;
  wire \execute_engine[ir][8]_i_5_n_0 ;
  wire \execute_engine[ir][9]_i_3_n_0 ;
  wire \execute_engine[ir][9]_i_4_n_0 ;
  wire \execute_engine[ir][9]_i_5_n_0 ;
  wire \execute_engine[ir_nxt] ;
  wire \execute_engine_reg[ir][10] ;
  wire \execute_engine_reg[ir][13]_rep__0 ;
  wire \execute_engine_reg[ir][13]_rep__0_0 ;
  wire \execute_engine_reg[ir][14]_rep__0 ;
  wire \execute_engine_reg[ir][16] ;
  wire \execute_engine_reg[ir][1] ;
  wire \execute_engine_reg[ir][23]_i_5_n_0 ;
  wire \execute_engine_reg[ir][26]_i_3_n_0 ;
  wire \execute_engine_reg[ir][2] ;
  wire \execute_engine_reg[ir][2]_0 ;
  wire \execute_engine_reg[ir][31] ;
  wire \execute_engine_reg[next_pc][1] ;
  wire \fetch_engine_reg[restart]__0 ;
  wire [1:0]\fetch_engine_reg[state] ;
  wire \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ;
  wire [31:1]\issue_engine[ci_i32] ;
  wire \issue_engine_enabled.issue_engine[align]_i_2_n_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align] ;
  wire \issue_engine_enabled.issue_engine_reg[align]_0 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_1 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_2 ;
  wire [31:0]\issue_engine_enabled.issue_engine_reg[align]_3 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_4 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_5 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_6 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_7 ;
  wire [0:0]\issue_engine_enabled.issue_engine_reg[align]_8 ;
  wire \issue_engine_enabled.issue_engine_reg[align]_9 ;
  wire \issue_engine_enabled.issue_engine_reg[align]__0 ;
  wire [15:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_n_5 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ;
  wire p_0_in;
  wire p_0_in__1;
  wire [1:1]r_nxt;
  wire \r_pnt[0]_i_1__2_n_0 ;
  wire \r_pnt[1]_i_2__0_n_0 ;
  wire \r_pnt[1]_i_2_n_0 ;
  wire \r_pnt[1]_i_3_n_0 ;
  wire [1:0]\r_pnt_reg[0]_0 ;
  wire \r_pnt_reg[1]_0 ;
  wire [1:0]\r_pnt_reg[1]_1 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire \r_pnt_reg_n_0_[1] ;
  wire [16:0]rdata_o;
  wire [9:0]rdata_o0_out;
  wire rstn_sys;
  wire \trap_ctrl[exc_buf][0]_i_2_n_0 ;
  wire [7:0]\trap_ctrl_reg[cause][6] ;
  wire \trap_ctrl_reg[env_pending]__0 ;
  wire \trap_ctrl_reg[exc_buf][3] ;
  wire \trap_ctrl_reg[exc_buf][6] ;
  wire \w_pnt[0]_i_1__0_n_0 ;
  wire \w_pnt[1]_i_1__0_n_0 ;
  wire \w_pnt_reg[1]_0 ;
  wire \w_pnt_reg[1]_1 ;
  wire \w_pnt_reg[1]_2 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire [0:0]wdata_i;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED ;
  wire [1:0]\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_sequential_execute_engine[state][0]_i_8 
       (.I0(\trap_ctrl_reg[exc_buf][6] ),
        .I1(\trap_ctrl_reg[cause][6] [2]),
        .I2(\trap_ctrl_reg[cause][6] [3]),
        .I3(\trap_ctrl_reg[cause][6] [0]),
        .I4(\trap_ctrl_reg[cause][6] [1]),
        .I5(\trap_ctrl_reg[env_pending]__0 ),
        .O(\trap_ctrl_reg[exc_buf][3] ));
  LUT6 #(
    .INIT(64'hFFFFBEAEFFFFFEEE)) 
    \FSM_sequential_execute_engine[state][3]_i_1 
       (.I0(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\FSM_sequential_execute_engine_reg[state][0] ),
        .I4(\FSM_sequential_execute_engine_reg[state][0]_0 ),
        .I5(\FSM_sequential_execute_engine_reg[state][0]_1 ),
        .O(E));
  LUT5 #(
    .INIT(32'h11110111)) 
    \FSM_sequential_execute_engine[state][3]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\FSM_sequential_execute_engine[state][3]_i_8_n_0 ),
        .I3(\FSM_sequential_execute_engine_reg[state][0]_2 ),
        .I4(\trap_ctrl_reg[env_pending]__0 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFE22FE22FE22)) 
    \FSM_sequential_execute_engine[state][3]_i_8 
       (.I0(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(\execute_engine_reg[ir][2] ),
        .I3(\execute_engine[ir][31]_i_5_n_0 ),
        .I4(rdata_o0_out[0]),
        .I5(rdata_o0_out[1]),
        .O(\FSM_sequential_execute_engine[state][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hF7AAF50A)) 
    \FSM_sequential_fetch_engine[state][0]_i_1 
       (.I0(\FSM_sequential_fetch_engine_reg[state][0]_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .I4(\FSM_sequential_fetch_engine_reg[state][0]_1 ),
        .O(\FSM_sequential_fetch_engine_reg[state][1] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h5850)) 
    \FSM_sequential_fetch_engine[state][1]_i_1 
       (.I0(\FSM_sequential_fetch_engine_reg[state][0]_0 ),
        .I1(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[state] [1]),
        .I3(\fetch_engine_reg[state] [0]),
        .O(\FSM_sequential_fetch_engine_reg[state][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h0000F66F)) 
    \FSM_sequential_fetch_engine[state][1]_i_3 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(\arbiter_reg[b_req]_1 ),
        .O(\FSM_sequential_fetch_engine[state][1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \arbiter[b_req]_i_1 
       (.I0(\r_pnt_reg[1]_0 ),
        .I1(\arbiter_reg[b_req] ),
        .O(\arbiter_reg[b_req]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A88A)) 
    \arbiter[b_req]_i_2 
       (.I0(\arbiter_reg[b_req]_0 ),
        .I1(\arbiter[b_req]_i_3_n_0 ),
        .I2(\r_pnt_reg_n_0_[1] ),
        .I3(p_0_in),
        .I4(\arbiter_reg[b_req]_1 ),
        .I5(\arbiter_reg[b_req]__0 ),
        .O(\r_pnt_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \arbiter[b_req]_i_3 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\arbiter[b_req]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFE4)) 
    \execute_engine[ir][0]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I1(rdata_o[0]),
        .I2(rdata_o0_out[0]),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \execute_engine[ir][0]_i_2 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][24]_i_3_n_0 ),
        .O(\execute_engine[ir][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][10]_i_1 
       (.I0(rdata_o0_out[4]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[10]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [10]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [10]));
  LUT6 #(
    .INIT(64'hBBBBBFBBAAAAAAAA)) 
    \execute_engine[ir][10]_i_2 
       (.I0(\execute_engine[ir][10]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(\execute_engine[ir][11]_i_4_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I4(\execute_engine_reg[ir][10] ),
        .I5(\execute_engine[ir][31]_i_11_n_0 ),
        .O(\issue_engine[ci_i32] [10]));
  LUT6 #(
    .INIT(64'hA000A0A20000A822)) 
    \execute_engine[ir][10]_i_3 
       (.I0(\execute_engine[ir][24]_i_7_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][11]_i_1 
       (.I0(rdata_o0_out[5]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[11]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [11]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [11]));
  LUT6 #(
    .INIT(64'h8A8A8A8A8AAA8A8A)) 
    \execute_engine[ir][11]_i_2 
       (.I0(\execute_engine[ir][31]_i_12_n_0 ),
        .I1(\execute_engine[ir][11]_i_3_n_0 ),
        .I2(\execute_engine[ir][0]_i_2_n_0 ),
        .I3(\execute_engine[ir][11]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I5(\execute_engine_reg[ir][10] ),
        .O(\issue_engine[ci_i32] [11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h22003202)) 
    \execute_engine[ir][11]_i_3 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0888800A0)) 
    \execute_engine[ir][11]_i_4 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(rdata_o[15]),
        .I3(rdata_o[14]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o0_out[8]),
        .O(\execute_engine[ir][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][12]_i_1 
       (.I0(rdata_o0_out[6]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[12]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [12]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [12]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][12]_i_2 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][12]_i_3_n_0 ),
        .I2(\execute_engine[ir][12]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][16] ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\issue_engine[ci_i32] [12]));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \execute_engine[ir][12]_i_3 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[13]),
        .I3(rdata_o0_out[8]),
        .I4(rdata_o[14]),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h082A082A080A082A)) 
    \execute_engine[ir][12]_i_4 
       (.I0(\execute_engine[ir][12]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][12]_i_2_0 ),
        .I3(\execute_engine[ir][14]_i_5_n_0 ),
        .I4(\execute_engine[ir][2]_i_6_n_0 ),
        .I5(\execute_engine[ir][16]_i_8_n_0 ),
        .O(\execute_engine[ir][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F5555557FFF55FF)) 
    \execute_engine[ir][12]_i_5 
       (.I0(\execute_engine_reg[ir][1] ),
        .I1(\execute_engine[ir][23]_i_4_n_0 ),
        .I2(\execute_engine[ir][24]_i_4_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine[ir][12]_i_4_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][13]_i_1 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [13]));
  LUT6 #(
    .INIT(64'hCC50FFFFCC5C0000)) 
    \execute_engine[ir][13]_i_2 
       (.I0(\execute_engine[ir][13]_i_3_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\issue_engine[ci_i32] [13]));
  LUT6 #(
    .INIT(64'hAA00AA2AAA2AAA2A)) 
    \execute_engine[ir][13]_i_3 
       (.I0(\execute_engine[ir][13]_i_4_n_0 ),
        .I1(\execute_engine[ir][21]_i_8_n_0 ),
        .I2(\execute_engine[ir][21]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine_reg[ir][10] ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5757F757F7F7F7F7)) 
    \execute_engine[ir][13]_i_4 
       (.I0(\execute_engine_reg[ir][1] ),
        .I1(\execute_engine[ir][31]_i_13_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\execute_engine[ir][24]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_12_n_0 ),
        .O(\execute_engine[ir][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][13]_rep__0_i_1 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_7 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][13]_rep_i_1 
       (.I0(rdata_o0_out[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_6 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][14]_i_1 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [14]));
  LUT6 #(
    .INIT(64'h8888FFFFA8880000)) 
    \execute_engine[ir][14]_i_2 
       (.I0(\execute_engine_reg[ir][16] ),
        .I1(\execute_engine[ir][14]_i_3_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine_reg[ir][14]_rep__0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [14]));
  LUT6 #(
    .INIT(64'h0000FFFF0000A808)) 
    \execute_engine[ir][14]_i_3 
       (.I0(\execute_engine[ir][21]_i_8_n_0 ),
        .I1(rdata_o[4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][14]_i_5_n_0 ),
        .O(\execute_engine[ir][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \execute_engine[ir][14]_i_5 
       (.I0(rdata_o[12]),
        .I1(rdata_o0_out[6]),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[13]),
        .O(\execute_engine[ir][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][14]_rep__0_i_1 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_5 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][14]_rep_i_1 
       (.I0(rdata_o0_out[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [14]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_4 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][15]_i_1 
       (.I0(rdata_o0_out[9]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[15]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [15]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [15]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    \execute_engine[ir][15]_i_2 
       (.I0(\execute_engine[ir][15]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][16] ),
        .I2(\execute_engine[ir][17]_i_4_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\issue_engine[ci_i32] [15]));
  LUT6 #(
    .INIT(64'h2A002A222AAA2A22)) 
    \execute_engine[ir][15]_i_3 
       (.I0(\execute_engine[ir][15]_i_5_n_0 ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][15]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[7]),
        .O(\execute_engine[ir][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7F7FF5FF757F)) 
    \execute_engine[ir][15]_i_5 
       (.I0(\execute_engine[ir][21]_i_8_n_0 ),
        .I1(rdata_o0_out[2]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[5]),
        .I4(rdata_o0_out[9]),
        .I5(rdata_o[15]),
        .O(\execute_engine[ir][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC7FFF7FB0008000)) 
    \execute_engine[ir][16]_i_1 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[0]),
        .I3(rdata_o[0]),
        .I4(rdata_o[1]),
        .I5(\issue_engine[ci_i32] [16]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [16]));
  LUT6 #(
    .INIT(64'hAA8A888A88888888)) 
    \execute_engine[ir][16]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][16]_i_3_n_0 ),
        .I2(\execute_engine[ir][16]_i_4_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .I5(\execute_engine_reg[ir][16] ),
        .O(\issue_engine[ci_i32] [16]));
  LUT6 #(
    .INIT(64'hFF44FF00F0F000F0)) 
    \execute_engine[ir][16]_i_3 
       (.I0(\execute_engine[ir][16]_i_6_n_0 ),
        .I1(\execute_engine[ir][8]_i_3_n_0 ),
        .I2(\execute_engine[ir][16]_i_2_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1F1F000F1F1FF0FF)) 
    \execute_engine[ir][16]_i_4 
       (.I0(\execute_engine[ir][16]_i_8_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][27]_i_3_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A80AAA08A8AAAAA)) 
    \execute_engine[ir][16]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[8]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[14]),
        .I4(rdata_o0_out[7]),
        .I5(rdata_o[13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_1 ));
  LUT6 #(
    .INIT(64'h0000404005004540)) 
    \execute_engine[ir][16]_i_6 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(rdata_o0_out[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[15]),
        .I4(rdata_o0_out[6]),
        .I5(rdata_o[12]),
        .O(\execute_engine[ir][16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \execute_engine[ir][16]_i_8 
       (.I0(\execute_engine[ir][31]_i_11_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][17]_i_3_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .O(\execute_engine[ir][16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFCFF7F7FB0800000)) 
    \execute_engine[ir][17]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[1]),
        .I3(rdata_o[0]),
        .I4(rdata_o[1]),
        .I5(\issue_engine[ci_i32] [17]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [17]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \execute_engine[ir][17]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][17]_i_3_n_0 ),
        .I2(\execute_engine[ir][17]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][16] ),
        .I4(\execute_engine[ir][17]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [17]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][17]_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[9]),
        .O(\execute_engine[ir][17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \execute_engine[ir][17]_i_4 
       (.I0(\execute_engine[ir][19]_i_4_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFBB75308B8B0000)) 
    \execute_engine[ir][17]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][21]_i_8_n_0 ),
        .I4(\execute_engine[ir][17]_i_3_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][18]_i_1 
       (.I0(rdata_o[2]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [18]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [18]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \execute_engine[ir][18]_i_2 
       (.I0(\execute_engine[ir][18]_i_3_n_0 ),
        .I1(\execute_engine[ir][24]_i_7_n_0 ),
        .I2(\execute_engine[ir][19]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [18]));
  LUT6 #(
    .INIT(64'h5555FF007555FFFF)) 
    \execute_engine[ir][18]_i_3 
       (.I0(\execute_engine[ir][18]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_13_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFEFFFF000C)) 
    \execute_engine[ir][18]_i_4 
       (.I0(\execute_engine[ir][21]_i_8_n_0 ),
        .I1(\execute_engine[ir][31]_i_11_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][19]_i_1 
       (.I0(rdata_o[3]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [19]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [19]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \execute_engine[ir][19]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][16] ),
        .I2(\execute_engine[ir][19]_i_3_n_0 ),
        .I3(\execute_engine[ir][19]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_12_n_0 ),
        .O(\issue_engine[ci_i32] [19]));
  LUT6 #(
    .INIT(64'h8888A8AAAAAAA8AA)) 
    \execute_engine[ir][19]_i_3 
       (.I0(\execute_engine[ir][21]_i_6_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][31]_i_12_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04FF)) 
    \execute_engine[ir][19]_i_4 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][19]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000151)) 
    \execute_engine[ir][19]_i_5 
       (.I0(\execute_engine[ir][24]_i_10_0 ),
        .I1(rdata_o[4]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F808080)) 
    \execute_engine[ir][1]_i_1 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[0]),
        .I4(rdata_o[1]),
        .I5(\issue_engine[ci_i32] [1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAEEEF)) 
    \execute_engine[ir][1]_i_2 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine_reg[ir][1] ),
        .I4(\execute_engine[ir][1]_i_4_n_0 ),
        .I5(\execute_engine[ir][1]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [1]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \execute_engine[ir][1]_i_4 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][24]_i_10_0 ),
        .I2(\execute_engine[ir][24]_i_13_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888830000000)) 
    \execute_engine[ir][1]_i_5 
       (.I0(\execute_engine[ir][1]_i_2_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][19]_i_5_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][20]_i_1 
       (.I0(rdata_o[4]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [20]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [20]));
  LUT4 #(
    .INIT(16'h8A88)) 
    \execute_engine[ir][20]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][20]_i_3_n_0 ),
        .I2(\execute_engine[ir][20]_i_4_n_0 ),
        .I3(\execute_engine_reg[ir][16] ),
        .O(\issue_engine[ci_i32] [20]));
  LUT6 #(
    .INIT(64'hFFC0F0C040404040)) 
    \execute_engine[ir][20]_i_3 
       (.I0(\execute_engine[ir][20]_i_5_n_0 ),
        .I1(\execute_engine_reg[ir][31] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine_reg[ir][2]_0 ),
        .I4(\execute_engine[ir][20]_i_2_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA0A8800AA0AAAAA)) 
    \execute_engine[ir][20]_i_4 
       (.I0(\execute_engine[ir][21]_i_6_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\execute_engine[ir][20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF7F7F7FFFFFFF)) 
    \execute_engine[ir][20]_i_5 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(\execute_engine[ir][24]_i_13_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(rdata_o0_out[6]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[12]),
        .O(\execute_engine[ir][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][21]_i_1 
       (.I0(rdata_o[5]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[2]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [21]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [21]));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \execute_engine[ir][21]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][21]_i_3_n_0 ),
        .I2(\execute_engine[ir][21]_i_4_n_0 ),
        .I3(\execute_engine[ir][21]_i_5_n_0 ),
        .I4(\execute_engine[ir][21]_i_6_n_0 ),
        .I5(\execute_engine_reg[ir][16] ),
        .O(\issue_engine[ci_i32] [21]));
  LUT6 #(
    .INIT(64'hF100505000000000)) 
    \execute_engine[ir][21]_i_3 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][21]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[3]),
        .O(\execute_engine[ir][21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000A0CCA000)) 
    \execute_engine[ir][21]_i_5 
       (.I0(rdata_o0_out[7]),
        .I1(rdata_o[13]),
        .I2(rdata_o0_out[8]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFAFAFCFFFFFFF)) 
    \execute_engine[ir][21]_i_6 
       (.I0(rdata_o[15]),
        .I1(rdata_o0_out[9]),
        .I2(\execute_engine[ir][21]_i_8_n_0 ),
        .I3(rdata_o0_out[6]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[12]),
        .O(\execute_engine[ir][21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \execute_engine[ir][21]_i_8 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[13]),
        .I3(rdata_o0_out[8]),
        .I4(rdata_o[14]),
        .I5(\execute_engine[ir][16]_i_8_n_0 ),
        .O(\execute_engine[ir][21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][22]_i_1 
       (.I0(rdata_o[6]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[3]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [22]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [22]));
  LUT6 #(
    .INIT(64'h80AA8080AAAAAAAA)) 
    \execute_engine[ir][22]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][22]_i_3_n_0 ),
        .I2(\execute_engine[ir][22]_i_4_n_0 ),
        .I3(\execute_engine[ir][22]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_4_n_0 ),
        .I5(\execute_engine[ir][22]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [22]));
  LUT5 #(
    .INIT(32'hABAA0A0A)) 
    \execute_engine[ir][22]_i_3 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align] ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][22]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[4]),
        .O(\execute_engine[ir][22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAE)) 
    \execute_engine[ir][22]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o[13]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF5D50000FFFFFFFF)) 
    \execute_engine[ir][22]_i_6 
       (.I0(\execute_engine[ir][22]_i_4_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][21]_i_6_n_0 ),
        .I5(\execute_engine_reg[ir][16] ),
        .O(\execute_engine[ir][22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \execute_engine[ir][23]_i_2 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\execute_engine_reg[ir][2] ),
        .I2(\execute_engine[ir][24]_i_3_n_0 ),
        .I3(\execute_engine[ir][23]_i_4_n_0 ),
        .I4(\execute_engine_reg[ir][23]_i_5_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\execute_engine[ir][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB888B888)) 
    \execute_engine[ir][23]_i_3 
       (.I0(rdata_o[7]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\execute_engine[ir][24]_i_3_n_0 ),
        .I3(\execute_engine[ir][23]_i_4_n_0 ),
        .I4(\execute_engine_reg[ir][23]_i_5_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\execute_engine[ir][23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][23]_i_4 
       (.I0(rdata_o0_out[2]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[5]),
        .O(\execute_engine[ir][23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAFBAFFB)) 
    \execute_engine[ir][23]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][23]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_11_n_0 ),
        .O(\execute_engine[ir][23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA0A880AAA0AA80AA)) 
    \execute_engine[ir][23]_i_7 
       (.I0(\execute_engine[ir][21]_i_6_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\execute_engine[ir][23]_i_4_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][12]_i_4_0 ),
        .O(\execute_engine[ir][23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][24]_i_1 
       (.I0(rdata_o[8]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [24]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [24]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \execute_engine[ir][24]_i_10 
       (.I0(\execute_engine[ir][19]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][24]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \execute_engine[ir][24]_i_13 
       (.I0(\execute_engine[ir][31]_i_11_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][17]_i_3_n_0 ),
        .I3(\execute_engine[ir][15]_i_4_n_0 ),
        .I4(\execute_engine[ir][27]_i_3_n_0 ),
        .O(\execute_engine[ir][24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFF88888888)) 
    \execute_engine[ir][24]_i_2 
       (.I0(\execute_engine[ir][24]_i_3_n_0 ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\execute_engine[ir][24]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\execute_engine[ir][24]_i_6_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [24]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \execute_engine[ir][24]_i_3 
       (.I0(rdata_o[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[1]),
        .I3(\execute_engine[ir][24]_i_8_n_0 ),
        .O(\execute_engine[ir][24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][24]_i_4 
       (.I0(rdata_o0_out[3]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[6]),
        .O(\execute_engine[ir][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2A22222A2AAAAA)) 
    \execute_engine[ir][24]_i_5 
       (.I0(\execute_engine[ir][24]_i_9_n_0 ),
        .I1(\execute_engine_reg[ir][1] ),
        .I2(\execute_engine[ir][24]_i_4_n_0 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I5(\execute_engine[ir][31]_i_12_n_0 ),
        .O(\execute_engine[ir][24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFBFFAFFBABF)) 
    \execute_engine[ir][24]_i_6 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(rdata_o0_out[5]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[11]),
        .I4(rdata_o0_out[7]),
        .I5(rdata_o[13]),
        .O(\execute_engine[ir][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5455)) 
    \execute_engine[ir][24]_i_7 
       (.I0(\execute_engine[ir][24]_i_10_n_0 ),
        .I1(\execute_engine[ir][24]_i_10_0 ),
        .I2(\execute_engine[ir][23]_i_3_0 ),
        .I3(\execute_engine[ir][24]_i_13_n_0 ),
        .I4(\execute_engine[ir][31]_i_13_n_0 ),
        .I5(\execute_engine[ir][23]_i_3_1 ),
        .O(\execute_engine[ir][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAEFAAAAAAAFA)) 
    \execute_engine[ir][24]_i_8 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][19]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][24]_i_13_n_0 ),
        .O(\execute_engine[ir][24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEBFAEAABFBFBF)) 
    \execute_engine[ir][24]_i_9 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][21]_i_8_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine_reg[ir][10] ),
        .I4(\execute_engine[ir][31]_i_12_n_0 ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\execute_engine[ir][24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][25]_i_1 
       (.I0(rdata_o[9]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [25]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [25]));
  LUT5 #(
    .INIT(32'hCA0A0A0A)) 
    \execute_engine[ir][25]_i_2 
       (.I0(\execute_engine[ir][25]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_13_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [25]));
  LUT6 #(
    .INIT(64'h44444444444444F4)) 
    \execute_engine[ir][25]_i_3 
       (.I0(\execute_engine[ir][25]_i_4_n_0 ),
        .I1(\execute_engine[ir][25]_i_5_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I5(\execute_engine_reg[ir][1] ),
        .O(\execute_engine[ir][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1F5F1F1F1F5F5F5F)) 
    \execute_engine[ir][25]_i_4 
       (.I0(\execute_engine[ir][29]_i_3_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[2]),
        .O(\execute_engine[ir][25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEF0F20FFAA0FAA)) 
    \execute_engine[ir][25]_i_5 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][16]_i_8_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][2]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][26]_i_1 
       (.I0(rdata_o[10]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[4]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [26]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [26]));
  LUT6 #(
    .INIT(64'hFFFFF0FF8F008000)) 
    \execute_engine[ir][26]_i_10 
       (.I0(\execute_engine[ir][23]_i_4_n_0 ),
        .I1(\execute_engine[ir][16]_i_8_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][15]_i_4_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][26]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA2020202)) 
    \execute_engine[ir][26]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine_reg[ir][26]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][26]_i_4_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\issue_engine[ci_i32] [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \execute_engine[ir][26]_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I1(rdata_o[2]),
        .I2(\execute_engine[ir][8]_i_3_n_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[7]),
        .O(\execute_engine[ir][26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][26]_i_5 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[14]),
        .O(\execute_engine[ir][26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFFFEF)) 
    \execute_engine[ir][26]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][15]_i_4_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\execute_engine[ir][26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0C440C44FF770C44)) 
    \execute_engine[ir][26]_i_7 
       (.I0(\execute_engine[ir][26]_i_8_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][23]_i_4_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][26]_i_9_n_0 ),
        .I5(\execute_engine[ir][26]_i_10_n_0 ),
        .O(\execute_engine[ir][26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \execute_engine[ir][26]_i_8 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\execute_engine[ir][26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD000FFFFFFFF)) 
    \execute_engine[ir][26]_i_9 
       (.I0(\execute_engine[ir][26]_i_5_n_0 ),
        .I1(\execute_engine[ir][16]_i_8_n_0 ),
        .I2(rdata_o0_out[7]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[13]),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][27]_i_1 
       (.I0(rdata_o[11]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[5]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [27]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [27]));
  LUT6 #(
    .INIT(64'h5540FFFF55405540)) 
    \execute_engine[ir][27]_i_2 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I1(\execute_engine[ir][27]_i_3_n_0 ),
        .I2(\execute_engine[ir][29]_i_6_n_0 ),
        .I3(\execute_engine[ir][27]_i_4_n_0 ),
        .I4(\execute_engine[ir][27]_i_5_n_0 ),
        .I5(\execute_engine[ir][0]_i_2_n_0 ),
        .O(\issue_engine[ci_i32] [27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][27]_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[8]),
        .O(\execute_engine[ir][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000EAEF)) 
    \execute_engine[ir][27]_i_4 
       (.I0(\execute_engine_reg[ir][1] ),
        .I1(\execute_engine[ir][24]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I3(\execute_engine[ir][27]_i_6_n_0 ),
        .I4(\execute_engine[ir][27]_i_7_n_0 ),
        .O(\execute_engine[ir][27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5457FFFFFFFFFFFF)) 
    \execute_engine[ir][27]_i_5 
       (.I0(\execute_engine[ir][27]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine_reg[ir][10] ),
        .I3(\execute_engine[ir][21]_i_4_n_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I5(\execute_engine[ir][26]_i_5_n_0 ),
        .O(\execute_engine[ir][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0535C5F545754575)) 
    \execute_engine[ir][27]_i_6 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][26]_i_5_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][24]_i_4_n_0 ),
        .I4(\execute_engine[ir][21]_i_4_n_0 ),
        .I5(\execute_engine[ir][16]_i_8_n_0 ),
        .O(\execute_engine[ir][27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55555555777FFF7F)) 
    \execute_engine[ir][27]_i_7 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine_reg[ir][10] ),
        .I2(rdata_o[6]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o0_out[3]),
        .I5(\execute_engine[ir][29]_i_3_n_0 ),
        .O(\execute_engine[ir][27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][28]_i_1 
       (.I0(rdata_o[12]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[6]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [28]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [28]));
  LUT6 #(
    .INIT(64'h00000000FEAEAAAA)) 
    \execute_engine[ir][28]_i_2 
       (.I0(\execute_engine[ir][28]_i_3_n_0 ),
        .I1(rdata_o[9]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I4(\execute_engine[ir][29]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\issue_engine[ci_i32] [28]));
  LUT6 #(
    .INIT(64'hFFFFFE0000000000)) 
    \execute_engine[ir][28]_i_3 
       (.I0(\execute_engine[ir][28]_i_2_0 ),
        .I1(\execute_engine_reg[ir][1] ),
        .I2(\execute_engine[ir][28]_i_5_n_0 ),
        .I3(\execute_engine[ir][29]_i_3_n_0 ),
        .I4(\execute_engine[ir][28]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4055505540000000)) 
    \execute_engine[ir][28]_i_5 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][22]_i_4_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][16]_i_8_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444500000005000)) 
    \execute_engine[ir][28]_i_6 
       (.I0(\execute_engine[ir][26]_i_5_n_0 ),
        .I1(rdata_o0_out[7]),
        .I2(rdata_o[13]),
        .I3(rdata_o[9]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .O(\execute_engine[ir][28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][29]_i_1 
       (.I0(rdata_o[13]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[7]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [29]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [29]));
  LUT6 #(
    .INIT(64'h00000000CCEE00EA)) 
    \execute_engine[ir][29]_i_2 
       (.I0(\execute_engine[ir][29]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_11_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][29]_i_5_n_0 ),
        .I4(\execute_engine[ir][29]_i_6_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\issue_engine[ci_i32] [29]));
  LUT5 #(
    .INIT(32'h0800FFFF)) 
    \execute_engine[ir][29]_i_3 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][31]_i_12_n_0 ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I4(\execute_engine_reg[ir][1] ),
        .O(\execute_engine[ir][29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][29]_i_4 
       (.I0(rdata_o0_out[7]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[13]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_0 ));
  LUT5 #(
    .INIT(32'h0311FFFF)) 
    \execute_engine[ir][29]_i_5 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine_reg[ir][1] ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\execute_engine_reg[ir][10] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \execute_engine[ir][29]_i_6 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(rdata_o0_out[7]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[13]),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][29]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][29]_i_7 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[1]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_2 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][2]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[2]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [2]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [2]));
  LUT6 #(
    .INIT(64'hBAAAFFFFBAAA0000)) 
    \execute_engine[ir][2]_i_2 
       (.I0(\execute_engine[ir][2]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][2]_0 ),
        .I2(\execute_engine_reg[ir][16] ),
        .I3(\execute_engine[ir][2]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][2]_i_6_n_0 ),
        .O(\issue_engine[ci_i32] [2]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \execute_engine[ir][2]_i_3 
       (.I0(\execute_engine_reg[ir][31] ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_13_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47034400)) 
    \execute_engine[ir][2]_i_5 
       (.I0(rdata_o0_out[8]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[14]),
        .I3(rdata_o0_out[7]),
        .I4(rdata_o[13]),
        .I5(\execute_engine[ir][21]_i_8_n_0 ),
        .O(\execute_engine[ir][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][2]_i_6 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[2]),
        .O(\execute_engine[ir][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][30]_i_1 
       (.I0(rdata_o[14]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[8]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\execute_engine[ir][30]_i_2_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [30]));
  LUT6 #(
    .INIT(64'h0400044400000000)) 
    \execute_engine[ir][30]_i_2 
       (.I0(\execute_engine[ir][30]_i_3_n_0 ),
        .I1(\execute_engine[ir][0]_i_2_n_0 ),
        .I2(rdata_o0_out[1]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[1]),
        .I5(\issue_engine_enabled.issue_engine_reg[align] ),
        .O(\execute_engine[ir][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000003AFF3F)) 
    \execute_engine[ir][30]_i_3 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine[ir][27]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_13_n_0 ),
        .I5(\execute_engine[ir][30]_i_5_n_0 ),
        .O(\execute_engine[ir][30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][30]_i_4 
       (.I0(rdata_o0_out[0]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[0]),
        .O(\issue_engine_enabled.issue_engine_reg[align] ));
  LUT6 #(
    .INIT(64'h000000003FA00000)) 
    \execute_engine[ir][30]_i_5 
       (.I0(\execute_engine[ir][31]_i_13_n_0 ),
        .I1(\execute_engine[ir][24]_i_10_0 ),
        .I2(\execute_engine[ir][31]_i_12_n_0 ),
        .I3(\execute_engine[ir][31]_i_11_n_0 ),
        .I4(\execute_engine_reg[ir][1] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h020200000A0A0AAA)) 
    \execute_engine[ir][31]_i_1 
       (.I0(\execute_engine_reg[ir][13]_rep__0 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_5_n_0 ),
        .I3(\execute_engine_reg[ir][2] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\execute_engine[ir_nxt] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_11 
       (.I0(rdata_o0_out[4]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[10]),
        .O(\execute_engine[ir][31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_12 
       (.I0(rdata_o0_out[5]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[11]),
        .O(\execute_engine[ir][31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_13 
       (.I0(rdata_o0_out[6]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[12]),
        .O(\execute_engine[ir][31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8FCBBFFFFFFFFFF)) 
    \execute_engine[ir][31]_i_14 
       (.I0(rdata_o0_out[1]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[1]),
        .I3(rdata_o0_out[0]),
        .I4(rdata_o[0]),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\execute_engine[ir][31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][31]_i_2 
       (.I0(rdata_o[15]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o0_out[9]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [31]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [31]));
  LUT2 #(
    .INIT(4'h8)) 
    \execute_engine[ir][31]_i_4 
       (.I0(rdata_o0_out[0]),
        .I1(rdata_o0_out[1]),
        .O(\execute_engine[ir][31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \execute_engine[ir][31]_i_5 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(\r_pnt_reg_n_0_[1] ),
        .O(\execute_engine[ir][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F770000)) 
    \execute_engine[ir][31]_i_8 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\execute_engine_reg[ir][31] ),
        .I2(\execute_engine[ir][31]_i_11_n_0 ),
        .I3(\execute_engine[ir][31]_i_12_n_0 ),
        .I4(\execute_engine[ir][31]_i_13_n_0 ),
        .I5(\execute_engine[ir][31]_i_14_n_0 ),
        .O(\issue_engine[ci_i32] [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \execute_engine[ir][31]_i_9 
       (.I0(rdata_o0_out[9]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o[15]),
        .O(\execute_engine[ir][31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][3]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[3]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [3]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [3]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \execute_engine[ir][3]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[3]),
        .I4(\execute_engine[ir][31]_i_14_n_0 ),
        .I5(\execute_engine_reg[ir][10] ),
        .O(\issue_engine[ci_i32] [3]));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][4]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[4]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [4]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [4]));
  LUT6 #(
    .INIT(64'hFFD0FFFFFFD00000)) 
    \execute_engine[ir][4]_i_2 
       (.I0(\execute_engine[ir][6]_i_3_n_0 ),
        .I1(\execute_engine[ir][4]_i_3_n_0 ),
        .I2(\execute_engine[ir][12]_i_3_n_0 ),
        .I3(\execute_engine[ir][4]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][22]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [4]));
  LUT4 #(
    .INIT(16'hE200)) 
    \execute_engine[ir][4]_i_3 
       (.I0(rdata_o[12]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[6]),
        .I3(\execute_engine[ir][24]_i_13_n_0 ),
        .O(\execute_engine[ir][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h0000202B)) 
    \execute_engine[ir][4]_i_4 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .O(\execute_engine[ir][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][5]_i_1 
       (.I0(rdata_o0_out[2]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[5]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [5]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \execute_engine[ir][5]_i_2 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_1 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][5]_i_3_n_0 ),
        .I3(\execute_engine[ir][0]_i_2_n_0 ),
        .I4(\execute_engine[ir][23]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [5]));
  LUT6 #(
    .INIT(64'hF0F0C0F0FFA0C0C0)) 
    \execute_engine[ir][5]_i_3 
       (.I0(\execute_engine[ir][12]_i_4_0 ),
        .I1(\execute_engine[ir][21]_i_8_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .O(\execute_engine[ir][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][6]_i_1 
       (.I0(rdata_o0_out[3]),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[6]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [6]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [6]));
  LUT6 #(
    .INIT(64'hF444FFFFF4440000)) 
    \execute_engine[ir][6]_i_2 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine_reg[ir][16] ),
        .I2(\execute_engine[ir][12]_i_3_n_0 ),
        .I3(\execute_engine[ir][6]_i_3_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][24]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [6]));
  LUT4 #(
    .INIT(16'hE200)) 
    \execute_engine[ir][6]_i_3 
       (.I0(rdata_o[15]),
        .I1(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I2(rdata_o0_out[9]),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .O(\execute_engine[ir][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][7]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[7]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [7]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [7]));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \execute_engine[ir][7]_i_2 
       (.I0(\execute_engine[ir][7]_i_3_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I2(\execute_engine[ir][7]_i_4_n_0 ),
        .I3(\execute_engine[ir][7]_i_5_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\issue_engine[ci_i32] [7]));
  LUT6 #(
    .INIT(64'h22AAA2AA00008000)) 
    \execute_engine[ir][7]_i_3 
       (.I0(\execute_engine[ir][8]_i_3_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\execute_engine[ir][31]_i_13_n_0 ),
        .I3(\execute_engine[ir][19]_i_5_n_0 ),
        .I4(\execute_engine[ir][24]_i_13_n_0 ),
        .I5(\execute_engine[ir][15]_i_4_n_0 ),
        .O(\execute_engine[ir][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100010101000000)) 
    \execute_engine[ir][7]_i_4 
       (.I0(\execute_engine[ir][31]_i_9_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[2]),
        .O(\execute_engine[ir][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0A88A8800088A88)) 
    \execute_engine[ir][7]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\execute_engine[ir][15]_i_4_n_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .I5(\execute_engine[ir][31]_i_13_n_0 ),
        .O(\execute_engine[ir][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][8]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[8]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [8]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [8]));
  LUT6 #(
    .INIT(64'hFF40FFFFFF000000)) 
    \execute_engine[ir][8]_i_2 
       (.I0(\execute_engine[ir][11]_i_4_n_0 ),
        .I1(\execute_engine[ir][8]_i_3_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I3(\execute_engine[ir][8]_i_4_n_0 ),
        .I4(\execute_engine[ir][0]_i_2_n_0 ),
        .I5(\execute_engine[ir][27]_i_3_n_0 ),
        .O(\issue_engine[ci_i32] [8]));
  LUT6 #(
    .INIT(64'h05000533F5FFF533)) 
    \execute_engine[ir][8]_i_3 
       (.I0(rdata_o0_out[7]),
        .I1(rdata_o[13]),
        .I2(rdata_o0_out[8]),
        .I3(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I4(rdata_o[14]),
        .I5(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000550300005500)) 
    \execute_engine[ir][8]_i_4 
       (.I0(\execute_engine[ir][8]_i_5_n_0 ),
        .I1(\execute_engine[ir][31]_i_9_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I3(\issue_engine_enabled.issue_engine_reg[align] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]_2 ),
        .I5(\execute_engine[ir][21]_i_4_n_0 ),
        .O(\execute_engine[ir][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55CF0FCF)) 
    \execute_engine[ir][8]_i_5 
       (.I0(\execute_engine[ir][21]_i_4_n_0 ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][27]_i_3_n_0 ),
        .I3(\execute_engine[ir][26]_i_5_n_0 ),
        .I4(\execute_engine[ir][31]_i_9_n_0 ),
        .O(\execute_engine[ir][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \execute_engine[ir][9]_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ),
        .I1(\execute_engine[ir][31]_i_4_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[9]),
        .I4(\execute_engine_reg[ir][2] ),
        .I5(\issue_engine[ci_i32] [9]),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [9]));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \execute_engine[ir][9]_i_2 
       (.I0(\execute_engine[ir][0]_i_2_n_0 ),
        .I1(\execute_engine[ir][11]_i_4_n_0 ),
        .I2(\execute_engine[ir][9]_i_3_n_0 ),
        .I3(\execute_engine[ir][17]_i_3_n_0 ),
        .I4(\execute_engine[ir][9]_i_4_n_0 ),
        .I5(\execute_engine[ir][24]_i_7_n_0 ),
        .O(\issue_engine[ci_i32] [9]));
  LUT6 #(
    .INIT(64'hC0CCA0A0C0CCAAAA)) 
    \execute_engine[ir][9]_i_3 
       (.I0(rdata_o[1]),
        .I1(rdata_o0_out[1]),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(rdata_o0_out[7]),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[13]),
        .O(\execute_engine[ir][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02A2A2A2AAAAAAAA)) 
    \execute_engine[ir][9]_i_4 
       (.I0(\execute_engine[ir][9]_i_5_n_0 ),
        .I1(\execute_engine[ir][22]_i_4_n_0 ),
        .I2(\execute_engine[ir][31]_i_9_n_0 ),
        .I3(\execute_engine[ir][24]_i_4_n_0 ),
        .I4(\execute_engine[ir][26]_i_5_n_0 ),
        .I5(\execute_engine[ir][20]_i_2_0 ),
        .O(\execute_engine[ir][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DFD5D5FFFFFFF)) 
    \execute_engine[ir][9]_i_5 
       (.I0(\issue_engine_enabled.issue_engine_reg[align] ),
        .I1(\issue_engine_enabled.issue_engine_reg[align]_0 ),
        .I2(\execute_engine[ir][26]_i_5_n_0 ),
        .I3(\execute_engine[ir][31]_i_9_n_0 ),
        .I4(\execute_engine[ir][22]_i_4_n_0 ),
        .I5(\execute_engine[ir][17]_i_3_n_0 ),
        .O(\execute_engine[ir][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h707F7F7F)) 
    \execute_engine[is_ci]_i_1 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(rdata_o[1]),
        .I4(rdata_o[0]),
        .O(p_0_in__1));
  MUXF7 \execute_engine_reg[ir][23]_i_1 
       (.I0(\execute_engine[ir][23]_i_2_n_0 ),
        .I1(\execute_engine[ir][23]_i_3_n_0 ),
        .O(\issue_engine_enabled.issue_engine_reg[align]_3 [23]),
        .S(\issue_engine_enabled.issue_engine_reg[align]__0 ));
  MUXF7 \execute_engine_reg[ir][23]_i_5 
       (.I0(\execute_engine[ir][23]_i_6_n_0 ),
        .I1(\execute_engine[ir][23]_i_7_n_0 ),
        .O(\execute_engine_reg[ir][23]_i_5_n_0 ),
        .S(\issue_engine_enabled.issue_engine_reg[align] ));
  MUXF7 \execute_engine_reg[ir][26]_i_3 
       (.I0(\execute_engine[ir][26]_i_6_n_0 ),
        .I1(\execute_engine[ir][26]_i_7_n_0 ),
        .O(\execute_engine_reg[ir][26]_i_3_n_0 ),
        .S(\issue_engine_enabled.issue_engine_reg[align] ));
  FDRE \fifo_read_async.fifo_read_async_large.r_pnt_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pnt[0]_i_1__2_n_0 ),
        .Q(\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFCAAFFAAF0AA00)) 
    \issue_engine_enabled.issue_engine[align]_i_1 
       (.I0(\issue_engine_enabled.issue_engine_reg[align]_8 ),
        .I1(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ),
        .I2(\issue_engine_enabled.issue_engine_reg[align]_9 ),
        .I3(\fetch_engine_reg[restart]__0 ),
        .I4(\execute_engine[ir_nxt] ),
        .I5(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .O(\execute_engine_reg[next_pc][1] ));
  LUT6 #(
    .INIT(64'hFFFF900990099009)) 
    \issue_engine_enabled.issue_engine[align]_i_2 
       (.I0(\r_pnt_reg_n_0_[1] ),
        .I1(p_0_in),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .I4(rdata_o0_out[1]),
        .I5(rdata_o0_out[0]),
        .O(\issue_engine_enabled.issue_engine[align]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \m_axi_araddr[31]_INST_0_i_4 
       (.I0(p_0_in),
        .I1(\r_pnt_reg_n_0_[1] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .O(\w_pnt_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [1:0]),
        .DIB(\main_rsp[data] [3:2]),
        .DIC(\main_rsp[data] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[1:0]),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_2 ,\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_3 }),
        .DOC({rdata_o0_out[2],\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_n_5 }),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  LUT5 #(
    .INIT(32'h00400044)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_1__0 
       (.I0(\fetch_engine_reg[state] [0]),
        .I1(\fetch_engine_reg[state] [1]),
        .I2(\main_rsp[err] ),
        .I3(\w_pnt_reg[1]_1 ),
        .I4(\w_pnt_reg[1]_2 ),
        .O(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [13:12]),
        .DIB(\main_rsp[data] [15:14]),
        .DIC({1'b0,wdata_i}),
        .DID({1'b0,1'b0}),
        .DOA(rdata_o0_out[7:6]),
        .DOB(rdata_o0_out[9:8]),
        .DOC({\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOC_UNCONNECTED [1],\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_n_5 }),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "prefetch_buffer[1].prefetch_buffer_inst/memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,\fifo_read_async.fifo_read_async_large.r_pnt_ff_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,\w_pnt_reg_n_0_[0] }),
        .DIA(\main_rsp[data] [7:6]),
        .DIB(\main_rsp[data] [9:8]),
        .DIC(\main_rsp[data] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_0 ,rdata_o0_out[3]}),
        .DOB({\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_2 ,\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_n_3 }),
        .DOC(rdata_o0_out[5:4]),
        .DOD(\NLW_memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clk),
        .WE(\FSM_sequential_fetch_engine_reg[state][0] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \r_pnt[0]_i_1__1 
       (.I0(\r_pnt[1]_i_2__0_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .I3(\r_pnt_reg[1]_1 [0]),
        .O(\r_pnt_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \r_pnt[0]_i_1__2 
       (.I0(\r_pnt[1]_i_2_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\fetch_engine_reg[restart]__0 ),
        .I3(\r_pnt_reg_n_0_[0] ),
        .O(\r_pnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    \r_pnt[1]_i_1 
       (.I0(\r_pnt[1]_i_2__0_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\r_pnt_reg[1]_1 [0]),
        .I3(\r_pnt_reg[1]_1 [1]),
        .I4(\fetch_engine_reg[restart]__0 ),
        .O(\r_pnt_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0000EF10)) 
    \r_pnt[1]_i_1__0 
       (.I0(\r_pnt[1]_i_2_n_0 ),
        .I1(\r_pnt[1]_i_3_n_0 ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\r_pnt_reg_n_0_[1] ),
        .I4(\fetch_engine_reg[restart]__0 ),
        .O(r_nxt));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F8F000F)) 
    \r_pnt[1]_i_2 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I3(\execute_engine_reg[ir][2] ),
        .I4(\execute_engine_reg[ir][13]_rep__0_0 ),
        .I5(\execute_engine[ir][31]_i_5_n_0 ),
        .O(\r_pnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008080FFF)) 
    \r_pnt[1]_i_2__0 
       (.I0(rdata_o0_out[1]),
        .I1(rdata_o0_out[0]),
        .I2(\execute_engine[ir][31]_i_5_n_0 ),
        .I3(\execute_engine_reg[ir][2] ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(\execute_engine_reg[ir][13]_rep__0_0 ),
        .O(\r_pnt[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \r_pnt[1]_i_3 
       (.I0(\trap_ctrl_reg[exc_buf][3] ),
        .I1(\FSM_sequential_execute_engine[state][3]_i_8_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\r_pnt[1]_i_3_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__2_n_0 ),
        .Q(\r_pnt_reg_n_0_[0] ));
  FDCE \r_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(r_nxt),
        .Q(\r_pnt_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trap_ctrl[cause][6]_i_2 
       (.I0(\trap_ctrl_reg[cause][6] [5]),
        .I1(\trap_ctrl_reg[cause][6] [4]),
        .I2(\trap_ctrl_reg[cause][6] [6]),
        .I3(\trap_ctrl_reg[cause][6] [7]),
        .O(\trap_ctrl_reg[exc_buf][6] ));
  LUT6 #(
    .INIT(64'h00000000FEFFFFFF)) 
    \trap_ctrl[exc_buf][0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\trap_ctrl_reg[env_pending]__0 ),
        .I4(Q[3]),
        .I5(\trap_ctrl[exc_buf][0]_i_2_n_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'h1115111151555555)) 
    \trap_ctrl[exc_buf][0]_i_2 
       (.I0(\trap_ctrl_reg[cause][6] [0]),
        .I1(\execute_engine[ir_nxt] ),
        .I2(\execute_engine[ir][31]_i_4_n_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_n_5 ),
        .I4(\issue_engine_enabled.issue_engine_reg[align]__0 ),
        .I5(rdata_o[16]),
        .O(\trap_ctrl[exc_buf][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \w_pnt[0]_i_1__0 
       (.I0(\fetch_engine_reg[restart]__0 ),
        .I1(\FSM_sequential_fetch_engine_reg[state][0] ),
        .I2(\w_pnt_reg_n_0_[0] ),
        .O(\w_pnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h1320)) 
    \w_pnt[1]_i_1__0 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\fetch_engine_reg[restart]__0 ),
        .I2(\FSM_sequential_fetch_engine_reg[state][0] ),
        .I3(p_0_in),
        .O(\w_pnt[1]_i_1__0_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__0_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
  FDCE \w_pnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[1]_i_1__0_n_0 ),
        .Q(p_0_in));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0
   (\rx_fifo[avail] ,
    \rx_fifo[free] ,
    \fifo_read_sync.free_o_reg_0 ,
    \ctrl_reg[hwfc_en] ,
    irq_rx_o0,
    \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ,
    clk,
    rstn_sys,
    \r_pnt_reg[0]_0 ,
    addr,
    \wb_core[we] ,
    \iodev_req[10][stb] ,
    irq_rx_o_reg,
    \ctrl_reg[sim_mode]__0 ,
    \rx_engine_reg[done]__0 ,
    \rx_engine_reg[over] ,
    \ctrl_reg[hwfc_en]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    Q);
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output \fifo_read_sync.free_o_reg_0 ;
  output \ctrl_reg[hwfc_en] ;
  output irq_rx_o0;
  output [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ;
  input clk;
  input rstn_sys;
  input \r_pnt_reg[0]_0 ;
  input [0:0]addr;
  input \wb_core[we] ;
  input \iodev_req[10][stb] ;
  input irq_rx_o_reg;
  input \ctrl_reg[sim_mode]__0 ;
  input \rx_engine_reg[done]__0 ;
  input \rx_engine_reg[over] ;
  input \ctrl_reg[hwfc_en]__0 ;
  input \ctrl_reg[irq_rx_nempty]__0 ;
  input \ctrl_reg[irq_rx_half]__0 ;
  input \ctrl_reg[irq_rx_full]__0 ;
  input [7:0]Q;

  wire [7:0]Q;
  wire [0:0]addr;
  wire avail;
  wire clk;
  wire \ctrl_reg[hwfc_en] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 ;
  wire \fifo_read_sync.free_o_i_1__0_n_0 ;
  wire \fifo_read_sync.free_o_reg_0 ;
  wire \iodev_req[10][stb] ;
  wire irq_rx_o0;
  wire irq_rx_o_reg;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ;
  wire \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ;
  wire \r_pnt[0]_i_1_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire \r_pnt_reg_n_0_[0] ;
  wire rstn_sys;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \w_pnt[0]_i_1__2_n_0 ;
  wire \w_pnt_reg_n_0_[0] ;
  wire \wb_core[we] ;
  wire we;

  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .Q(\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1__0 
       (.I0(\r_pnt_reg_n_0_[0] ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .O(\fifo_read_sync.free_o_i_1__0_n_0 ));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo_read_sync.free_o_i_1__0_n_0 ),
        .Q(\rx_fifo[free] ));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1__0 
       (.I0(\w_pnt_reg_n_0_[0] ),
        .I1(\r_pnt_reg_n_0_[0] ),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\rx_fifo[avail] ));
  LUT6 #(
    .INIT(64'h8880AAAA88808880)) 
    irq_rx_o_i_1
       (.I0(irq_rx_o_reg),
        .I1(\rx_fifo[avail] ),
        .I2(\ctrl_reg[irq_rx_nempty]__0 ),
        .I3(\ctrl_reg[irq_rx_half]__0 ),
        .I4(\rx_fifo[free] ),
        .I5(\ctrl_reg[irq_rx_full]__0 ),
        .O(irq_rx_o0));
  LUT3 #(
    .INIT(8'h82)) 
    \memory_no_reset.fifo_write_noreset_small.fifo_reg[7]_i_1__0 
       (.I0(\rx_engine_reg[done]__0 ),
        .I1(\w_pnt_reg_n_0_[0] ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .O(we));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(we),
        .D(Q[0]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(we),
        .D(Q[1]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(we),
        .D(Q[2]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(we),
        .D(Q[3]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(we),
        .D(Q[4]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(we),
        .D(Q[5]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(we),
        .D(Q[6]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(we),
        .D(Q[7]),
        .Q(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555040051550000)) 
    \r_pnt[0]_i_1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(addr),
        .I2(\wb_core[we] ),
        .I3(\iodev_req[10][stb] ),
        .I4(\r_pnt_reg_n_0_[0] ),
        .I5(\w_pnt_reg_n_0_[0] ),
        .O(\r_pnt[0]_i_1_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1_n_0 ),
        .Q(\r_pnt_reg_n_0_[0] ));
  LUT4 #(
    .INIT(16'hF040)) 
    \rx_engine[over]_i_1 
       (.I0(\rx_fifo[free] ),
        .I1(\rx_engine_reg[done]__0 ),
        .I2(irq_rx_o_reg),
        .I3(\rx_engine_reg[over] ),
        .O(\fifo_read_sync.free_o_reg_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    uart_rts_o_i_1
       (.I0(\ctrl_reg[hwfc_en]__0 ),
        .I1(\rx_fifo[avail] ),
        .I2(irq_rx_o_reg),
        .O(\ctrl_reg[hwfc_en] ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h02022200)) 
    \w_pnt[0]_i_1__2 
       (.I0(irq_rx_o_reg),
        .I1(\ctrl_reg[sim_mode]__0 ),
        .I2(\r_pnt_reg_n_0_[0] ),
        .I3(\w_pnt_reg_n_0_[0] ),
        .I4(\rx_engine_reg[done]__0 ),
        .O(\w_pnt[0]_i_1__2_n_0 ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt[0]_i_1__2_n_0 ),
        .Q(\w_pnt_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "neorv32_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0
   (\tx_fifo[avail] ,
    \tx_fifo[free] ,
    \w_pnt_reg[0]_0 ,
    \r_pnt_reg[0]_0 ,
    \ctrl_reg[sim_mode] ,
    irq_tx_o0,
    D,
    \tx_engine_reg[state][2] ,
    clk,
    rstn_sys,
    \w_pnt_reg[0]_1 ,
    \tx_engine_reg[state][0] ,
    \tx_engine_reg[state][0]_0 ,
    \tx_engine_reg[state][0]_1 ,
    \ctrl_reg[sim_mode]__0 ,
    irq_tx_o_reg,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    Q,
    \tx_engine_reg[state][0]_2 ,
    E,
    \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 );
  output \tx_fifo[avail] ;
  output \tx_fifo[free] ;
  output \w_pnt_reg[0]_0 ;
  output \r_pnt_reg[0]_0 ;
  output \ctrl_reg[sim_mode] ;
  output irq_tx_o0;
  output [7:0]D;
  output \tx_engine_reg[state][2] ;
  input clk;
  input rstn_sys;
  input \w_pnt_reg[0]_1 ;
  input \tx_engine_reg[state][0] ;
  input \tx_engine_reg[state][0]_0 ;
  input \tx_engine_reg[state][0]_1 ;
  input \ctrl_reg[sim_mode]__0 ;
  input irq_tx_o_reg;
  input \ctrl_reg[irq_tx_empty]__0 ;
  input \ctrl_reg[irq_tx_nhalf]__0 ;
  input [6:0]Q;
  input \tx_engine_reg[state][0]_2 ;
  input [0:0]E;
  input [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire avail;
  wire clk;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode] ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire \fifo_read_sync.free_o_i_1_n_0 ;
  wire [7:0]fifo_reg;
  wire irq_tx_o0;
  wire irq_tx_o_reg;
  wire [7:0]\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 ;
  wire \r_pnt[0]_i_1__0_n_0 ;
  wire \r_pnt_reg[0]_0 ;
  wire [7:0]rdata_o;
  wire rstn_sys;
  wire \tx_engine_reg[state][0] ;
  wire \tx_engine_reg[state][0]_0 ;
  wire \tx_engine_reg[state][0]_1 ;
  wire \tx_engine_reg[state][0]_2 ;
  wire \tx_engine_reg[state][2] ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire \w_pnt_reg[0]_0 ;
  wire \w_pnt_reg[0]_1 ;

  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[0]),
        .Q(rdata_o[0]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[1]),
        .Q(rdata_o[1]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[2]),
        .Q(rdata_o[2]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[3]),
        .Q(rdata_o[3]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[4]),
        .Q(rdata_o[4]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[5]),
        .Q(rdata_o[5]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[6]),
        .Q(rdata_o[6]),
        .R(1'b0));
  FDRE \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(fifo_reg[7]),
        .Q(rdata_o[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_read_sync.free_o_i_1 
       (.I0(\r_pnt_reg[0]_0 ),
        .I1(\w_pnt_reg[0]_0 ),
        .O(\fifo_read_sync.free_o_i_1_n_0 ));
  FDCE \fifo_read_sync.free_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\fifo_read_sync.free_o_i_1_n_0 ),
        .Q(\tx_fifo[free] ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_read_sync.half_o_i_1 
       (.I0(\w_pnt_reg[0]_0 ),
        .I1(\r_pnt_reg[0]_0 ),
        .O(avail));
  FDCE \fifo_read_sync.half_o_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(avail),
        .Q(\tx_fifo[avail] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    irq_tx_o_i_1
       (.I0(\ctrl_reg[irq_tx_empty]__0 ),
        .I1(\ctrl_reg[irq_tx_nhalf]__0 ),
        .I2(irq_tx_o_reg),
        .I3(\tx_fifo[avail] ),
        .O(irq_tx_o0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [0]),
        .Q(fifo_reg[0]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [1]),
        .Q(fifo_reg[1]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [2]),
        .Q(fifo_reg[2]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [3]),
        .Q(fifo_reg[3]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [4]),
        .Q(fifo_reg[4]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [5]),
        .Q(fifo_reg[5]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [6]),
        .Q(fifo_reg[6]),
        .R(1'b0));
  FDRE \memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 [7]),
        .Q(fifo_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444444445044)) 
    \r_pnt[0]_i_1__0 
       (.I0(\ctrl_reg[sim_mode] ),
        .I1(\r_pnt_reg[0]_0 ),
        .I2(\w_pnt_reg[0]_0 ),
        .I3(\tx_engine_reg[state][0] ),
        .I4(\tx_engine_reg[state][0]_0 ),
        .I5(\tx_engine_reg[state][0]_1 ),
        .O(\r_pnt[0]_i_1__0_n_0 ));
  FDCE \r_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\r_pnt[0]_i_1__0_n_0 ),
        .Q(\r_pnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][1]_i_1 
       (.I0(Q[0]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][2]_i_1 
       (.I0(Q[1]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][3]_i_1 
       (.I0(Q[2]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][4]_i_1 
       (.I0(Q[3]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][5]_i_1 
       (.I0(Q[4]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][6]_i_1 
       (.I0(Q[5]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_engine[sreg][7]_i_1 
       (.I0(Q[6]),
        .I1(\tx_engine_reg[state][0]_1 ),
        .I2(rdata_o[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_engine[sreg][8]_i_1 
       (.I0(\tx_engine_reg[state][0]_1 ),
        .I1(rdata_o[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00A8A0A8)) 
    \tx_engine[state][0]_i_1 
       (.I0(\tx_engine_reg[state][0] ),
        .I1(\tx_fifo[avail] ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][0]_1 ),
        .I4(\tx_engine_reg[state][0]_2 ),
        .O(\tx_engine_reg[state][2] ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \w_pnt[0]_i_2 
       (.I0(\ctrl_reg[sim_mode]__0 ),
        .I1(irq_tx_o_reg),
        .O(\ctrl_reg[sim_mode] ));
  FDCE \w_pnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\w_pnt_reg[0]_1 ),
        .Q(\w_pnt_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio
   (\iodev_rsp[3][ack] ,
    gpio_o,
    Q,
    \bus_rsp_o_reg[data][7]_0 ,
    \iodev_req[3][stb] ,
    clk,
    rstn_sys,
    E,
    \bus_req_i[data] ,
    gpio_i,
    D);
  output \iodev_rsp[3][ack] ;
  output [7:0]gpio_o;
  output [7:0]Q;
  output [7:0]\bus_rsp_o_reg[data][7]_0 ;
  input \iodev_req[3][stb] ;
  input clk;
  input rstn_sys;
  input [0:0]E;
  input [7:0]\bus_req_i[data] ;
  input [7:0]gpio_i;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\bus_req_i[data] ;
  wire [7:0]\bus_rsp_o_reg[data][7]_0 ;
  wire clk;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[3][ack] ;
  wire rstn_sys;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[3][stb] ),
        .Q(\iodev_rsp[3][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\bus_rsp_o_reg[data][7]_0 [0]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(\bus_rsp_o_reg[data][7]_0 [1]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(\bus_rsp_o_reg[data][7]_0 [2]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(\bus_rsp_o_reg[data][7]_0 [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(\bus_rsp_o_reg[data][7]_0 [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[5]),
        .Q(\bus_rsp_o_reg[data][7]_0 [5]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[6]),
        .Q(\bus_rsp_o_reg[data][7]_0 [6]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[7]),
        .Q(\bus_rsp_o_reg[data][7]_0 [7]));
  FDCE \din_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[0]),
        .Q(Q[0]));
  FDCE \din_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[1]),
        .Q(Q[1]));
  FDCE \din_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[2]),
        .Q(Q[2]));
  FDCE \din_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[3]),
        .Q(Q[3]));
  FDCE \din_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[4]),
        .Q(Q[4]));
  FDCE \din_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[5]),
        .Q(Q[5]));
  FDCE \din_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[6]),
        .Q(Q[6]));
  FDCE \din_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(gpio_i[7]),
        .Q(Q[7]));
  FDCE \dout_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [0]),
        .Q(gpio_o[0]));
  FDCE \dout_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [1]),
        .Q(gpio_o[1]));
  FDCE \dout_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [2]),
        .Q(gpio_o[2]));
  FDCE \dout_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [3]),
        .Q(gpio_o[3]));
  FDCE \dout_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [4]),
        .Q(gpio_o[4]));
  FDCE \dout_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [5]),
        .Q(gpio_o[5]));
  FDCE \dout_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [6]),
        .Q(gpio_o[6]));
  FDCE \dout_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\bus_req_i[data] [7]),
        .Q(gpio_o[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem
   (\imem_rsp[ack] ,
    \imem_rom.rdata_reg_15_0 ,
    out,
    \main_rsp[data] ,
    \imem_rom.rdata_reg_15_1 ,
    \imem_rom.rdata_reg_13_0 ,
    \imem_rom.rdata_reg_13_1 ,
    \imem_rom.rdata_reg_12_0 ,
    \imem_rom.rdata_reg_11_0 ,
    \imem_rom.rdata_reg_10_0 ,
    \imem_rom.rdata_reg_10_1 ,
    \imem_rom.rdata_reg_9_0 ,
    \imem_rom.rdata_reg_9_1 ,
    \imem_rom.rdata_reg_8_0 ,
    \imem_rom.rdata_reg_7_0 ,
    \imem_rom.rdata_reg_7_1 ,
    \imem_rom.rdata_reg_6_0 ,
    \imem_rom.rdata_reg_6_1 ,
    \imem_rom.rdata_reg_5_0 ,
    \imem_rom.rdata_reg_5_1 ,
    \imem_rom.rdata_reg_4_0 ,
    \imem_rom.rdata_reg_4_1 ,
    \imem_rom.rdata_reg_3_0 ,
    \imem_rom.rdata_reg_3_1 ,
    rden_reg_0,
    clk,
    rstn_sys,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ,
    rden,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ,
    \rdata_o_reg[0] ,
    \rdata_o_reg[0]_0 ,
    \rdata_o_reg[1] ,
    \rdata_o_reg[1]_0 ,
    \rdata_o_reg[2] ,
    \rdata_o_reg[2]_0 ,
    \rdata_o_reg[3] ,
    \rdata_o_reg[3]_0 ,
    \rdata_o_reg[4] ,
    \rdata_o_reg[4]_0 ,
    \rdata_o_reg[12] ,
    \rdata_o_reg[13] ,
    Q,
    ADDRARDADDR,
    \imem_rom.rdata_reg_15_2 );
  output \imem_rsp[ack] ;
  output \imem_rom.rdata_reg_15_0 ;
  output [3:0]out;
  output [6:0]\main_rsp[data] ;
  output \imem_rom.rdata_reg_15_1 ;
  output \imem_rom.rdata_reg_13_0 ;
  output \imem_rom.rdata_reg_13_1 ;
  output \imem_rom.rdata_reg_12_0 ;
  output \imem_rom.rdata_reg_11_0 ;
  output \imem_rom.rdata_reg_10_0 ;
  output \imem_rom.rdata_reg_10_1 ;
  output \imem_rom.rdata_reg_9_0 ;
  output \imem_rom.rdata_reg_9_1 ;
  output \imem_rom.rdata_reg_8_0 ;
  output \imem_rom.rdata_reg_7_0 ;
  output \imem_rom.rdata_reg_7_1 ;
  output \imem_rom.rdata_reg_6_0 ;
  output \imem_rom.rdata_reg_6_1 ;
  output \imem_rom.rdata_reg_5_0 ;
  output \imem_rom.rdata_reg_5_1 ;
  output \imem_rom.rdata_reg_4_0 ;
  output \imem_rom.rdata_reg_4_1 ;
  output \imem_rom.rdata_reg_3_0 ;
  output \imem_rom.rdata_reg_3_1 ;
  input rden_reg_0;
  input clk;
  input rstn_sys;
  input [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ;
  input [6:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ;
  input rden;
  input [27:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ;
  input \rdata_o_reg[0] ;
  input \rdata_o_reg[0]_0 ;
  input \rdata_o_reg[1] ;
  input \rdata_o_reg[1]_0 ;
  input \rdata_o_reg[2] ;
  input \rdata_o_reg[2]_0 ;
  input \rdata_o_reg[3] ;
  input \rdata_o_reg[3]_0 ;
  input \rdata_o_reg[4] ;
  input \rdata_o_reg[4]_0 ;
  input \rdata_o_reg[12] ;
  input \rdata_o_reg[13] ;
  input [0:0]Q;
  input [13:0]ADDRARDADDR;
  input \imem_rom.rdata_reg_15_2 ;

  wire [13:0]ADDRARDADDR;
  wire [0:0]Q;
  wire clk;
  wire [31:0]\imem_rom.rdata_reg ;
  wire \imem_rom.rdata_reg_10_0 ;
  wire \imem_rom.rdata_reg_10_1 ;
  wire \imem_rom.rdata_reg_11_0 ;
  wire \imem_rom.rdata_reg_12_0 ;
  wire \imem_rom.rdata_reg_13_0 ;
  wire \imem_rom.rdata_reg_13_1 ;
  wire \imem_rom.rdata_reg_15_0 ;
  wire \imem_rom.rdata_reg_15_1 ;
  wire \imem_rom.rdata_reg_15_2 ;
  wire \imem_rom.rdata_reg_3_0 ;
  wire \imem_rom.rdata_reg_3_1 ;
  wire \imem_rom.rdata_reg_4_0 ;
  wire \imem_rom.rdata_reg_4_1 ;
  wire \imem_rom.rdata_reg_5_0 ;
  wire \imem_rom.rdata_reg_5_1 ;
  wire \imem_rom.rdata_reg_6_0 ;
  wire \imem_rom.rdata_reg_6_1 ;
  wire \imem_rom.rdata_reg_7_0 ;
  wire \imem_rom.rdata_reg_7_1 ;
  wire \imem_rom.rdata_reg_8_0 ;
  wire \imem_rom.rdata_reg_9_0 ;
  wire \imem_rom.rdata_reg_9_1 ;
  wire \imem_rsp[ack] ;
  wire [6:0]\main_rsp[data] ;
  wire [3:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ;
  wire [6:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ;
  wire [27:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ;
  wire [3:0]out;
  wire \rdata_o_reg[0] ;
  wire \rdata_o_reg[0]_0 ;
  wire \rdata_o_reg[12] ;
  wire \rdata_o_reg[13] ;
  wire \rdata_o_reg[1] ;
  wire \rdata_o_reg[1]_0 ;
  wire \rdata_o_reg[2] ;
  wire \rdata_o_reg[2]_0 ;
  wire \rdata_o_reg[3] ;
  wire \rdata_o_reg[3]_0 ;
  wire \rdata_o_reg[4] ;
  wire \rdata_o_reg[4]_0 ;
  wire rden;
  wire rden_reg_0;
  wire rstn_sys;
  wire \NLW_imem_rom.rdata_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_0_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_1_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_10_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_10_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_10_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_10_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_10_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_10_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_10_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_11_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_11_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_11_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_11_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_11_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_11_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_11_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_12_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_12_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_12_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_12_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_12_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_12_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_12_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_13_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_13_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_13_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_13_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_13_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_13_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_13_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_14_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_14_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_14_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_14_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_14_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_14_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_14_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_15_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_15_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_15_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_15_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_15_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_15_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_15_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_2_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_3_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_3_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_4_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_4_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_4_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_4_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_4_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_5_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_5_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_5_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_5_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_5_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_6_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_6_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_6_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_6_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_6_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_7_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_7_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_7_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_7_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_7_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_7_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_8_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_8_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_8_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_8_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_8_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_8_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_8_RDADDRECC_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_DBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_imem_rom.rdata_reg_9_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_imem_rom.rdata_reg_9_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_imem_rom.rdata_reg_9_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_9_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_imem_rom.rdata_reg_9_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_imem_rom.rdata_reg_9_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_imem_rom.rdata_reg_9_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFF86AAABA01BDBCEA817DF30AAAA6902E7FF2FEAAA9270C000F0005FCFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFBFFFFCFFFFFFFCDCB49FF7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'h69E6929929BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'h669BA7B7DFF6B6DF7B36BE82749F5DD5A1D9292A6F79AB1A79A4A64A95DC26AC),
    .INIT_15(256'hBF2AA76DE545D45F6D6DD6DD5877C796E45B916E45B9161DF1E5877E517B5784),
    .INIT_16(256'h9E6A4ACD5C4711DFF9BFFD9FFFFA64A637716DAA79EAB25CBF6AA3A518AE4A7F),
    .INIT_17(256'hB101261E1011296AB2F423918A59E929D5E3245AADD629DE9EF2A9C5C45FEE5A),
    .INIT_18(256'hFC3DFB4B1DC97FCF7978FBFBD5E3E336A4F30C9AA5FFCD53F361AFF24FF82A61),
    .INIT_19(256'hFFD97E7EA9A8BBFEAABFAA5A79BEFC535217FC0E9F9CB78ABC318CEFDA5E4BF0),
    .INIT_1A(256'h83E9C7FFFB50AD0E058331F6BDFE25BFC6EDAAABAF1FFF95E90CAAA5777FDFFD),
    .INIT_1B(256'hC17D7F5707FFFBCD4541D90462FFFEBFDDF97FFFFC0DCBFF1C97C1F7C705BF40),
    .INIT_1C(256'hDA96B99AEAA88D8A3B2A0497589621A531F12A8AA595B8AFAC7C7B3C7FFFDD5F),
    .INIT_1D(256'hAAA2F455AD91A26B6AAA160DC00395AAD2558EEA0CAA7D328E118C1B19B7B919),
    .INIT_1E(256'h1AEA46843468566C484CE8A5A92A0D66A7FF2743D06A5AE4F3A2971FFBEF671A),
    .INIT_1F(256'h9BA46A9494340BBEC1F59962A6FEA9BA6F7EFCBF9BFB2B11175FDD55FD14AAC5),
    .INIT_20(256'h611FFDAC4951D9F857FFFAAA5AA5557D6F7F7DAAA76E51AA5250D02EFA1F59A9),
    .INIT_21(256'hFFDD9D0DF2B0EFE687A809A7C68726FAB7EF56F9575D81D7D14876A96ABE1ADD),
    .INIT_22(256'h1916FBE5E57FC7F16AA5A7A95FD5929EBC671247682F07F50D0311057AAF34FB),
    .INIT_23(256'hEF7D51E6AAB7556AA576A9DA0655C57F695F57749B5E5D0A47BFC7519F6DF397),
    .INIT_24(256'hA9EEB68379AAD588E89CBB7D91BE716D79DB178E9F598AADAB1974A5761FD956),
    .INIT_25(256'h555716AF3A1C07BFFD2AAA2551F82E7BD68E47FD6BEAA562A8AA56AA7EDE4957),
    .INIT_26(256'hFFFFFF1C6D79D1DEDBDDD7DE55EBEAAAAA667AA6E17225B40A555D2A365A5AAA),
    .INIT_27(256'hFBB7E5EAA7F76AAAF5FB757EFE07C6E1F57F9F9DE59D7F5577F5779ADEBD5D15),
    .INIT_28(256'h9EAEA992BB86AB90A5A5B4FE62D57DDD363B54DAFDFDDAF1E0FA37BBA6AADA47),
    .INIT_29(256'hA9294779DDCEADEDE9E9EA7777965AAAA9E1DDFDEAEAA49D6E6D799AA1C5CA92),
    .INIT_2A(256'hA9E56629EAAAAEF77D6E879AA941CB5EDB96AA8773EFBBDC7797FDAAAAA9BA1A),
    .INIT_2B(256'h91EFDE67BE556A9AB15AFFF7EFDF06D9DF7E7EA5CDAA7F5AAA9B1E5B1796629E),
    .INIT_2C(256'hCBEE961877B792A6BA9E2E7BAAE7BE9EAE7DAA879F4B52A7B4AAAA4A977ABBAA),
    .INIT_2D(256'h5DAADDC8EAA6EDE5A0679FF10C60CA542AD7770968A6CDEEFBE022A0829FFDDD),
    .INIT_2E(256'h30AABA4F05DD2DF2A66A87255ECAA277AD86C9ADD0BA4A5AF56B4A76F75BDCAB),
    .INIT_2F(256'h5F7756DCA5F7DB9DA9CA77CB9FFEE7F0A9A7F3F6E671F6E70AA77DC1B9F8AA5B),
    .INIT_30(256'hF6AA9DDDEDFFCA7FBFD37AAAA105FD177B4776DA9DE17F9DDD0DFED2DAA7A29B),
    .INIT_31(256'h7FFDF0DC37FFB1F6F66C1A9DCA719A6FA59F7FDF772BB4BD5791F9E5E751FDED),
    .INIT_32(256'h9AABBCD3F52D9F41EE05FAAA0ED677FB49FFD4EBFF19E7F39FCD487FB704CDF3),
    .INIT_33(256'h44AA59250FFFEAAA08C251F710E6A4FE2A967F75F96931258F2A71C8A671C88C),
    .INIT_34(256'h2A879D6D7DFCB72BA85A1B26A7F93601E9F58EA31A9A535D5F47DE01A17A99E3),
    .INIT_35(256'hF2B605767FBE15B3DAAA8A76B9A77C5545D5F2CAAA2D1B53F57CCE46A5C1F4FB),
    .INIT_36(256'hBC4FF7FA79CBF1FDF7CEF788F3975AE36359CC74F29DD4A33F5DCC7172937BFF),
    .INIT_37(256'h945AAD377CDDF55ED2004EED0AA9DC524922D7CADFE2273F71D7F57F571F7F9F),
    .INIT_38(256'h5C735B7AB6A5A7E0DB7DFDDDE8EAD5B51741D6A926FEF1DD4C5DBA0F2AA832A6),
    .INIT_39(256'h7AA9AA9DEA777DDCE39E9DDDE9507A72DDDDDDE9B67B1A95EADAEAB7A0D71CEB),
    .INIT_3A(256'h5AC1FBDDF007AAAA5797FB596BDFD69B66EC0E15E26B672EAAC0273C37B526FB),
    .INIT_3B(256'h51857D6AAAA94355672FC7C7D765CBFF5FE7FBF9777B571EEF5C2BD174AF5F2D),
    .INIT_3C(256'hAEC4FABD15C7F5DDCC2EE1F6E7EF1C7AA9F9FFE2A7EDA5A9CBA35AA5D7DF48FF),
    .INIT_3D(256'hCFCAB77A8FF7FFAAB6DCF8FFABFCDCEF3BEABEEF5AF5356A9D0DA81CC0FF2957),
    .INIT_3E(256'hAF5FBECAF9B6751A9E9DF62AC5FCED7A3AAAB0AB8C4D76B1A1896AA96AAAAA7C),
    .INIT_3F(256'hF546ADFC1AA01ABB972AB6E736676E9DEADB6C3FB5FA756DF517737EF7B9DAA6),
    .INIT_40(256'h1C09E9B3F37FC7001967258C0CE296EA86A4E7777D7E5CCEDA93B65DDDAABED5),
    .INIT_41(256'h757DFF5575D75C7F95D71FE17F95D51FF1754DD53754DD53754D6A9E9DF5B6E3),
    .INIT_42(256'hC09B7BE50833202DD7949F75D5D547E04F7FC5D750AA74B5D757DFF55D5F7FD5),
    .INIT_43(256'hAA9755B5CAA777DA77A5BAE729DAA5E6C5FA51FA6DC1DEAB9D7FCC9E99F62AAB),
    .INIT_44(256'hF0C8005F47C1D7E67DEAA3F352AAACC5F975F2A1EF5FFA5939FD7D77BAE03BEA),
    .INIT_45(256'h814EFA9A3BAA730A9F0A9018E5C060447E5D875D590A9F9704AADC1070707041),
    .INIT_46(256'hA35D746A96A43DF186AAABF07986A6AC1EAA81EEAAB03BEAD9B032EB66C1FDA5),
    .INIT_47(256'hC1F9741D75642A7E5DBA5CFD6F9F67B45F9DDEFDD757175D59065FBD75D75A6A),
    .INIT_48(256'h0B151F8F3BFFFEE5E325B4A0EBE4F7FE750FA0476EF9DED72679FB9DEFF5517A),
    .INIT_49(256'hD27FD7575BFD07E0D35DF122ABBE5F92BDCB7D9EA31D7FE7C0175BF9FB6B0B0A),
    .INIT_4A(256'h6975613B6DFF401D7CFC000FAAAFCC12FF73AB7476ACA7573159BF49D6ABD7AF),
    .INIT_4B(256'h7C7CAA858D7D7EAF6A40754FC02D05FC5F1D25F4DFFDFFC30DE91CA80ADF0489),
    .INIT_4C(256'h1577CFE5A54E01C1FAF0A603991C6FD4B365CEEB5D46C4BC11FBB97FD54471A7),
    .INIT_4D(256'h7AA3CC1F555F157FF1F1095CA697F7D245FCDFFCD05C7CECCFFFF7E5D0156AAD),
    .INIT_4E(256'h6AA9D5AAAC6F7FF2BD5F5DA6AA9B637C64C68C786997C611BF9FEAFF96F3A955),
    .INIT_4F(256'h8B82E22E84A5AAD759FDC41968817AA9DAA807FD327D0FFFFEA517EEBFF566AD),
    .INIT_50(256'hC3737D16A5B417502E0FF3DF6E1F0B1BFFF22DDACDF76582FF71FF82A1FE5429),
    .INIT_51(256'h87E6DD017103E3FFFFFBAB5A83F1C030CEAAADFFFFFF7DBF7C7FFFFD73DFA8F0),
    .INIT_52(256'hFC30DD7FFA86073A6A1FDCA687B39D2A859FEFFAA9D6BEFFF8D296F49DA95FDA),
    .INIT_53(256'hF743FA8FF78CCAED3F83DDC2778FDAFDCBC170F69D2EEB7FF871CDC0FDA5706F),
    .INIT_54(256'hFD8C795878E14E7ED6DD4B1D5FACFF95AA01FFC567FFF5F9DEA7DFAD05F40CFF),
    .INIT_55(256'h4EDFD41EFDFC2B6B70A9DF6CFC2AFB473BFFE5A7DAC7EFABFB171F7DC7FFDCDF),
    .INIT_56(256'h51F84A95B739C6AABDF0C01A941BBFCF7D117FDFFCDF0F9A97C7D1D8C3AF02C1),
    .INIT_57(256'hEAFE53847B7F6BFDEFDDF5FDBBAAD2AEB5BB7F327A8DFFEE5658AF51EF543A36),
    .INIT_58(256'hED40EF1062A5F501FD175F0EF4BC2F32F0EB6FC979EC07B5537EA8D4AAA55115),
    .INIT_59(256'hBFFCD6AD7F7FC405C4DE2A6786351F0EF0444377FD0BCF4AAAA956AAAB546904),
    .INIT_5A(256'h1FFFFFA5FEA74B21DF2FC2A7C0A42D287F0CA7EBD611F6A8790B209FAAE17B47),
    .INIT_5B(256'hFFFFFFFFFFFFFF6F47EFDAABF10B8BC6FFE0AAAAACB805338BC78E17AA5A1FCB),
    .INIT_5C(256'h3333322222222222200222222222202222222080000002000000088008BFFFFF),
    .INIT_5D(256'hFFFFFFFAAAA550CF3080001002A0004000040180000000000000080003333333),
    .INIT_5E(256'h3B17D843739028080020111702C4E42B9E4DDF59E6C860A0000000000000000F),
    .INIT_5F(256'h015542373205508DCC0CFCCC0019999999876329009204B444B924D0068C3B90),
    .INIT_60(256'hD5573133CCC00401000010080000001004010040000200802008000000401800),
    .INIT_61(256'h4B01ED55746139350749E1D0C7CC444CF17B521281427A40107A4A25E9C13803),
    .INIT_62(256'h6342143631C0060200A0280000B543392A8555CD2601586701FC1C1B5C91E541),
    .INIT_63(256'h270D3596F35A1442A043DD6F33D5554D2007C676043000710615921166805D8D),
    .INIT_64(256'h162415478650275136061C745555555651F5180067C52040000077FD3F004151),
    .INIT_65(256'h56440192112311C48C1C061B04E27946C007AB19FD600499810F397171095FC4),
    .INIT_66(256'h00200802028060000000802010000000A0180000002551C47F3CFC300B6D8780),
    .INIT_67(256'h00515124A1941A90098ED4F4130C57844541500080000001FF647F920C400000),
    .INIT_68(256'h3F5DEDDD4538954521B1DFB100162CB1BD7192515352602C71741054C5C00510),
    .INIT_69(256'h0000CA0BCC413B08600380A00006000000000001169003D71144054751204BC4),
    .INIT_6A(256'h3DCC731C456704A4241340020080001F87F40000CDED360111B1118112444002),
    .INIT_6B(256'hF55427B71554101580F8214822940856E70E41FD5A89AF70A497340FD21533BA),
    .INIT_6C(256'hD9C8C4584494195233404121C80A0A000000223266314C59800A010020305630),
    .INIT_6D(256'h00000200080020008002000800200000A76005400262B19C8C882AAAAAA880CB),
    .INIT_6E(256'h4536453643DCFCDC90920B99D1D6515642004D20008002000800200080001040),
    .INIT_6F(256'h04404C88132000203032F232340E986153645F408111C000000007DD40064536),
    .INIT_70(256'h5F7DF4261D51C3316A75D021BC208A8AA0AB002D67010684814854F4D8408170),
    .INIT_71(256'h00042500020005000000000000000000603E20100311F59C11C0044F00011000),
    .INIT_72(256'h0000000000000000000000000000000000000104000200200000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_0 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_0_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [1:0]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00040100000014230010201D0044A22200020D00105228B00015440000504C11),
    .INIT_01(256'h0000000004301C00000000000000000000000004100000000030140010043014),
    .INIT_02(256'h0000000000C070000004013000000000000000000000C0500000000000000000),
    .INIT_03(256'h0000000000000000000000000410000000030C00004000000000100000000000),
    .INIT_04(256'h000000000C0700000000401300000000000000000C0700000000000000043014),
    .INIT_05(256'h0000000000000000000000000104003000000000010000000004000000000000),
    .INIT_06(256'h050000004013000000000000000000000C050000000000000000000000010C05),
    .INIT_07(256'h00000000000000000000104010C000040000000001000000000000000000000C),
    .INIT_08(256'h000000301400000000401300000000000000000C070000000000000004301400),
    .INIT_09(256'h0000000000000000001040004450400000000004000000001000000000000000),
    .INIT_0A(256'h0000C000040CF0040000000000000000000000C404C104000040400001000100),
    .INIT_0B(256'h030000103C0303C03C0300001000000F00F00C3000004000000C03000C00C000),
    .INIT_0C(256'hC0070000400C400100C000001100000043100C0C00030C0000000000C0000C00),
    .INIT_0D(256'hC000000030000030431050000000000000000000000100040010110000000104),
    .INIT_0E(256'h0000000100000C30CC400C00000000004000000000000000010000C000410010),
    .INIT_0F(256'h00000000000000000000000000000004000030C3310030000000000000000000),
    .INIT_10(256'hC300C0000CCC300C00001000000000007040000000000000000C000100000C00),
    .INIT_11(256'h000004000000000100CC0010C300040C00401033300C030C0000400000000300),
    .INIT_12(256'hC000C0C304300C0C0000000000000030000000C30000C0C00000000000C00000),
    .INIT_13(256'h183301401410004001000C040C400C40C00000C40C000000400001033300C030),
    .INIT_14(256'h54239038100404C14C55C35000709C24010E1423730000060CC0500541C24000),
    .INIT_15(256'h86062B0D00022031D00C00C000030040D903540D10374000C010003100C5C398),
    .INIT_16(256'h0D188C345445300C09C00140000110AA104021003436407DC010021EF99DC100),
    .INIT_17(256'h00D1C8F05C3CE4000C0F5C210902D524D40F01500C0A28D2825076D41980E510),
    .INIT_18(256'h148410ADC1210031410A38385D5461440F1977ACD011055D1C500300B0134085),
    .INIT_19(256'h000174540701000136404890964101A5A2480D534005052000081540D8134052),
    .INIT_1A(256'h482A180008ADA476D496CF05C10D548013F3AAA8206000542D5464D159400000),
    .INIT_1B(256'h174355F85C000418101C1159660000400006000001D4140C47B43E3CB45EF02C),
    .INIT_1C(256'h100955AF2402313B8840E34CC69CA880C808000720028D83A143085500006680),
    .INIT_1D(256'h050C0662F1BF951D0772046127FF40020508A600D718C2CC96EDB3D4D7C98AC6),
    .INIT_1E(256'hC2E10953C441A66356A70F514283F2779401E0980DB480070C3D0800C00E49C8),
    .INIT_1F(256'hC3A730AB1FDFF041670582301702754540401400100480AA2460C19F15575830),
    .INIT_20(256'h414C00040140F3CFA80030009B500B0041455500088E9CC2AC7F7FC1057059C1),
    .INIT_21(256'hC70631045001D048B8015B5308000910071120CC200A00041C730500A80500EC),
    .INIT_22(256'h44DEC02EC8304041F74008027007222000BCCD10815054055C0116415B1534D9),
    .INIT_23(256'h70D415480000A85B40F80336510844C50D20353483471D210031004211031311),
    .INIT_24(256'h1031B0170438E03063430CD418811F0394C1D9310100D003B5410B1DC950305D),
    .INIT_25(256'h320B4D51396154B0012005512414C082A18E10025809DD900401440152021003),
    .INIT_26(256'h0000012426A01C1008300C102AF005D588054900619FD004F045401247906C2D),
    .INIT_27(256'h0B8B47248B03001509C34D7838570D40D771BE3D2D800C15400C069410830194),
    .INIT_28(256'h56AF88C291F400A5941033050C158044D0D91714104050C5DFC6F4C99800C620),
    .INIT_29(256'h0014B700C1ED0C0C00D1D8888C0D10002FCCD100D212C8019E2C310005040D53),
    .INIT_2A(256'h40D048C2F4000C03446D70D575B32B2AC850015344F38B1147500C1F76C031ED),
    .INIT_2B(256'h00004510C117C00D405100543040A60D059596503000008D8800CD01DB440C2F),
    .INIT_2C(256'h18E260100707007439FC3F0B9DF09E7E5D0515441C4C9074B02D4005430034B4),
    .INIT_2D(256'h4180D1000340C1C053D050024452090C966470259456FC2F0002016401500C10),
    .INIT_2E(256'hF860357070C00C3A10015419400DC970956A010C1384C150C663A4B0349B1C51),
    .INIT_2F(256'h40345EFF6B1863A156C145536000D83825845158C94008C9100B4556360C5D87),
    .INIT_30(256'h10016D362C100D438013CF88831002230B2B08100C16008C1C9C02C8163B205B),
    .INIT_31(256'h407045545401515705140424014050E18D55002114352516A860051D0331062C),
    .INIT_32(256'h0003C0C870138E86D2450D7205591C35F00046500092C05C502D1407304E6411),
    .INIT_33(256'h338990C6F0001555E71D4CCB4F00070351403011C002F1002C803873035C0F55),
    .INIT_34(256'h090F1D5DF030D803749023F49B02C0C924F43E2CD0101F22330CDE4F0E7A23C0),
    .INIT_35(256'h0058F648C04EABB036AA819A3659800000D6C00D8BA0037B070730B802F01BCB),
    .INIT_36(256'h32955955C700C00211655855180760CF0F70329BCA6CDE1CF36D11D1406C5800),
    .INIT_37(256'hF27147C70244368E02006D052DD213B0C300D4412151158592ECD5BD58C38073),
    .INIT_38(256'h135B73400A91070EE30E33FD02D0DCBDBFF8C4A600CCC8CDEC21816CC000C14B),
    .INIT_39(256'h0000244C00F0C1C051CC51C2C5253105C3C1C2E44BB04092E400DD740AC4D6DF),
    .INIT_3A(256'hFF100064540025B7D45404515830140300C2F6F629030812807BD1C7F037933C),
    .INIT_3B(256'h0C0594480016D538D9401C2437B810006014303E4455D12CF1E108F7CCED636F),
    .INIT_3C(256'h10D605319104360170004432130C9730935000CC00415041FB232E7951403305),
    .INIT_3D(256'h3C65744020000C9730F3D3C09357F7C5F0000CC356C4B57A0F5D016ED6C01810),
    .INIT_3E(256'h0111840CCACA9A120C5F3400EAD72C4572B032276C6DF59EC605500234800197),
    .INIT_3F(256'h084407165722D0336F5430C5F9530E0700C1C1B18205714CF62858555184C204),
    .INIT_40(256'hADB4F03B0FF008BF900B9127FECE00DB0406D3C87CCF970DC01B3A825D40B02C),
    .INIT_41(256'h318330A8B12311CC68C47316CC68C673023190C643190C643190498F443030CB),
    .INIT_42(256'hC4580C11C6CCD01DC46073312CC4A053B5804CC4808630F12318330A8C60CC2A),
    .INIT_43(256'h002C5AD6500CB96B531AC8F00C1C5B0004445C1E0F001F15C295440D0010D000),
    .INIT_44(256'h07257F90583D210881200C0C9660CDD5C032C105D10035AA3013555155561C74),
    .INIT_45(256'h18CC393033804BB413B428C2C33E0BBB71B20B1218F02C6C254002C60B060B18),
    .INIT_46(256'h03121662240AC230C340000F74C34403FF401DC6800F30E4C20F3613083F7190),
    .INIT_47(256'h7DC6CB2C4863C0B1B3890302B0B1670540607003C4882F1218F1B08C4B108740),
    .INIT_48(256'h081533151000471613403CD05854581DB1D00F4C070420258F1C5C4200099C30),
    .INIT_49(256'h0D106993A8C0D4536D6310718331B3440120940D0516071C089558060C5500DD),
    .INIT_4A(256'hED46421D52C5401E8E004220F0014C610033D45730016158135000006400EB6C),
    .INIT_4B(256'hC245342505700C0010E506A0D00E190CB04110146FFDC0510CE0100118701844),
    .INIT_4C(256'h12482C4444F3323014C190B16A4057143C0332517289C4C1F7C1350057905900),
    .INIT_4D(256'h800C7D7051106940120DFB93518403200C09C0033FB7470330000B1DE515A216),
    .INIT_4E(256'h7216D500011C400286A04275D71007C41044158390EC1199804C40C3443C915A),
    .INIT_4F(256'h203D74800093CCCB5D0040564016F18310015402771601000C2AE0DE000565C1),
    .INIT_50(256'h534502425272D54915010D40404C1B1C010E54D04D50503100CC0150050D16C0),
    .INIT_51(256'h1319C08D54115C05301801500D5563C55F800300040F8EB3FD4100CCF5D14311),
    .INIT_52(256'h1455D4000D0053C4404CC15413980D000920F045D4D00C003F5600390C0100C0),
    .INIT_53(256'h755845205537CA1487175044105110310B154F164D0F1080779211CF010A0150),
    .INIT_54(256'h04343C0131C4403C2402511C530E10490314C00968C10609E35DC18DE5534600),
    .INIT_55(256'h70E1D42D0205480011C855C30440331B1441000030473118400131C14C405471),
    .INIT_56(256'hA008122803C471400CD1711554D8C0C0C48D05501461703580095FC0D040E704),
    .INIT_57(256'hC00E481370C09C0C305E52015800275C30080034301CC071A629039C3091550E),
    .INIT_58(256'hF294F0A47F4305AD01C045E0099765C65E0303D2F4C15F1521840151E9C95D1E),
    .INIT_59(256'hC3016402C500D1D0D553355B2482CA66563B3C5854D97510000A01D821AB4258),
    .INIT_5A(256'h003004801D03345E2C2C3C006D83C18130E194E4D0040401395B65115241C0C3),
    .INIT_5B(256'h004000000100004C4C35200008EBB4360321DD00025C18C7B035AE1086104315),
    .INIT_5C(256'h4884022222222222219A2222222221222222216ADABA0244008C3446D8100010),
    .INIT_5D(256'h555555555555550A24818D3876A80022C000282C003D41DC38A6102CB8084408),
    .INIT_5E(256'hB177DCC48491A0781D0710147005053C2073836A2E48207AAAAAAAAAAAAAAAA5),
    .INIT_5F(256'hD8E4F79D45093DE75100051071D555555540004F00F04CFC66F2493119C08000),
    .INIT_60(256'h0D3902401000022046000C70343B0008731C0711C0030848320880B012110470),
    .INIT_61(256'hD8E734050D37433500DBAC3400D04C03040F664CFD7302CD470AC76510040020),
    .INIT_62(256'h317BE5344400000847020CE05CFA400F111C55F1475011F004C071CF40D73084),
    .INIT_63(256'h06392DCA04508CFD80B2E14145E69D91111404769A1025497809D0CD03F39131),
    .INIT_64(256'h57C85897943C47587504E044FFFFFFFEAD04F90CEC19074E40D1948B70304D5D),
    .INIT_65(256'hE7493DDF1DC1D1047160FBFF40470C744D00A0E80D61F44D1E51CA52920CB5F4),
    .INIT_66(256'h00208C2124F21B400000C420840308893C86D06001325F1742132F122FC647CB),
    .INIT_67(256'hC62256E481A81E873D12EF047CB074C447C1D000020A133700A27090028E6AD0),
    .INIT_68(256'hE0993D9A4509E60D463D1FFD7FE8033D854112555050602441885159F6CC6218),
    .INIT_69(256'h2808113F118328418000863104000882134470F6A7DFF0D621C63446D0731C04),
    .INIT_6A(256'hD42790E4395924294825400010430759BE0C45550D30F51EBECE7EAE10444003),
    .INIT_6B(256'hF354F9CC4F545DD3B67E025901A180920C9C51FDFA15E3CC3BC9304CD649D3CC),
    .INIT_6C(256'h580405DD4D9579674C814102469F18C0455170C270C1705200021D0718816F04),
    .INIT_6D(256'h0C0C0A3028C0A3028C0A3028C0A30000961083642E62FE9C30DE3FFFFFFCED11),
    .INIT_6E(256'h4F044F0470D041D153C03E2260089F48810C4DA3028C0A3028C0A3028C0C7C4C),
    .INIT_6F(256'h4504861D218C07187D70D1151405E055A7515CE1851211F3D4BBC1D14F088F04),
    .INIT_70(256'h1B6D857711450070AC7528ED7350281D6850010D504545C411439589D4445174),
    .INIT_71(256'hD410E000030000EAA6AAAAA2FBFFFF3C2E3126AD691AE4D04504489B5DF32694),
    .INIT_72(256'h00000000000000000000000000000000000001A0A001A0100000000000000003),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_1 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_1_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [3:2]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_1_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_10" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h23C34CCC888AF16020F2016C90A4A94B0925AC8E7423EF5FD0B99575FFF03100),
    .INIT_01(256'h0213C4DD301200C9B132C3AABE4030CFDD509D100003D0EF801203C8CD329202),
    .INIT_02(256'h9208C00FDF4C141F23234C5428BC1282AAB6302C23CF4C0BE326C4C208A2F312),
    .INIT_03(256'hF8255D80815672000BAA849D10000343BE010783CF14141050478187C2100597),
    .INIT_04(256'h436806456441304058223485118420B75C02028AA4C1BC4622C0C284DD101202),
    .INIT_05(256'h326C4C70DA6F508C33F754274400001B99F203580C4C41400330A2F0C906AAF8),
    .INIT_06(256'hC049F23234C5428BC118269B530AC2BCF4C0C9B13241AABEC04044F1374C0480),
    .INIT_07(256'h36020449C2001955427440000078BCF14041050478187C20821878206C22FDF4),
    .INIT_08(256'h0D001451002043502034050084A0B31C0A0B259481BC0222C0C2849D20120051),
    .INIT_09(256'hC0A200000203B9393A44816E9428086E910BD8B32820A82E01A7EC400597D220),
    .INIT_0A(256'h3AC148E02000100000000007883080F9249F4040204000000000010E40E5400E),
    .INIT_0B(256'h192380800400114014012403008490050050041124020200E00401024400400F),
    .INIT_0C(256'h40015000038520CC0043D4040044428C014C340420F10405834E002840008400),
    .INIT_0D(256'h525C0024135100DD0DCC00001E229384895965960AF0C04214F5C3F27DF4F0C0),
    .INIT_0E(256'hC350340088A106104400A7A4BA48F513204E022505C35034000000040F00070E),
    .INIT_0F(256'h6C77D233283E000E3C339F29CB50CC73A284184110029420B1523D204E022505),
    .INIT_10(256'h4DCE7E0D04448110000302B013A220C01001E5D40020E4E39147A3C01E3FD3CB),
    .INIT_11(256'hC030000000000F004044030040030004C4088E51100401B1400C0F6B00C91501),
    .INIT_12(256'h700040418111C4041000001300C020D120080341000070000042002080482F80),
    .INIT_13(256'hA62B0E9CE9CA60384025078104013410450C224020020E90003040C111024050),
    .INIT_14(256'h876BC53834B34CE38BCADE03E0ADEE38223232288B0889E98AF3A73A5CC21227),
    .INIT_15(256'h013449243949349382080080038804A0A7029C0A7029C0E2012838829E4C8304),
    .INIT_16(256'h78460C01E9F6322040777754FF20668578A100DDE144ABF4C1188EA7AD77E86C),
    .INIT_17(256'h034368DC95F4EA1CC10058C24A4787AA8539A2476835E183231313862C818247),
    .INIT_18(256'h86E1A854813D43517D468409510959122E3A601E08003EA8C43233039C0161CA),
    .INIT_19(256'h448A5A1100246718F813420DA420969E565084AC2CB682149422954AEA0A1E1B),
    .INIT_1A(256'hE43D330C4B0991E5532E49589C0023079024DDD42044F5804E29964818530B2D),
    .INIT_1B(256'h388E6754430226C0150299C321DF02B82055E7337399D90356697604B8A2C005),
    .INIT_1C(256'h0775AB401903C184AE40D6A3334EFF0B32E560AB888A011560434A037040DB50),
    .INIT_1D(256'hDE45024A01A88FCE86586195D655AA09AA948991D6EA2F022E19914B1887411E),
    .INIT_1E(256'h485D8DB5A1B6762C58452A0863C88BE205237C17D9E0823048A888B4440AB141),
    .INIT_1F(256'h7839B822C879256BBFD40E01FFA1FDFFE2254B6DCD7FF353102833DAFF542081),
    .INIT_20(256'h0E5C08F1C853C00110E00862199802F54BC3CF00A0B2E4E08B21E495AEFD40E7),
    .INIT_21(256'h420230761B0F6030854797C90C383A083C00807084B7292886514123E202244C),
    .INIT_22(256'h601D0417A1028F01A5031547B41C830B0296A25142ACC327C2AB3A5B440E39E0),
    .INIT_23(256'h8F15CA4427A0B5ED0A000708179502057080C579C0121E7E08D0E813C0221384),
    .INIT_24(256'hA4EA78E9F1E22079BA2D4F15DF5C9021226686AC9D6C0420815CC62B91DE0477),
    .INIT_25(256'h8052957E7951A87ADE76DDDD450E5D24048624039B4448F304C2F00E529DD5AA),
    .INIT_26(256'h23BC2030EA6A2A0334B6282365690DAA511E7A81E6298884609510E30ECDE2E0),
    .INIT_27(256'h448198A42D0EB776074C8869A959264D26923A56222CC06444308687234BAEFD),
    .INIT_28(256'h102A61B2911089D543C88A0986DA835209679A308C2002466445D8FC6822C05F),
    .INIT_29(256'h80E1D78CE3AE7E3E33C7A206464C50B788A6C1423E114C824621A88DDE083A5E),
    .INIT_2A(256'hA0EC1CB9FA076C830E9ED4E6535636AA10B3777B0C202202831D0A3EA44478CE),
    .INIT_2B(256'h0E30808B479600720BA223E87714A433A020A07840DDFB9E52C85E8397A1CB9F),
    .INIT_2C(256'h382020E58B8B829894641A4986E8B6161E0888A83408C29B8AA9013A5C86B8B6),
    .INIT_2D(256'h9C27A03A2432A2A01EE43D0E50962A28B93CE8E937A52A0EFF1AA26C86920E23),
    .INIT_2E(256'hAA892970D1A12A3941B778A9F3D942688D3F382A2682F84FFF253BD028C92687),
    .INIT_2F(256'h2328EA66943BC904F7285989064E40CAB2A4E58A4A710A4890DE0E62921E4483),
    .INIT_30(256'h037778321409384147FDAE2523B83E9A0B860C077834B32806880F4AC583AA10),
    .INIT_31(256'hA01030ADCBFE5B0A70A0E4A9CA7213282096891681248B98A9C9FD14D2830E34),
    .INIT_32(256'h0777A9E200A2627C20B70E24BE37541CA102317E00C9F4540FCB40C338CC88C3),
    .INIT_33(256'h1390807940001AAA65150442900220C34083F031CC0E7A4034C0386141541A42),
    .INIT_34(256'h2009CE125011846BCCC7AFBD0806C64806D1C6A0C7709D934064EA9D218625A8),
    .INIT_35(256'h0E17D4720D0752540777A84A1157A5413824EA2A92022E9E030620351ECE9108),
    .INIT_36(256'h93025146411BF9BA2BAA49EA278513298B8C134942A627AEF08A3789061010B9),
    .INIT_37(256'h00595281816619288216570A194B011A592A24250D59980A09A0682A80098C13),
    .INIT_38(256'h8062DE80F428DF050482332E36C7F7235586690212C24D227081C0800A23A654),
    .INIT_39(256'h8889A12C33B8FCE3650A9AE3A9898A42E3E3E3AA83288264282E73F8D8601863),
    .INIT_3A(256'hAA2142126854E8258A3BB3C0FE0FB00011ED465EE093B869B0E1988658C9E8F6),
    .INIT_3B(256'h44B995E0A777E498D853C5DBDFA9D4C10CC548BA77253492AB8229E208AEA09E),
    .INIT_3C(256'h784C8233F417C90C4894B8142B3CD438FF8BA82A1FA420635481AE98BD98E38E),
    .INIT_3D(256'h6CD638E76AE406C90BA250C8212020441390962E904839008682620A20C8A247),
    .INIT_3E(256'h230186194263CB108A96087FA24837E01648AF3FBE9AE86965C98288392C893C),
    .INIT_3F(256'hD581DE506582508BA9883BA43958BA3412C68256E026192CE91000D98036C6B2),
    .INIT_40(256'hA46A4CA8CAA2080C4425A87602E282EE89D9EAC0B606181A0767054D2C633DEB),
    .INIT_41(256'h494010C1293493481D24E205C81525410D4951254495125449512A2CCF6020CE),
    .INIT_42(256'h07A41804B64406A22434C389052514390D4E1D24D3C090A93494010C1250C430),
    .INIT_43(256'h02E26EA7B4DE509BB406AC282098209229082898040FCE0C6F091ECE0C0010B8),
    .INIT_44(256'h052CC42F3C15C403EAD46300C9B82265CC3BC30E5490986B7A11BFF7E5FD6B52),
    .INIT_45(256'h7D7E0100F980D58838880403C0C15150D041869348D074102800807701F7015C),
    .INIT_46(256'hDD934804822E703BE900D88478E9032D02A077EA2082780423027B008C0B3228),
    .INIT_47(256'h6B41071A4D2341D04002B0302C7C598446D120E7A4D0D29348C2437E4A10D201),
    .INIT_48(256'h7FF0B12EBB832FE303B015F7FAFBF7847080C43CC2F2DCC32D00532DCC490158),
    .INIT_49(256'h008D50412400143903591739088042A3114255CE0FBD4321BEEFC15D3ED03C8F),
    .INIT_4A(256'h1B4AFB74F0C35FA24555D610542B1EAE80F68A0C59242C7659D0B54490880D90),
    .INIT_4B(256'hAC81E0C28A10462418B4161042A6AE04A1235403D23240657EC8E0F69897B885),
    .INIT_4C(256'h2437C42373432F0607C2E81468709310B01DCF50129926789348BB91E04D50DC),
    .INIT_4D(256'h001C56A0CD37C2185730152621D2C51A183D23B351C161016E0EC51C40F55440),
    .INIT_4E(256'h5948447763C454564EC5C25C94340E81E8CCE91D643F50B74024224AA228A0AA),
    .INIT_4F(256'h9FD9F57F5AA32084828C64940B9E98A00777AB0229D7A01B0A96BB24E003A67F),
    .INIT_50(256'h90BA8CC608685A0179708E610270EA2820C612C41E98887ADE54C0070E1E8A58),
    .INIT_51(256'h3D21A6C5A01494C07F25018085A06434922022C0834E8EB13A8030C67A607E17),
    .INIT_52(256'h05E6293048099D4802FC60E03F8884726967E00F62608AF356138229C4E3C4C8),
    .INIT_53(256'h1A4402100136F822012FAE5F0EC0021389A3B40DA47EA0843A5707C008DF6458),
    .INIT_54(256'hC095D2C7C866223428020C73BE8E09C0893F305C98002EFB2D21A01A56815284),
    .INIT_55(256'h6120C57E0002380807E2623225F22BB180002020E38D007808B870180C2E2DFE),
    .INIT_56(256'h03C2DC808B4864F08AD3A113EA43F970425477FEB0E7B1EB2C19F54BE88057F1),
    .INIT_57(256'h830E681C5AB08E9FEEB6D4353442272E108F83BB136ECEFF42B0D3A8F399FAB6),
    .INIT_58(256'hA128A07169230A91FE8EB36200CD33733623B2667A28ABAD46AE37EBEE4CA987),
    .INIT_59(256'h4301222CF940930BA42698E329A86367565A610A2972AA5E089E32DA4A423798),
    .INIT_5A(256'hD31000208E0103D910BC112CA4E05083F058E0A0A5B701D8D2CD96B464358C5F),
    .INIT_5B(256'hF005F2BF4017C00314300088054697D70197E482217D474697D7057C908DF31F),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000045401),
    .INIT_5D(256'h0000000000000000030000200000000000000000000000000000000000000000),
    .INIT_5E(256'h8FEABBAAA2ABCBE2F8E833E2BEABB2AEEFE8E2ECC96288E00000000000000000),
    .INIT_5F(256'h03BAEFAFA23EBBEBE8A88E88E3BBBBBBBB8AAA22A22AE3ABFFEA8A2A2BA8ACCA),
    .INIT_60(256'hAFBB2A3E8F800000000000000000000000000000000000000000000000000000),
    .INIT_61(256'hA6A2AAA2AABA8BEB3AA2CEA8AAAA2AB8EEA2ACEAAAEAA8AA2EA2AB8BAA8F22A2),
    .INIT_62(256'hBBBAE8ABBA8000000000000000EAAA22A88AAABAEBAAAA8AFAABFAAABA3AAAAE),
    .INIT_63(256'hFB1E30AAEAAEACA800A2BCFAABAEEEAAAABAFFABEA3000FAFAEE7ABFAAEBA278),
    .INIT_64(256'hEBACEA8AEAB8AEAAEA3AB2FC2AAAAAA8BBFE62B820B82E800002AEECBA88CE2F),
    .INIT_65(256'hABAAEEAAABAA22BAAAAABA6BAAACAEAAEAAA2FB2BACFFCBE8EAAA2BF8FAC1028),
    .INIT_66(256'h0000000000000000000000000000000000000000002BAA3A22AB2B2A22B0ABAB),
    .INIT_67(256'hFAA2EF2EBAECA03CBBA8ABAEEEFABCABCF0EF00000000F32A22BB22EBEC00000),
    .INIT_68(256'hC8ACBACCAEE2CEBE2BBA2EAA2EB2BEBA2AE2EEAEFFAA8AEBEBAC2ABBA8AFAA2F),
    .INIT_69(256'h0000FABEB32233C1000000000000000000000000BBA8E2BB2FFBAAAB33EBF2BA),
    .INIT_6A(256'hA32ACBB2ACEA3A8EA8BA80000000000BF6CACCAEC8BAEA3B2B2B2B3B0FBF8000),
    .INIT_6B(256'hFA888F7BFA88BBBAAEBABAAEFABAAEA98AEE32BA02BA8EBFCA2EAFAFACEAB3AB),
    .INIT_6C(256'hB2BAA0AEBA2AA8EF2AAAEBA840000000000000E2C9E3B8AA80000000000AB38A),
    .INIT_6D(256'hA3E3EEEFBBBEEEFBBBEEEFBBBEEEF80002000BEA20C8EACFB8000000000000FB),
    .INIT_6E(256'hC9EEC9EECB88AA88FAABA2ABA2AACBEACA8AAAEEFBBBEEEFBBBEEEFBBBE3F3A3),
    .INIT_6F(256'hACAAEFFABBC0000F3F33A2A2A3EB8AAAEEAFABFC9ABBC00000000ACBA8AAC8EE),
    .INIT_70(256'hAFB2AFA8A6BFE6A49CE8E8038C0000000000303BE3AEAF8AEBEEEEEBA8AAAB2B),
    .INIT_71(256'h00000000000000000000000000000000A32C00000003A22CA2C8EA2000022000),
    .INIT_72(256'h0000000000000000000000000000000000000100000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_10 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_10_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_10_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_10_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_10_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [21:20]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_10_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_10_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_10_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_10_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_10_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_10_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_10_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_10_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_11" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2BC00CC650505834007B02B006485550069A480CB324050D40DC281A55543D00),
    .INIT_01(256'h010FCCF0300A00CFF331827DFDC3208BBBF0B033800FFCEE800B03CAC032BB02),
    .INIT_02(256'hF20F833EFBAC33CF32B00CDF3FFF31827DFD20E82F8EEC0BA33FCCCD07FFFF31),
    .INIT_03(256'hE81CCFC0BF33E2C0C677CC7033800FF3BA010FCECF3C3F3FF0CFC3CFC33C3FFF),
    .INIT_04(256'hC3FC33C33A0023FF0C1B00CECCFCE0A23B0E0D8DD680AB33F2808FCCB0300902),
    .INIT_05(256'h33FCCC208F3F304822EEFC2C0CE0002FCBFD3FFF3CCFCFFF0FF07DECCF0F7DFC),
    .INIT_06(256'hC034F32B00CEF3FFF30823CFC2068278E2C0CFF331007DFDCC0003F33C0C0280),
    .INIT_07(256'h3F02FCCF82C30CCFC1C0CE00003C6CF3C3F3FF0CFC3CFC3341FFFF20D811EFBA),
    .INIT_08(256'h0C030C180033FE0018000ECCFC60A23B060A30C6C1AB33F2808FCCF030190033),
    .INIT_09(256'hD03C139391522A954304C83681050C2FF3FFF473371F541DC3DF9CCC3FFFF33C),
    .INIT_0A(256'hB468A0F020206000C6C6C6C6260C002A9504ACC020C000C630000000A0FC001F),
    .INIT_0B(256'hE683C080BC0213402C00FC0380B2F00800600428BC020200F000014201019422),
    .INIT_0C(256'h80032002100820882343C00200C3C3CC03083C9D30340C62C0A400004C0E1CC0),
    .INIT_0D(256'h43CC000A3E00100C0F8C03183FE7CE003783C0AECEA0B1F3DDFCC3D2D3FFF0F0),
    .INIT_0E(256'hB1C13304C0200A188000D7A03608F20F000D2200CFB1C1330406C4F83F200B0C),
    .INIT_0F(256'h3C0F33233C3B828F69E20F0CF762CCD3C080182130037000B0023E000D2200CF),
    .INIT_10(256'h2FC6360E28290008010F033223EEA7C01000C4C40009AA54284BF7DC0B0D3787),
    .INIT_11(256'hE490000C6C6DBF5002809B000103004AD00D0CD3100802AAA0A6273200C42F03),
    .INIT_12(256'hF01044090112EA0C00020022924020F0100C02C2A010344290080020C8CA2E80),
    .INIT_13(256'hC4E21B81B80B3938003003000402B400830801C009080C00003930C22203E080),
    .INIT_14(256'h638622021CFB8AC8CBA58F4078CC0482074884F1226942313896E06E23DAE058),
    .INIT_15(256'h0104538500AC0AC04484D8CDA2E10908E0228086020808B882022D200B114A22),
    .INIT_16(256'hF624282A0289A38C0A7311CCFF3600F224A256BE88B530432CB41F2092A8BE0C),
    .INIT_17(256'h82EAD2CC282EC0A9AA82A213AE2AE070582031AF85A034D0901A15D0E060C22A),
    .INIT_18(256'hC0B08C5A6121433139418E5F69046E085424049212002800C49525583E0A26A2),
    .INIT_19(256'h0480EC9A370F95542800443B4BB23220A3009D00571C00013C61AA82F8208302),
    .INIT_1A(256'h03048ACC432C228808588A5202928A8B3832EBE448E0CA0232825752440F2F18),
    .INIT_1B(256'h307E88880AF3F8C20321B68290D980EAD60803F73222F13E4593017687417860),
    .INIT_1C(256'h2AF8042AD14358440841B00BB0258EC7B0F2310C82008321502003A0BE016288),
    .INIT_1D(256'hBCEA2940AC700780415A5A02E0500891A0211816B1A04FA1000518034109081C),
    .INIT_1E(256'hA0AC2068C86D180DA64808529242014020052803D044202520211810648060A2),
    .INIT_1F(256'h5081204B8565A82A6AC4A808AAF1CAB2133A080F303B8722826823842A2904A9),
    .INIT_20(256'h8F8E00822C20E51869EE50458911A938A91BAE941C8C85012E1192A0A9AC4ADA),
    .INIT_21(256'h33E250280A6A3325215A6212A067818179A02831818EBC20106A3B070402112C),
    .INIT_22(256'hFAAF6449323B8B081541615A9972084080C92829500EABA88B34A18C0345A410),
    .INIT_23(256'h63A839CE0A498291431E1F890838898A0265A0842302AF0826A0E42884802AC0),
    .INIT_24(256'hC460148036805AAAC00A1328003E68818858A42E2DB5605A848856FE7BAE2882),
    .INIT_25(256'h2926CFCEAF2C002CEFADBE88A140B51E2A7BC80463A67AC80A024AC902FE8022),
    .INIT_26(256'hFFFFB0029196111E8920410200B8191655687A1683468204C1EEA2F4122BE0A1),
    .INIT_27(256'h830AE24847E87AF8061AE23E4E07410838D827AB81018BC3003AB4FA26A26C82),
    .INIT_28(256'h8A9441978808168A06120E0218E016AA2BAA40A88E2225347D2392288050476B),
    .INIT_29(256'h01B83631C47604C443E07408B898A52F0BB4DB548AD155D6A72D8E1BE98D4E2B),
    .INIT_2A(256'h01B4BC35801F81E26383028C550B4EF594DBAFAEB03322006A814B005674FE80),
    .INIT_2B(256'h5BC4C8669C326DA2728003680121A84CF6004047C6EBF4285410D022A50BC350),
    .INIT_2C(256'hA463A8B0D29903829E0B8363A03482828342415FC8CF2383ACC7EC6E22780800),
    .INIT_2D(256'h4E1AC30EA454EA022B204C4F20C31E69E8690032AFE084B338733320E38FE486),
    .INIT_2E(256'hCDC1088921CBF41F286FA632ACFD7A40902A5E0463847E22F0991271002770E0),
    .INIT_2F(256'h078014183007ED123A8E224513CC85EDECA430CC8530288469EA41D931482522),
    .INIT_30(256'h4BAFA54B524A8E154114F2956251BE6640DE532AF5CA73D5FB25C2A0E902DB82),
    .INIT_31(256'h2032380A87FCA8A73E421832EE3982A004860B8E39FF7E5256223052F0C29342),
    .INIT_32(256'h9AFAFAB2393B0CAAB86002152811B808DF8F264A8AE6E64863841A11832266E8),
    .INIT_33(256'hBB942282A0000000A21D2EC8C8205A2EA518A680A088D31228046C8A01C21E3B),
    .INIT_34(256'h7107DB8582466A91102A321A020082DE7058CF8A2FAB2CCCA050034883E488B4),
    .INIT_35(256'h0F80E0B948AC69B42BAF3E06950A6AA2BE39038D542498CCFA90007C3ED768A0),
    .INIT_36(256'hD2A0ABAB9A4E72FD0650A7953AEB423CC0C82507D807338078FC8876B389283C),
    .INIT_37(256'h41CA04B4CA000C3123230C69A150208F3CFFF8326FAE6E8886083E83E86825E7),
    .INIT_38(256'h22AA8E59F442E988A120097DB860C30B2A22381084A3287335A291628007E324),
    .INIT_39(256'h2814854447021FC492A382C878EE6E0FC8C4C470B62DA008B1E08446B488AAC5),
    .INIT_3A(256'h563A4B89D6208795A303F3A882EFE81506BD2001C836613825880200868CC314),
    .INIT_3B(256'h3A2068015AFA38DC87AFFAE7F4CEBBC3AEE237C3AF9AA0613A4038C004E56124),
    .INIT_3C(256'hAD8AC062220A26DEA2610830C02EAABD00EFF1803F9C06C710D06813C24F3AD1),
    .INIT_3D(256'h6D20A70AD030000146382A9F06989AFA8EC163F0C812F8810F2985A7329F84E3),
    .INIT_3E(256'h58A238EFAC042429078717EB39800088A240324061C5F4BE2CBCE8140940158A),
    .INIT_3F(256'hEAAABDD8C501D04ECB10663AA202633AC4580CB001F042950E48AB8260204C38),
    .INIT_40(256'hE6C09A1F9237CD02248CC2F0CA3608B016B47768309BEA0F8AD2E22C34871DE4),
    .INIT_41(256'hACB7DE8A9C0AC8B78AB22EE2B78EB2BFCAACA2B2CACA2B2CACA2984AA9629258),
    .INIT_42(256'h60C86096081893F7B38AD2FCF9B286220A8FCAB02B4401EC0ACB6FE8AB27BB22),
    .INIT_43(256'h054B540A09EB68628BE0283034C446D40E0100C484506B098C20289B5848B426),
    .INIT_44(256'h293868BE98A5A403A2A58BAAA4A14B30A0A6E85A6422BA000C208AA02A82BFA4),
    .INIT_45(256'hA67B1D118CC584C168C186E202EB88604222B9C8A66CF4883040A06781F781DE),
    .INIT_46(256'hE8CCA4A5085FB8502540B2EC0D25414F0F85A932050A6C64520A6F5148291002),
    .INIT_47(256'hC1F8B8E72299A3CE2C84127B847DA6CF8F8299F03328E9C4A6633F971BE82987),
    .INIT_48(256'hA702624423BB3AC022D2244063A08A8A12C148B310E98BE280FA2A98BCD12A5F),
    .INIT_49(256'h190C60285BB1850222AAA2B940CE2F030202482B59220307C312A3F23B8A280C),
    .INIT_4A(256'h10A022A8C9C888558AE9435B450D2BDF1533D306E14800A2462A30602814D6F3),
    .INIT_4B(256'hBAA1C44005B0C44A0106B09233307C8CE3C0880827330088AB9052383183C2D2),
    .INIT_4C(256'h90A3AC05A120FA210A83C22A1253C100D0A9CDA042DC39AE43480C4C9A0422E8),
    .INIT_4D(256'hA87C6C0CEEB06880AA3AAA80452BD1138E3EB3F4D0C070213C8FF036D0C88451),
    .INIT_4E(256'h255162AF812D689F81262088545F8AFA8208C2928A0F0222000624C8C90C0102),
    .INIT_4F(256'h1B14A46C4CC9A6C84BCE13C997E960042AFA0300AC7108158014238F2006888D),
    .INIT_50(256'hA8FA6C2252B77525A4A8CA9B991BB37720EE2010ABA622ABFF31E8885A342011),
    .INIT_51(256'h6406D0B7525A4AC0CF13104937F8B23AAB0452C0E324C72B43680F680290EFAA),
    .INIT_52(256'h80A8BA3AC1060780449E08C434C48C0CDC8BFA0244C80BE2D8AB080C41866C41),
    .INIT_53(256'h2EA2047A0B340D80A245ECA92748251E1D03268A080BD09C95EA9B08FEBD823E),
    .INIT_54(256'hC20AA0EA4F3410302A220EAA2ED78BD2174270F062A829F33940D0237549C1CE),
    .INIT_55(256'h1418120B0D03308000E0C322A0342E3803080205E2081C00262E283E893F882A),
    .INIT_56(256'hA0182D0E0081B2214BEA5CF215BF3068192A3A0FF89F7F824C2E08613510C6E4),
    .INIT_57(256'h920334860DBF988CEC0BA20C4B102345520A3B8D3787CFACA322C002EB120576),
    .INIT_58(256'h7EBCFF375040000AFE21A9B2286619A19A266130607700C029757A55C05A000B),
    .INIT_59(256'h4C4FB90FBF0CABA4029011614032A184E8E33E871629559C543D10955373AF32),
    .INIT_5A(256'h889260428B5123848888394890C2420650C844BC30850BE044270A0E85113C99),
    .INIT_5B(256'hE00FD3FE00034087220048148AC4C39A9BA8C50051683068C39ABAA8142BD29A),
    .INIT_5C(256'h00000000000000000000000000000000000000000000000000000000000CC000),
    .INIT_5D(256'h0000000000000000130000000000000000000000000000000000000000000000),
    .INIT_5E(256'h4554115550054551545401511451115455445044015044100000000000000000),
    .INIT_5F(256'h0105555551115555545445445144444444454511511551115551451515544445),
    .INIT_60(256'h5555151545400000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h5511555155554154155005541541155455511455515154551550554555451151),
    .INIT_62(256'h5514545555400000000000000051151144455515551550551004545115515545),
    .INIT_63(256'h4010001454441454005154504544555115555501451000505555555555455154),
    .INIT_64(256'h5114514451540415511550100000000015515154041015400001551015400400),
    .INIT_65(256'h5514551414551055415554505554551555550551150550154555510545555544),
    .INIT_66(256'h0000000000000000000000000000000000000000001545111155151511105115),
    .INIT_67(256'h5510410514140014551455155451441145051000000005115105151055400000),
    .INIT_68(256'h4444544404104510015104110550555114104014414400415544051544055105),
    .INIT_69(256'h0000555511001145100000000000000000000000145451111551541111555115),
    .INIT_6A(256'h5105415054151144545140000000000504454415455551151515151514010000),
    .INIT_6B(256'h5144445041444455555555455551555145451015005445154515455544505151),
    .INIT_6C(256'h4151105455055415155555514000000000000050455154450000000000055045),
    .INIT_6D(256'h4040044011004401100440110044000000000541100051415400000000000055),
    .INIT_6E(256'h4555455545545554555551555115455545415540010004401100440110005040),
    .INIT_6F(256'h545155505540000F3F3051515154415555155154151540000000045554554555),
    .INIT_70(256'h4511555454055505105454005400000000003005155554415515445544155511),
    .INIT_71(256'h0000000000000000000000000000000011140000000151145144551000011000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_11 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_11_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_11_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_11_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_11_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [23],out[2]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_11_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_11_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_11_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_11_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_11_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_11_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_11_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_11_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_12" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h002008C039EC0804023CD68402CF2AA950803804B00AAAAC0000000FC0003008),
    .INIT_01(256'h564020000036581C3406960C30172590000800020000C0C0001450C000200450),
    .INIT_02(256'h105F175000D150C8800000204C3006960C3005E1641099400070D01E5934C472),
    .INIT_03(256'h00011015A8440695900020000208000300010F841329504AA51304D3107D74D3),
    .INIT_04(256'h17C154D449D50001D20000091101E584405E54900116A8440695922000203650),
    .INIT_05(256'h070D01E5934C45896400020000800020100000055C1557FD574134C41F5D34C4),
    .INIT_06(256'h14008800000304C3007964D3105A160101141C3406D70C301CD5D08800000D94),
    .INIT_07(256'h4056A1101696511020008000007001329504AA51304D3107964D3105E164000D),
    .INIT_08(256'h51575167500000560100411101A584405A58451117A844069592200020045044),
    .INIT_09(256'hC0203EA955103FFD55000952BF0D114000001130514FA14C44C301CD74D3107D),
    .INIT_0A(256'hA5088400200CC0016ABFC026421C001FFF4F03A0200002151200000508A80088),
    .INIT_0B(256'h06100080280038402802002000C0002E00700000000801000084024001015420),
    .INIT_0C(256'h8000000001680000400B8000C020000E02003C90043F046010E3001480005000),
    .INIT_0D(256'hD421803AA330E02B018008548044B01D0CF283123A2C0DA08B3B070880A3A420),
    .INIT_0E(256'hB3408008080048B20804132000D6CF33040AB2C04893408008BFC84903000840),
    .INIT_0F(256'h2D0C154455411451004400445B044C33200132012010700003F5B30408B2C04A),
    .INIT_10(256'h6128C80845881800A004400A07A2BE40000088080080D555EA53000480C0130C),
    .INIT_11(256'h80C8038C0156AC0800841B88C103300900000140100801096230328185C17301),
    .INIT_12(256'h70808042023533548116846003200590805800155080904110000135E4410005),
    .INIT_13(256'h104950690680053200A00A4086007C0C020888C00501894832030823301615D5),
    .INIT_14(256'h190A1A09303121E242770B2C75182D6844A4D0C97159908412541A41AB5AF642),
    .INIT_15(256'h227AA305E1F1AF16B01AD1E90404E6011A866A11A866A101B940436C2069BF5A),
    .INIT_16(256'h05B2B5074BDDF492996A3BE13D0D891F656F50E416B22A4D8A0390DA76EA419E),
    .INIT_17(256'hE9FCD7C95C4FC8011C5BC91451809AC297C40B0915A5C4D29A2B81F16D3A8189),
    .INIT_18(256'h84E1C00338300031F007C45238F02A8245B7EFD580888C2086E44F74738F3433),
    .INIT_19(256'h0BDDF0DE75EF8C0E33C02A541DC1433DF4562D8000ACD8BD038AF9C0C2811613),
    .INIT_1A(256'hCCF716204F542BCDADC60F5C07068A240D404E45D0F0015418A17E54D1030B21),
    .INIT_1B(256'hA1EF8DFF66008CFD759A3159C9150B40130E82E2273BB13295DC3E24F3E6F09B),
    .INIT_1C(256'h090C0EF75A94C08D8C6530803DC4EFE304074522281F09A36A43CCBFF80A51F8),
    .INIT_1D(256'hE43D0101F41668F8640A4413F201021032344F04304253C108C07004044FCC44),
    .INIT_1E(256'hC05D053DDD1045100A331080241B43113007C0DC0C42041004809040A812B4C4),
    .INIT_1F(256'h46118AA3D15D35C2E81C02BA79A3FA8ECE27CF0ABBEC252708EB55D955DD49CD),
    .INIT_20(256'h10578B023255159E3DC0056418080171F143CF153459466A8F4574D70B81C060),
    .INIT_21(256'h92617A7413630D1470100001D54351C162BC0149F743F184453F00E46A82452E),
    .INIT_22(256'hCDCB2AD601E8FE0A0025301010D1AD5582147D3C14822C85FC80F6404724F144),
    .INIT_23(256'hC03FD35B59109562236450160039534FFD7DC5D146913056720431991C003F24),
    .INIT_24(256'h01525119774A400C188B8C7FD7EEED004C40B0C3B1FD894060CD47F5CBAC1894),
    .INIT_25(256'h01741361F1AC89500C71E41D6A5CF38CFF387C03070A00285E972E5280A29DBE),
    .INIT_26(256'hAAABA6F7D4DC65016E30A40961402900A941C39400132001C9DD540A99040548),
    .INIT_27(256'h12490216A7151391A92F147171F8D8E50505BC7C5A57EEA4608F19F505F3F98D),
    .INIT_28(256'h6FEAA8506E8190A42120010317328F72C97F3AB9030304E90E4B6089E16467B3),
    .INIT_29(256'h9506B77B12C9AD21A45A806BBB92A1790608964FC7CA84123459219E424121A8),
    .INIT_2A(256'h250B0180625915C04B9CAD98010052125931390826435718916404B602850398),
    .INIT_2B(256'h50A0C0144335050003F586CC135F30E43FEEF73AA0E403E0AA50C004B2001806),
    .INIT_2C(256'h64C28105056A2C633681A0626A8446ABA8443913A752546C32202941A82635E6),
    .INIT_2D(256'hCC60929102149AC8401A89805014A00B060EF58E10195DA8EBB4409B0860AD77),
    .INIT_2E(256'h101176A01B5A8D81BC790B0592B008448B688041E4026184297B834654AC311A),
    .INIT_2F(256'h02E58A010A2BFA805091ACBB828260B0182593FEE3A70CA0CD424ADD3841B004),
    .INIT_30(256'h81390DEB158D41977BE12DAAAFF033F8622E7A09052A0AF1648966D99CA60C65),
    .INIT_31(256'h02150F8FFBD3F4BA2EC6C137B1AC64CCA56D5032290AF2B240B33E7ABD252B11),
    .INIT_32(256'hD39011CA344F294FCE8321823A1BBD66FF04FDF815C1ECF8903F5DB359A3083F),
    .INIT_33(256'hBF2A07D9F2A02222FB1D7C141C064C61F60101999211E4584325426355D731BC),
    .INIT_34(256'h0090505471CD1E47820044816101C1C3D441D05EC90F5C1EF374981CC4F5EC43),
    .INIT_35(256'hAC6FF0CDD5C9BFB40139019EC22AFF461104D4117FD5011436F6027D43907D46),
    .INIT_36(256'h31F6FFF9BAF02E3BF3BEAE8B28F4540C060C3023B48405182015E372DC6D3F0D),
    .INIT_37(256'hA0C3602A032341215034D698C009BCFCF3CCC72F72F22284F2DF03F43F7863AD),
    .INIT_38(256'h7FFE543505A0410DD865F2C4105AA5265177056814C05540597FF9B955E400A0),
    .INIT_39(256'h85901A01E46583DE8FB067D646CF418C165A9A88A15244724819201040DFFF9B),
    .INIT_3A(256'h0BBC4CFCCB3CA88004EA2E79540A1F57940030C40E140409A50F108550014365),
    .INIT_3B(256'hFC0D7FD953901D11CBC3F2CF7E2502D0433414F9632FB67D863044906115925D),
    .INIT_3C(256'h0913346D9BD80117F1611F6520137F02A1F348CA40CAC02455271483C772FD3E),
    .INIT_3D(256'h7DB180990F61799810491DE0445F0F974415004514292166AC7454D045600AC6),
    .INIT_3E(256'h40FC4201C6553776AC6C4114430FA99FD82959A91F10A2A83D41FD9082A5935F),
    .INIT_3F(256'hC7B2433614A4D5112651404FC390049F14D0A16250046508512FFCEE6FC41182),
    .INIT_40(256'h19C8D01127580337760C0000FD84A0041241CF802DF07F109907757DF9A449B0),
    .INIT_41(256'hF14B666BC1AF16D963C7B55ADD63C53764F14BC50F143C52F153C0AD80086850),
    .INIT_42(256'hD91400209EBCE80445AF9711ADC5A963AFA0FFC6BD8A3911AF15F656BC56D99A),
    .INIT_43(256'h5460EC8F0D40E533DC6A060988B38034010148BB1E5600A4C30BFED052C1D550),
    .INIT_44(256'h097CCD3CA8352437FF351F4D75C94C45960035527C3006A251305C4C38B307D2),
    .INIT_45(256'h033C0D951125051141113CC458F3DF77E5B7F91AFF31016D4125C35F0D7F0D7C),
    .INIT_46(256'h411AF9BAA242F0464025468C524C25435C250D40A50C7036444C70091131B060),
    .INIT_47(256'h07A6EFE46BFCC419B9161300C03FFB0F0FE3F0B045BCE91EF73FB88C7B81BEA6),
    .INIT_48(256'hAC5F134238000F897E087FBAE8D1BC02A860D53CE4E63B9797FCBE7BB8890371),
    .INIT_49(256'h2618BB7E5D926B7BAFE32F90A935B70343165FC050B7500416212EAE48CBF8BB),
    .INIT_4A(256'h0E54415C1446ED0D7B00C0050143FC30D5540247C442CDFC137C0036F3929115),
    .INIT_4B(256'h0BB1025610F2ED42497706D0D4484C092868688E3114C223CC6A455008F0F31A),
    .INIT_4C(256'h06073624F473CF5080C4207FC4C3110C300031F8505144C38024724077103C40),
    .INIT_4D(256'h4D403524FFE070833F075DF183788C4C732FC0039DDF3F303830109F50FA5AA0),
    .INIT_4E(256'h7AA08439134882108FF509560215111FC05D1BC11B0E3F3FC086158000004581),
    .INIT_4F(256'h0CCCB833000537E517809F16103C0211039028A5D1B43C1569B088DA2008BE61),
    .INIT_50(256'hBC0E13F880F3781DFFAC0FC410004145083CB0D5FCB1300C0CC434EC520808D5),
    .INIT_51(256'h4107403325CFFB00133C951D337BD300BCA5400230010C15744C9F5516C8133F),
    .INIT_52(256'h4FEFCB55009010C2440D19054118ED560160C301109100322CFCA00121143061),
    .INIT_53(256'h02F30077004250E0304430FC80FC042151E723C02954344000FF3BDC00405233),
    .INIT_54(256'h100FD8C01240528E1F21F7F1B714C0909303C617588C05274007C840FE14FF01),
    .INIT_55(256'h7948D590912334103FCACCF24FE4007E7D1C284B546C148520BC70C3BE2C0FFA),
    .INIT_56(256'hDD6CB2AC00C1E1A500FF2CF68AFC54410FFF4FDC2FD2C8C98C33D8414E10DF27),
    .INIT_57(256'h940450C30070990F315C771BFA54040448045570950020F71E07928B31D20294),
    .INIT_58(256'h4D610F7001250A3F0F05B0D30DC370C70D34014520C222165EAC500B2A0CA11E),
    .INIT_59(256'h6B6FF2433CC03FFD27F0405261AEF8CFFCF33904E7FE17CD5382742AAB361083),
    .INIT_5A(256'hBD3B70A800578C791A5835400728501410D104040650024426F06AA3CA1604ED),
    .INIT_5B(256'hC020C03C088300189A0091901002100DDEBE4096402C81C21C3DC32C2A0402FF),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000020008),
    .INIT_5D(256'hFFFFFFFAAAA550E0030000000000000000000000000000000000000000000000),
    .INIT_5E(256'h046F9D1CC1408100C04402004830D3D740F021608C61CCA0000000000000000F),
    .INIT_5F(256'h0008C171E322305C78F0078800C44444444927207307611D001D0407332C3442),
    .INIT_60(256'hCC321F1505800000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h1146D503112C454829130044AD3511EC3511C0F156F1101C15131006CC432081),
    .INIT_62(256'h973358A0D440000000000000009D03305CCB33103E49D5BD35D8D5C9C1B2D430),
    .INIT_63(256'h920010704160CC300031E895B977285580F5795B373000671610030010556190),
    .INIT_64(256'h9748940A56309FB0D02B11C0955555545480911C815E0480000000CC59C0080D),
    .INIT_65(256'h486B3230B087225CD5DCC89077C4D1B33CAD3512A20B5090C5B9C385050F8778),
    .INIT_66(256'h000000000000000000000000000000000000000000139C1F00EC0C3C01101C40),
    .INIT_67(256'hB94181011C3040240154F0441185447C0609100000000402C00808110A000000),
    .INIT_68(256'h0C780788649454DD15121F121410941234021B35D921457504349BF1484B9420),
    .INIT_69(256'h00001181D13312410000000000000000000000000B40511A318006D61248115E),
    .INIT_6A(256'h02104D13841020037C8D8000000000081101445708CC10210131112121254000),
    .INIT_6B(256'h5F4C0350554C0008A6013095714E0C255C44129200078702C81090CC04548217),
    .INIT_6C(256'h8265D0B1B433EC0424024C4280000000000000400640C0A880000000000A82FC),
    .INIT_6D(256'h8080808201080020308082010800200000000B02000C9E420000000000000085),
    .INIT_6E(256'h45C145C147D817180C3F014010900920020C92042000804200080C2020809090),
    .INIT_6F(256'h2442440F9100000F3F32F0B0B00C82C20501F3141713800000000258705005C1),
    .INIT_70(256'hC8E0B294D004865880C80000AC0000000000302C2927F080090040714002C905),
    .INIT_71(256'h00000000000000000000000000000000301C00000000F110E100301000021000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_12 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_12_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_12_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_12_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_12_DOADO_UNCONNECTED [31:2],out[3],\imem_rom.rdata_reg [24]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_12_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_12_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_12_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_12_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_12_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_12_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_12_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_12_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_13" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h080000C095F1014004001404404024E454000051061E4E4C100D15400000308C),
    .INIT_01(256'h0003000030000C0C3000000C30000000000000338800C0C0003300C200003300),
    .INIT_02(256'h00000000008C30C0008004A00C3000000C300000000000000030C0000030C000),
    .INIT_03(256'h0000000000000000000000003380000300020B8003300000000300C3000000C3),
    .INIT_04(256'h0000000008810000000800480000000000000000088000000000010000100000),
    .INIT_05(256'h030C0000030C0000000000000CE20030000000000C000000030030C0000030C0),
    .INIT_06(256'hC0000008004A00C3000000C30000000004400C3000000C3000000080000C0000),
    .INIT_07(256'h000000000000000000008E0000FC003300000000300C3000000C300000000008),
    .INIT_08(256'h000000220000004008004C000000000000000008800000000001000010110000),
    .INIT_09(256'hC0001555557755555540003281200000000000300000000C00C3000000C30000),
    .INIT_0A(256'h10004C00C000100255556A96000C001555A5A1B020CC0000000400000CFC00CC),
    .INIT_0B(256'h02300300000127402401000C0040004B00B0083000120000004C030000000003),
    .INIT_0C(256'hC0820008003C0000008FC000C030000C0300382FC13008C30401000080000C00),
    .INIT_0D(256'hD54400009000103232420000000B40020CC00020000802200672070000000011),
    .INIT_0E(256'h23C033000000045140000F00007CC003002E12000333C0330040000013000080),
    .INIT_0F(256'h0C00000000000000000000000F000C030000118900002000001F30002E120002),
    .INIT_10(256'h82008018DCCC2800141AC00D010555003200000300C01555556F3000C000070C),
    .INIT_11(256'hC0C8E14155555C0C00C00F000103700400010CB3B00E0A0033303142008A9964),
    .INIT_12(256'hF0C040403010190CCC03B13C032380D0400D54C300C040C0000080F0C1C00030),
    .INIT_13(256'h279A00540540003300F00B1005003600C00008B00800440001030002030300F0),
    .INIT_14(256'h165D57651C326195CA9141150518111494DD61474274A48B6480150157195292),
    .INIT_15(256'h50AF1C18D591D91D991D81D8042495515545551954655109A5D441596054D495),
    .INIT_16(256'h4546D801555554D5354223D33B0D441AA84550A9251B6211401EA055AA5D514D),
    .INIT_17(256'h45A5251B5599111029A69244514415C40544454A59524499760970D55554114A),
    .INIT_18(256'h047000A194180012400024109C1899829551555AEC000494C9408EF55D045111),
    .INIT_19(256'h0115505619AD4C02554036194542011458980D53A09C045442C4556044411425),
    .INIT_1A(256'h46938596079F2957A685CD3B02A455D20A40FA959810815729871BC45583C3C2),
    .INIT_1B(256'h51BD6555556140E5D6972B555900AA421101425119995C915D68168669B69A5D),
    .INIT_1C(256'h0A4602551840424444F02950190555F104038511785AC963626146957C396257),
    .INIT_1D(256'hA9110741505757A9B1B10550D0EF5404144845312BD40241044972141448475C),
    .INIT_1E(256'h84044455CA2549510D61256C680553155C01586C0A91493004540460440D464B),
    .INIT_1F(256'h4AD559C354DC1001160E807555095545504B858154049875A451195E1665B444),
    .INIT_20(256'h105285915351550164C03469E9CA02709341450674AD55A70D5B78400460E8A4),
    .INIT_21(256'h8111115719014411500495471500550421D841C4689D51D7DD2401A866D2041D),
    .INIT_22(256'hE54BF42E4AAC540A5B145004B125161C7D287524090314CD5449559141115144),
    .INIT_23(256'h107564551A44AAA4BFA41429D5D2506D51434D51445110551318D25500122514),
    .INIT_24(256'h1C2082137554004515534475654DC5105505011110755491BB5443E9075C9155),
    .INIT_25(256'hC1D11452515A50500E94A9055A84734D59E457FEDB25C415054315634DE06755),
    .INIT_26(256'h0000C155766D16E1D113D53D57C46A456C11C5010414544014D5500EE549199E),
    .INIT_27(256'h03461611C1353EA50AC70571D154D55F45D5545454D2B95670C645851111D165),
    .INIT_28(256'h597E87845451A4A97A5C4105410051504015911445050945019452446C29D50B),
    .INIT_29(256'h84054D47918959DD90D5C0347741546A754655129AF581151899514A93111154),
    .INIT_2A(256'h60051047160A59CB747458A1B01495145453EA4264C44C17475408691D804065),
    .INIT_2B(256'h0010EA5C4195944915DDC34C135CBA141555555D10A901A5C60439440E51047D),
    .INIT_2C(256'h141DF10526575451B551587055468E5E5444EA5357736454512CB40154254550),
    .INIT_2D(256'hDCA451211D019D14505600485114111325A5544D2417D9D40454485504500199),
    .INIT_2E(256'h121015502D994981642A4D4AA912C516455660991C7011448540E50505581115),
    .INIT_2F(256'h21564385C9975BA0649145D0A00668D02E41559C916534D19493547444469C44),
    .INIT_30(256'h03EA45963102617075663A46C5513DDD651D540A4995F07D584D425AA5B10C5B),
    .INIT_31(256'h053535855FB1595525714649916458D84154000014461151605E3D151617C41D),
    .INIT_32(256'h4EA4154524896555493E665B5A03740513045DD40044DCD45150556246556655),
    .INIT_33(256'hA46D45556C00206F59401CF415029502D1E11657251164444051019051171156),
    .INIT_34(256'hC6C04090415516437B44476555050503555150564A475D159C7BD42D44955D80),
    .INIT_35(256'h0C558755808D47A407EA51699115FDFA6146D4106C5501150595550111D09607),
    .INIT_36(256'h119A5757515035D953865A5C9417184515166454151C45549135D1554458450C),
    .INIT_37(256'h591412810055514A14689A185468A5506100854411555C4555194C6485525155),
    .INIT_38(256'h66869516016C9110976DC1C425955545655149751104E5405B66145E51A80458),
    .INIT_39(256'h48A664B89864419D555051D145DD9144515151CB6A12496540945E0095D9A194),
    .INIT_3A(256'h6517C05455E8AC5B405004575400154561009825155004895004645690115724),
    .INIT_3B(256'h7045F5541EA477BE555396DB9D1534F059D834C57F7555114199C494E71D725D),
    .INIT_3C(256'h4084550D7654412315505504471D51039055C0D1107178689618199FD4926507),
    .INIT_3D(256'h5F56905A54040D99804175C55155055D6452544215856555BC54D9504A057644),
    .INIT_3E(256'h95659551C69A5199B45CA15844152551417825E417185151D441C4A59460A7A5),
    .INIT_3F(256'hC292910AE1B0C451146C00486454045D51C555715D55351A519945559647C582),
    .INIT_40(256'h1111407306615155011114441549B1054295CF44859471308A57452C44A8D119),
    .INIT_41(256'h914198566159116E52474895E25E45E8A7916E45491524509146476140046441),
    .INIT_42(256'hD5148C144526640046194D11D8456B11655056456687E41159142BA564506255),
    .INIT_43(256'h09404D1514904555575405484259D0112104521D1D8500847141564001416067),
    .INIT_44(256'h0036413C74001027530057865A501446E500150258501541A123555555550B9A),
    .INIT_45(256'h411408441210012401242444E4D02505D96B551D91104E5A46B1403100F100C4),
    .INIT_46(256'h91199A5B1290712699B097C19295B110744046414042D0610842D104210BF184),
    .INIT_47(256'h4765AD54764441396902F0034CF1550F4F5250314564D9119523798474B76652),
    .INIT_48(256'h5455D3115400052515145055585954017480511454C4000964D4144000088011),
    .INIT_49(256'h57C096556AE54911595D256478096B51411C45400055C1101499940504655485),
    .INIT_4A(256'h844595A46CC5550D4501D010809254243FA406416411155455D44071D2A7521A),
    .INIT_4B(256'h8141511151517913505909A01449050914F4564450343E555431096545509915),
    .INIT_4C(256'h05031E145461C5148470446174C113E52411115412918543C56491A245919490),
    .INIT_4D(256'hB05051FC8D001843150980927944811C723A4002459979102C3CF29591AAA5B0),
    .INIT_4E(256'h91B484EA517D40048890D5AA6D06132554541540D51705547EFD114111207052),
    .INIT_4F(256'h646555110014111B15C01515242677E88EA4FB0D7158E0001158D05AE0075593),
    .INIT_50(256'h541582516C200B9051502C502D47464008C5D3475458544404490415010D4004),
    .INIT_51(256'h011041000505142021144754405520035440923E13090C426440054D754860D5),
    .INIT_52(256'h415545C006C152051100D051011C7856515040056B9248332155112158102094),
    .INIT_53(256'h11540104014D1323011412554050091D13194F01E854208001C539D000908800),
    .INIT_54(256'h10457544134960712902955D5104004CA595C21554C00E1941B0C89401941421),
    .INIT_55(256'h30488550A023542495547752855121644600049B185618D9051C58815604055A),
    .INIT_56(256'h5601971C49840B524895F08D69A440C004450D5C15415C5A77CF56854840091A),
    .INIT_57(256'hC834C442A07054071054990454492110344440514250A05154555279106B6F4A),
    .INIT_58(256'h046E052024A1080A0044507100411041051000853541951991C6243D58C48385),
    .INIT_59(256'h4E2F42935F4046511650B4195165588DD580971A51450E587E90E9761B1B2401),
    .INIT_5A(256'h6020006C400540493E5C0410B54450401000508445542295355794115B0B4C54),
    .INIT_5B(256'hC030C03C00C3001CD500C0A4086A1829021696829096960E1829666447C90125),
    .INIT_5C(256'h000000000000000000000000000000000000000000000000000000000003000C),
    .INIT_5D(256'h5555555555555500030000000000000000000000000000000000000000000000),
    .INIT_5E(256'h097C627CD14FC441D06422104241001B04C05198C041048AAAAAAAAAAAAAAAA5),
    .INIT_5F(256'h00000042C3300010B010070041C44444444F3101D11C30001100411F3004C004),
    .INIT_60(256'hC003131405000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0147E901300C050C2B0044C083003734C5301C0843013074163074090CC70100),
    .INIT_62(256'hAB8C8C02D8C000000000000000C35D11CCCF00208C4230F33420DA4C3AD7E814),
    .INIT_63(256'hD00830779A410070001110B1CC80100911375F1404300049931492051025300C),
    .INIT_64(256'hA490A500A500ACF4172A0100BFFFFFFCF400D0D09652100000000088D1000C01),
    .INIT_65(256'h449D0034F4410391E1D001DC7440311217C30903C30F50A084FCF003839F9780),
    .INIT_66(256'h000000000000000000000000000000000000000000103411110D111512D063CC),
    .INIT_67(256'h8D5100376C840024D2540C57D106487D0809200000000113D100811179000000),
    .INIT_68(256'h404CC0CC44955411150410E4140124040A321B5929018974C7009A035068D520),
    .INIT_69(256'h000021D022003284100000000000000000000000404471270602503723411140),
    .INIT_6A(256'h42140100009123490CA4C0000000000C33074447C80CC7201030100021074000),
    .INIT_6B(256'hEB5449DC4D540C406344453B8767114D5C893223014B04700D14C0503C8C8248),
    .INIT_6C(256'hC3C200FAD803FC1C33175112C0000000000000304431ECD4000000000003FEF1),
    .INIT_6D(256'h8282804A012804A002800A002800A00001000C27008080006C000000000000C4),
    .INIT_6E(256'h87F387F384306870C110520511514C014A418300A002808A022804A0128282B2),
    .INIT_6F(256'h049875031D40000F3F30F070711C0413CD71C428C054000000000530145147F3),
    .INIT_70(256'h0CF340D0D084075360CC4400500000000000300D16070405411402035C5F410E),
    .INIT_71(256'h00000000000000000000000000000000330400000000C1204104413000031000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_13 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_13_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_13_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_13_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_13_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [27:26]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_13_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_13_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_13_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_13_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_13_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_13_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_13_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_13_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_14" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0C0010C0550050520018A0CCC062150340000CC32E05500C70548010955F3F0C),
    .INIT_01(256'h000000004033000C3000000C3000000000000040C800C0C0003300C300403300),
    .INIT_02(256'h0000000000CC208000C010600C3000000C3000000000CC000030C0000030C000),
    .INIT_03(256'h00000000000000000000000040C800030001034003000000000300C3000000C3),
    .INIT_04(256'h000000000CC20000000C010B00000000000000000CC300000000000000403300),
    .INIT_05(256'h030C0000030C00000000000010320000000000000C000000030030C0000030C0),
    .INIT_06(256'hC008000C010600C3000000C3000000000CC00C3000000C300000000000100CC0),
    .INIT_07(256'h0000000000000000000103200030003000000000300C3000000C30000000000C),
    .INIT_08(256'h00000033000000000C010700000000000000000CC30000000000000040330000),
    .INIT_09(256'hC0000000000000000006C84292230000000000300000000C00C3000000C30000),
    .INIT_0A(256'h0000CC00C000200000000030000C0000000003F030CC0000000000000CFC00CC),
    .INIT_0B(256'h03300300000013003003000C0000000C00C00C30000001000004010008008000),
    .INIT_0C(256'h00400004003C0000008FC000C030000C03000C0FC03000C300000000C0000C00),
    .INIT_0D(256'hC0000000F000002222810000000210010C400000000802200572070400000821),
    .INIT_0E(256'h0300000000000CF3CC000F00003CC003000C00000003000000000000030000C0),
    .INIT_0F(256'h00000000000000000000000010000003000033CF30003000000F30000C000000),
    .INIT_10(256'hC300C00CCCCC0C000400C00CC00000003200000200800000003C30008000000C),
    .INIT_11(256'hC0C2000000000C0800CC0F00C203200C000308E2A61883F00020300300C00310),
    .INIT_12(256'hC2C1C0C310300C0880030030030800F0C00FCCC302C1C04000200050D0800000),
    .INIT_13(256'h000040080080003300F0070003003300C0000C300000000100030402320380F0),
    .INIT_14(256'h005483013C30440648840050D8008460042000C301021480413002000B805802),
    .INIT_15(256'h1001540860246246C008508500110000C203080C2030800440C001202219C800),
    .INIT_16(256'h002001006843008D384033C30F0C220018000001500044CD00115402180C1001),
    .INIT_17(256'h4020714000050000003000902000C230004233C04CC802CE940047DCC0840000),
    .INIT_18(256'h02F0240040380030080830180884040004216880000002A8C0260FB91C040018),
    .INIT_19(256'h00014E00800000001000007018400151940008A0101D41440001446000010C08),
    .INIT_1A(256'h13AC0BC3070380ADF812473440F82023003040130CA0C040002901140400C0C0),
    .INIT_1B(256'hFA3100C3EBF0C0C8304A10288400F403020B00F33EB8D8F700C417D3C7E84020),
    .INIT_1C(256'h0008A0C80018C04C04041000104404C30202388C00800492113147200C3BF00E),
    .INIT_1D(256'h54D0C000008003808550D002C60000010000060011C04183220030000001C406),
    .INIT_1E(256'h00C50DC8C1402C000403C00045B103801001DBB000C540F00300100343203081),
    .INIT_1F(256'h370001134C181000C10282305F067407000085015C045058884215C41C7001C1),
    .INIT_20(256'h0104B4020804CCC048C002008000017000734921704800044D30604003102805),
    .INIT_21(256'h0300300220003C24000082810008030102200041022178C3C804000000005040),
    .INIT_22(256'hE407C0AD303020000053000032B8004E3C30340025A368C32824820A035C0CF8),
    .INIT_23(256'hC000830280000090030080000230010020C9802CC30033306424C900200CC0C0),
    .INIT_24(256'hC0013C0971007004800004008500000000300000003C060000094314C07C000C),
    .INIT_25(256'h0000D320080CA80005C2540C00C9000002C203FC130440006C1B0C1404C00000),
    .INIT_26(256'h0000CA8231D40002E021C00E0FF040145700C0100204000001CC303504401400),
    .INIT_27(256'h0203F2011C38C550B40BC03CCCB1830830540F2F40008202390040320202305C),
    .INIT_28(256'h088014320000008002800C00110AAA0000128AE0000800C030F0B28001850023),
    .INIT_29(256'h1010822B8A78286868827059888022005002C42820C41C4427080C201688680A),
    .INIT_2A(256'h04340200806048C829000201070184C4C03055012082020061000380544E0C00),
    .INIT_2B(256'h41A0E1400030100800FCC340134C0000000040040015400015C0040001002004),
    .INIT_2C(256'h20C1501270300D014004023501A204040E0040162E06A1000C44030408F82220),
    .INIT_2D(256'hF0458404017080C001010000024904435000308C15400CCB0408810A010000CE),
    .INIT_2E(256'hCC838020030C30CC20950B14AE0D40D1089000540005C401001800C021A73042),
    .INIT_2F(256'h432094D8422FC000050400410000400D801CB0424330324042170B10A0000140),
    .INIT_30(256'h00550069300024031014301543F40C0112CD1800046C70044F2442400004DD03),
    .INIT_31(256'h8010028428F0C0040044103000000000040C00000410CC9040000C32C8C8493C),
    .INIT_32(256'h2005F230209B0C1C38E2004042300C0270002C3800400017A0002A0222A00408),
    .INIT_33(256'h1401414000000AAA0400504244080400000008280800700008040C0000363011),
    .INIT_34(256'h101B43073274012A14450300142000065000C103005704822F30410860304010),
    .INIT_35(256'h3D02C0F1008C080005005404A082400010308100014110CE1211004080830443),
    .INIT_36(256'hF699B4D5D37430004181D018C453853CC0C00004105F310418F061A40D080800),
    .INIT_37(256'h21000241C0110C10000200818157440C30CCF11088CC808E8401308309C801F7),
    .INIT_38(256'h068B04D800001480C30C09FF85C201312B10300500630833100411410855A200),
    .INIT_39(256'h0202000AA020808A300B008270CF0C07C2C2C270204E00A0308AC57E0201A281),
    .INIT_3A(256'h4010400B400000150424005000001402003000010000C012042400408E0C4320),
    .INIT_3B(256'h3805C081855010D00730FF08FCC40C3000CC00E1302C0044304C008030084108),
    .INIT_3C(256'h0040107A04400C0020002520036F820D5743C00880500055C0C30057C082B43A),
    .INIT_3D(256'h11401C4000000C801C308440073531C170080330C48124500F17005735C000CC),
    .INIT_3E(256'h0144010C404010480F0FCC00300528418001B057CFCC7020000C4A56015E0301),
    .INIT_3F(256'hC000000A0007020C41010C309000C3110040400000006008CC0108741480A000),
    .INIT_40(256'h0C00C03F03300909000000020C3000301400FE63081002C72003300CBE00B005),
    .INIT_41(256'h2C0020A880220208008383000C04B043382C10B052C14B052C14800002600040),
    .INIT_42(256'h40C0000082489197022292C000800024044040808A90110022C0010A8B00082A),
    .INIT_43(256'h60600E93B214308903028603A0001400CC3128000C94450000020E0340004600),
    .INIT_44(256'hC002C03C030000C03000040424210230480C0040603C20291CBC7C01D4C029C0),
    .INIT_45(256'h0813D0103EC400C100C10000C0C00002F002B1CA25020C008204CC033033300C),
    .INIT_46(256'h14CE220050013010040603C03E0405000B0403F004300F0070B00F01C2C0EC80),
    .INIT_47(256'h238008C72894082002003C00AC03B6FFC3CCB0307088C1C22503100F31038808),
    .INIT_48(256'h084A4F0A88000709E8F03050884B00083040C0344000000104C430000000803C),
    .INIT_49(256'h0883002100809124011001B001F0010B00000083428402C4131C2804045A8305),
    .INIT_4A(256'h0020461001C004A80201C0001651056515B2D40DF000042404140020C0034BC8),
    .INIT_4B(256'h0030C5C2802CFC000150020C09181E3808A80080469300101685D00509006000),
    .INIT_4C(256'h00030A06A20CD7008080C00024E30200230001004C50310003200C7310080017),
    .INIT_4D(256'h020028A0CE10EA80010008200300C20C30C7B002006131DC10000384CAD00101),
    .INIT_4E(256'h000500004306000503208008017000C040E6020800044011000C00B0C0CF04A9),
    .INIT_4F(256'h44407011045310C0EBC0130000286011000528008C128CC00C0288C4000000C1),
    .INIT_50(256'h30C002C8000C0404801C3AC000280810C83400CC0734000000883C41400C0A06),
    .INIT_51(256'h09C4300040484330000410000040080023060C003040CFB1030C00C410F80201),
    .INIT_52(256'hC448330030100A30402080C488C30E100000733000D0330030B300CCC4008341),
    .INIT_53(256'h0CC3305F008280C0330EC007084CC0C0020B82C30E1317032C013F400002C813),
    .INIT_54(256'h000060C08E320C30C00C0C1530C7C05001CCC20600CCCA013004380301012133),
    .INIT_55(256'h00204002F173B30391C0E98C0470CC03000CC00920230090031CF4802000040A),
    .INIT_56(256'hA8020C5C323100C832A84003340440A0010080CC1A2170000FE0C4C134100110),
    .INIT_57(256'hE5C343585FB05C0C107330027065C35F3034400F085A4071E98ACD281048CD00),
    .INIT_58(256'h7C823F101005F280008502CCC0CB32C32DC0CF3040FCA8C0C8C58595C110A891),
    .INIT_59(256'h0D3D10500C402800801005C2083032C336491380230108CE015410005778008A),
    .INIT_5A(256'h10333300C34000400214000310C00080A000C73320160010800D0C0010308380),
    .INIT_5B(256'hC030C03C00C30000004092030006C4100E01C0180C1C5002C4100E13000023D7),
    .INIT_5C(256'h000000000000000000000000000000000000000000000000000000000003000C),
    .INIT_5D(256'h0000000000000000030000200000000000000000000000000000000000000000),
    .INIT_5E(256'hCBABAEA872AA8AE2B8B830F3AFFBE2EAAEBCB2B88EB288300000000000000000),
    .INIT_5F(256'h003EEAAAB22FBAAAACECCACCE34CCCCCCCCAAB32A22BA22AA22ACB2A23BCB88B),
    .INIT_60(256'h4E3A2E2B8AC00000000000000000000000000000000000000000000000000000),
    .INIT_61(256'hAAF2AE82AAB88AAA0EA38EA83EBA2AACBEA2B8EAAAFEA8AA2AA3AA8EAA8D32F3),
    .INIT_62(256'hEAFBA8FAAA8000000000000000AAAB32A88AA22EABAFAAAEAE9EAAAAAEAEAEBE),
    .INIT_63(256'hAF2C20AEAEEEECD00022ACEA9AAABAABABEAAAABAB2000BAAAAEBAEFAAAAA2E8),
    .INIT_64(256'h3BBC3BCFAEB82BAAEE0EA2EC2AAAAAA82EECB2AC20B42880000000CCAEC08C0F),
    .INIT_65(256'hEBBABA9A9AEA22AEAAAAEABEAB88EAA22ABE3EA2BA8AA82A8AAAA3AACAF85008),
    .INIT_66(256'h00000000000000000000000000000000000000000023E83E32BB2B2B32B0AEAA),
    .INIT_67(256'hEBB2EA2EBAFCF038BAA8EAAABAEBE8ABCF03A00000000B32B33EAF3AAE800000),
    .INIT_68(256'hC8A88A88BEEFBEEE2BAE2BAE2AA2FAAE3EA0AEE2CEBA0BEAAEB82EFAB8AEBB0A),
    .INIT_69(256'h00002BB2A2331380000000000000000000000000EFA8A22E3FEEEA2E22AF22EF),
    .INIT_6A(256'hA32E8EA3E8FB0E8BA82E8000000000080A0A88AA83AAAE0A3A2A3A3A0AFE8000),
    .INIT_6B(256'h66A88BAEABA8CAAEFAEEFBE9BAAEFEFA9ABA20AA02AE8BEBFA2EABBFA8EAE0EB),
    .INIT_6C(256'hA2AAE0AAAE32A8BA2ABEBFFF00000000000000A2CAA368AAC0000000000EA88E),
    .INIT_6D(256'hE3E3E3EF8FBE3EF8FBE3EF8FBE3EF80002000BAE304CEA8BA8000000000000AA),
    .INIT_6E(256'h8AAA8AAA8F8CAB8CAA2FA28FA3ABCABBCFCEE23EF8FBE3EF8FBE3EF8FBE3E3E3),
    .INIT_6F(256'hBCBFEA2EFA80000F3F33A3A3A3FACBFAAAE2AA289ABFC00000000E8CA8EBCAAA),
    .INIT_70(256'hB8A2E3A8A8AAC6A408A8EC00A80000000000303B2A3EBECBAF3A8AAAB8AAEF2A),
    .INIT_71(256'h00000000000000000000000000000000223C00000000732CB2C8F22000022000),
    .INIT_72(256'h0000000000000000000000000000000000000200000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_14 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_14_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_14_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_14_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_14_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [29:28]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_14_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_14_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_14_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_14_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_14_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_14_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_14_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_14_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_15" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h084000C15555A4013400A2863200BFFD5B681E00C2BFFFFC8000202800203006),
    .INIT_01(256'h000440000033000C3000004C30000000004000008005D0D5003300C200007301),
    .INIT_02(256'h0000000000CC30C1008000310C3000004C3000000000CC054030C0000130C000),
    .INIT_03(256'h5004000001000000000040000080054354030FC003300000001300C3000004C3),
    .INIT_04(256'h000000000CC310501008000F40000010000000000CC301000000044000003301),
    .INIT_05(256'h030C0000130C00000000100000200030051404000C000000034030C0000130C0),
    .INIT_06(256'hC00C1008000310C3000004C3000000000CC00C3000004C300000011000000CC0),
    .INIT_07(256'h00000400000000010000020000FC003300000001300C3000004C30000000000C),
    .INIT_08(256'h000000330010501008000340000010000000000CC30100000004400000330010),
    .INIT_09(256'hC00000000100000003026432A2A30014501000300000000D00C3000004C30000),
    .INIT_0A(256'h0010CC00C010300000000000000C0000000003F030CC0000000000000CFC00CC),
    .INIT_0B(256'h173003004C0033C03C03000C4001000F00F00C3000000000000C03010D00C000),
    .INIT_0C(256'hC0020000003C1000004FC000C070000C03000C3FC0330CC30000000484015840),
    .INIT_0D(256'h00000000F000003233800000000B00000D400044004843300172070000000C20),
    .INIT_0E(256'h0300000000100CF3CC000F00003CC003800C0000000300000000004003820040),
    .INIT_0F(256'h01000000000000000000000000000043004033CF30003000000F30000C000000),
    .INIT_10(256'hC700C00CCCCC0C000000C00C000000003000000000000000003C3000C000000C),
    .INIT_11(256'hC0C0000000000C0C00CC4F00C303000C000000F3300C03F50000300300C00300),
    .INIT_12(256'hC0C0C0C230310C0CC0030030030000F0D00FCCD340C0D00040000000C4805500),
    .INIT_13(256'h6FEE05445440003700F00B700F003F00C0100DF00004010300070C033303C0F0),
    .INIT_14(256'h5150530F2C39453D087901F4656082D255DE4F9890B9545BFB915115262E8551),
    .INIT_15(256'h794FFD9416A21A215B970970A57990B951E547951E54795E646E579AE4B45811),
    .INIT_16(256'h553FF02EAA01C52F258032830F0923A88C442255541FCC62109555118E139503),
    .INIT_17(256'h847C7AD3AD066F946DB7CE459525110F09188EE5622C6A212E9CFD26217C5925),
    .INIT_18(256'h263908F4C1234023834C383CEFD8C049561E8FDAFE221002EC415CF49C2B616A),
    .INIT_19(256'h00198E2E66580801AB00FF256EC0028AC6204EA2E0C8024043848A817BE28098),
    .INIT_1A(256'h0357B3C30B11224612888D3883F90E431C32555BACC0C4852A41FFFE9900E0C3),
    .INIT_1B(256'hC0B208C3C3F0C4C1629326801800FE83230D80F33112E0F38A682BEB8302191C),
    .INIT_1C(256'h255D82D01FC51131887066B88861713296475217BE9A0A33A2328B460C3FB8AF),
    .INIT_1D(256'h55EF045241DBB55AF7FF5543FCFDBB872BF79911662B020C6A19A1F8D98FC95E),
    .INIT_1E(256'hA7B1E1ED88552EE1D86F2AFE550A922E6403E8D8596FE50D08ABC88048338FE5),
    .INIT_1F(256'hB99AABFA9F65AD46621424E4A8012A0A90028900A00885B000A3E02E2AC97CE1),
    .INIT_20(256'h9584057917205E4598C02995CBFFAA91928AAA9948866AAFEA7D96B519A14255),
    .INIT_21(256'h8B1A030298043490B445617D1114442805B2E96C9298A4EBC25B4955EFCA1897),
    .INIT_22(256'hB9D628B1BE486084BFF514453285F41C7E18AA6C55004008035489852CF6CC3A),
    .INIT_23(256'hD0684BBA6544825BFE09651B89EE1A6A14EA689C27CAA7072646D56472923CF2),
    .INIT_24(256'hEE239D6191AF3A596AF2486866817F916F75B6A0E5A28951BE8446AAC6BC9486),
    .INIT_25(256'hE8A6F0908E0D00E0024155429F44228A5AE393FEB90FFE7711C4399600F13B00),
    .INIT_26(256'h00000D060662A63956126425E57829FFFD1609C16561BE456CAAF24FFEE56AAF),
    .INIT_27(256'h0787DA27F795D555FAE6E52EEED39114793DC7B7D5524D923805A98929612156),
    .INIT_28(256'h4F0EFF906FD9544A3D7E7E0ACE2AA9EA69E95A96218125A676A56249BC55DAF1),
    .INIT_29(256'hC44455A66975169695517015444791956ABA6A2ADAFFF62A4B2EAD9555D29124),
    .INIT_2A(256'hB0719595FB156EC9A477D7A7FD409AE0A8A9555D24F24612F5440BEBFFF55D7E),
    .INIT_2B(256'h04D0A79842A2685ECCAEC308278C882803CF8F441255405AFF445EE597B9595F),
    .INIT_2C(256'h9023F9513878B84D693A4E8E936B8E4E4EB2555397B76448996FFD1126D64797),
    .INIT_2D(256'hD25562112FD1526E54D3F1250945172E34A0585A951366E6041DD014404002ED),
    .INIT_2E(256'hE8115490DE628609BD55544A5113FE58B4F816562D8F51294E5DCA7618662211),
    .INIT_2F(256'hC34963CEF257F3C29561043BC002F0182CB5583AF2343AF085549764BC0A1FE5),
    .INIT_30(256'h295552583D2021039014FAFFF4A80D8899989625525FB042666241DA1BF1C84D),
    .INIT_31(256'h00A1842A04F1E0F907B10573110445E2F14A80128509D66901A40822D2984439),
    .INIT_32(256'hD555C124B5D62AA365510AFFC29EAC10AA00789C002788BB403C100B5D40BB00),
    .INIT_33(256'h59BFE65EF00030001C1D2504E8155902F7FA4A5B6796791E58B11FEB589F21BE),
    .INIT_34(256'h4FC347C3B9315044FFE594CA7C064653170897AF655A8DE9AFA0EB2DA5BBA5B0),
    .INIT_35(256'h3841F5B680C070182555513A8289811455794827FFD386C4A586231D55203C49),
    .INIT_36(256'hE9D0F6DACF20F8012B64D86EE8E2457DD9D41071C6FB71A831E292D8484D7800),
    .INIT_37(256'hD5D9468883661C441540021A0BFDE178E388BC618DECCA0838287A0BA09388F2),
    .INIT_38(256'hA3E386C545FE561DDBBEA1B71511B14517A77C7F8187872711A38C945655042B),
    .INIT_39(256'h8957AFFD95BA41E938DB42E9349F8D0BE9E9E93FAE2E65C97F95FF1C5468F828),
    .INIT_3A(256'h02340C292900AFFFE0100096D0202542F171465427D1D845A0699E86DC5C6E79),
    .INIT_3B(256'h2E5AE86C655581C1AAB0EF04E8F82C3050D409FE381EE502B2BE58E07B6EA08E),
    .INIT_3C(256'h52FA0739AE102E57A340793D3F9E7A9FF1FBC0E254437E556CE52AFEA1C27A27),
    .INIT_3D(256'h2EA46E855044085FCDB2ED80735FBFEBF91547B6C5892857FB97A55BF580BFA0),
    .INIT_3E(256'h526184120A40BCC3FB4BDE45BEDB1A8BBEFC7EFDEE0451B99592E9576BF5564B),
    .INIT_3F(256'h46B9541A67F05559FB9C1DBEB91EDBDF11C512028C073899AE48E0B8BE87D659),
    .INIT_40(256'hE56FC67F4BA0105E579DEE56DE66F97AC154B9449E87BA33555290ED3D55E21A),
    .INIT_41(256'hAE83BB428E1AEDEE46BA7B92EE46BA7BA5AE92BA4AE92BA4AE92ABF9A63E4EC5),
    .INIT_42(256'h1028DC3E30E660037B9A0DEEEEBA7F10AA0022B8680FFC2E1AE83BB42BA0EED0),
    .INIT_43(256'h15484828215479E34B9009694D11FE11228C69199B02A6F8B2E9E20707299194),
    .INIT_44(256'h0D2665AC603714163314688A425C1633279D0404B2E0390306828A82AD884E1F),
    .INIT_45(256'h594335C44FF04B9C139C96E5DED95D74B93B61ADA6355E4EC8F1E3658DB58D96),
    .INIT_46(256'h54ADA87FF9547038A7F15BC4DDA7F11177B05772F04E8CD7250E8D3C943AF23E),
    .INIT_47(256'h6AA4ED86B698D5693B47E3028CA1D9CAE38EB201686885A1A63638CABBBF6875),
    .INIT_48(256'h808A00120000882958DE7F6008A828293E955DA8840612177586F461200D296E),
    .INIT_49(256'h4700EAB48AEC7C109A81289BFCF93AB9431C786704868B302120A80A089A80B6),
    .INIT_4A(256'h7B828C8A43C68004830184505552E2142A74FC66B91378904C9A4077A9576BEE),
    .INIT_4B(256'h81A96F5C1223BE126C648490E086860D082B89A722B7C0E882FF41153A008922),
    .INIT_4C(256'h818F10A6F6F28814250C7E7F96A208333497116E1212F303154A9FF3B85BD254),
    .INIT_4D(256'h4D94FEA0EBB0E8C018077DB2FE94CF38620BB003178BFB2120000525EE400FFB),
    .INIT_4E(256'h0FFF225562008408CB205285FFDC94462E216343E9F43DB300FFA202F92CB301),
    .INIT_4F(256'h789785E25035917FC2C2E20A953E3BDC2555000204582A000EA820E2800A0443),
    .INIT_50(256'h34C4435EFE4FDE8FE08A3F70916841880226CBC263349E5800CD2A70040EE0D5),
    .INIT_51(256'h1331317DE8FD8A3A3028C6A07D484BC737F152002802CB038B0A000E78F25718),
    .INIT_52(256'hA60C73440BC14ACB1160A17151F8B90952A0728AEFC94B002EF5F92D7C61B038),
    .INIT_53(256'h9CD28F3AA99651BBAB14C261E83A2531213187ADFD0720808E582E9F0256CBD2),
    .INIT_54(256'h7A762FA59C3C43F92912958A46C7A04A57C0C02228CA010973F13257F78BF432),
    .INIT_55(256'h4B728207C4BA1894D06FA0A204112EA7B48A3E5A55A3222B86CACAC12080A82A),
    .INIT_56(256'h002427FA4BCC6E054BF82FDA935890E0C699CA0C5A1150AEFBF605E432C0DE25),
    .INIT_57(256'h9507C09BDF71A00F20A3A903A85525F73E48818DF55BC086C02853C121B20E56),
    .INIT_58(256'h7F007FFF49F0083F02286A620D695A55A621D2F27BBE01EA9D4755A96BFA0331),
    .INIT_59(256'h8E3F69520EC0B259B263BF6728B562E9B4DB77B85B7EA6D5955546BFFFE09538),
    .INIT_5A(256'h913228FEA707EC99188C3514AD7E523130D170B8B28409593A77AAB1BF9E0B42),
    .INIT_5B(256'hC030C03C00C3009CE30A09540FD6CC1C0B106FC553E36C46EC1C5F80BFE543BA),
    .INIT_5C(256'h0000000000000000000000000000000000000280A0280A00000000000007000C),
    .INIT_5D(256'h000000000000000003000000000000000000000000000000028800A020000000),
    .INIT_5E(256'h4555555450044541505410514551515544545054041044100000000000000000),
    .INIT_5F(256'h0004415151011054545445444144444444411511511551151115451511145445),
    .INIT_60(256'h4411151405000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h1155550111144144011144441515155455115455555510541511540544450150),
    .INIT_62(256'h5555545154400000000000000015551154451114554555551554554555455414),
    .INIT_63(256'h0000101555554450021154145555145551554145151000545514514510555154),
    .INIT_64(256'h1154114555101554550110400000000004405054141414400000000015400001),
    .INIT_65(256'h4555111414451055555445505544515115551510510150104555514545555554),
    .INIT_66(256'h0000000000000000000000000000000000000000001154151155151511505544),
    .INIT_67(256'h1550411554541004511454151041441545011000000005115114051041000000),
    .INIT_68(256'h4454454404545454051505550411541515100410451041410414055154015500),
    .INIT_69(256'h0000115151111045100000000000000000000000054441151545555510451155),
    .INIT_6A(256'h4004451144510145541540000000000411054415414455011111111100040000),
    .INIT_6B(256'h5554451051544444454555555555555554551011014545515114515514544055),
    .INIT_6C(256'h4055505554115414151555544000A00282080850455154144000000000055455),
    .INIT_6D(256'h0000000000000000000000000000000001000115104415415400000000000045),
    .INIT_6E(256'h4451445145545554451551451151451144451100000000000000000000001010),
    .INIT_6F(256'h145155055540000F3F3050505154455145515514515540000000055454514451),
    .INIT_70(256'h5451515450044505504444005400000000003005151554454514405154554505),
    .INIT_71(256'hA880000000000000000000000000000011140000000051145144511000011000),
    .INIT_72(256'h00000000000000000000000000000000000003A0A000A0000000000000000002),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_15 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_15_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_15_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_15_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_15_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [31:30]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_15_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_15_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_15_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_15_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_15_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_15_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_15_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_15_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h37DD5B2B777458924280289FC0D229484580BFE71D43EF5972508861A03FCB55),
    .INIT_01(256'h575EDCF56E6679D69E77D7F69ED775DFFEF4F56E795F7E7FE5667B4DF56FE67B),
    .INIT_02(256'hE75FD77FFF99E79B737D5BAF769E77D7F69E75FD7FDF99EFFB5A79DF5FDA7B77),
    .INIT_03(256'hFE7FAED5FFEBB7D5DFFEDCF56E795FF9FF96599FDDEB7B7FF5FDF769E77D7F69),
    .INIT_04(256'hD7FD7FDFF99E77FABD37D5BAFAEDF5FEBB5F5FDFF99EFFEBB7D5DEDCF56E667B),
    .INIT_05(256'h75A79DF5FDA7B5DD77FFBD3D5B9E556FFFFF7EAF77DEDFFF5DFDDA79DF5FDA79),
    .INIT_06(256'h9E79B737D5BAF769E77D7F69E75FD7FDF99ED69E77D7F69EDDD5D7B73D5B999E),
    .INIT_07(256'hBB57FFAED7D77FFBD3D5B9E56599FDDEB7B7FF5FDF769E77D7F69E75FD77FFF9),
    .INIT_08(256'hDFD77FE67977FABD37D5BAFAEDF5FEBB5F5F7FF99EFFEBB7D5DEDCF56E6679FE),
    .INIT_09(256'h506D00000202AAAAAABC5899C153BFFFF7FABDDF7B7FFD77F769EDDD7F69E77F),
    .INIT_0A(256'h6F7DB9A0A979A5590000002AF776556AAAAAADA9699A59004699965AA6A9429A),
    .INIT_0B(256'hBEE682A5E9566A956956282AE587A0AA55A5596DE82A9655A09956D75B57BD76),
    .INIT_0C(256'h955EA556C299B89E4499949A66E683D69A6A19E8355A59B6D5B6556D9D9BF9D9),
    .INIT_0D(256'hAAA9556A6D79D96DEA7DE401AA259F7D6777D7DFFFF7FDDFD57DF79AD6F9F7DE),
    .INIT_0E(256'h659166569679A9A6999A98F56A956D7DD526525196659166564022A95DE79A79),
    .INIT_0F(256'h675F5FFF7D7F7D7F7D7F5FD5695555D999E6A69A666A6519FBE5595526525196),
    .INIT_10(256'h9EDDBD9969996919691A636655555555E69594961590AAAAAA99E7569E5D59D7),
    .INIT_11(256'h505999100000064A5399F9A596595E49948D7966659966ABE655D665556AAA66),
    .INIT_12(256'h99919496696799599955A55B4166556595569B9659919497E66595A56D957FE5),
    .INIT_13(256'h026C0400402A609E46A51AE95A935A95959659A95B5F9BDA967E4A9666559565),
    .INIT_14(256'h0CDE8EE10880AFA70AD3989255A9CA70745808CE0690DE409B0100100CA58379),
    .INIT_15(256'h9E294E3870304307403A73A7089E4103810E043810E04227904089E408134281),
    .INIT_16(256'hA8D2809300DE12795A3664399538CF0021A0A022A39401A87DADE24C859984E5),
    .INIT_17(256'h90704E6004154021945305A288CA89E08326E308BA76FE8446E24AB247B5ACC8),
    .INIT_18(256'hB86E481F47080A11D80D60A1348494537D7611B920BB8C07B5C46650593902EC),
    .INIT_19(256'h45416604D978880BEB005243DAAAA4ED7801D8C42785E0B1E9708327EA0002E1),
    .INIT_1A(256'h84410228802703E5441E49E2D80AC82E4D94222D02368E447ADC922E46094968),
    .INIT_1B(256'h0026C31C028A2903000CC10422AA08A8945F122667B3B30A00325D2800C16510),
    .INIT_1C(256'h88803F8E018897DA51624806CD8735A074E682CE822CA4062B0142041B58C102),
    .INIT_1D(256'h2725DC3CC39B613B0948C31751560C1EB01B184249C228563346955A19218240),
    .INIT_1E(256'h4C8C36997B0C0409ED59C920B82E54C8A19B4306D409C7E9572484479778E062),
    .INIT_1F(256'h1A2A2939247553ED55B08000EEF7A3F02F75701DCFFF3DC00ACD874DFFC08051),
    .INIT_20(256'h2C39540C188193B14B736137081C01540E320839DE2A78A4E491D54FB45B0808),
    .INIT_21(256'h9E4ED800C0A085E8140909224CB13478A24323A801CF80A681194278D25D83A8),
    .INIT_22(256'hC84C966DE3E602C314A1200B0970901AE8E1060437BD026F08702C3C38A030CB),
    .INIT_23(256'h3603C92048E1C33492E03B800E121E10CB15C0E08E0E000021A7B100A33ED183),
    .INIT_24(256'hCA4511A255E2549BAD8902033034473850CE4CD88CC00378883B81A07EF758F1),
    .INIT_25(256'h3005A6DFF62435ADD7E22220057C60C862BD06A4396524C733CC0398359F0E01),
    .INIT_26(256'hFFFD7400410B70964D47799602FD8CA85022E882607660E9183306F3D6C2C2E2),
    .INIT_27(256'h5AADF065225D888EAB9B1472B2C26818CC24ACBC450B298662AD1C8A96D41DD3),
    .INIT_28(256'h342924200511DE009F60E1A0C580573840420140B9E4C797E99A65AB00778735),
    .INIT_29(256'h80401E9CA4A8AA5A4A888A9191021188C5928797B6292D24182824022B4E4030),
    .INIT_2A(256'h20442D39A208B95A192BC1BC4914520A858888B616A6AA3BDE3020FA99209A78),
    .INIT_2B(256'h0670033A8C25E0888002B610368B42CED46E0772C2222188520E580A4602539A),
    .INIT_2C(256'h68A092899E9E862DE4B92C1A0AD1BA3A3E1EDDD199F1162EA0E598100D17A9A2),
    .INIT_2D(256'hD43B87B33883A7A22181BF583EAC7034A06DE9A3088EAA6BFB4A20A086300A74),
    .INIT_2E(256'hBB28E01051A52A788008AD23E6C52AE93392687A7A8248CBBE2E8262610A088A),
    .INIT_2F(256'h2261BE8A807D36268A88EE36A649A8BB40A99D0BA8E32BA9822A1806EA9A02EB),
    .INIT_30(256'h3888A84D283A80EA5571EAA521029B329B0A94088A73A6DA7C1A5A83A48FA23A),
    .INIT_31(256'h28E4E240355B30C2638C0BB798E4366325369A4907089850EB8053838F004D28),
    .INIT_32(256'h08891882E1A71838A61CAA9401F439721242918B754DED0526BC408EE9001D83),
    .INIT_33(256'h9592CD41DAAA80004350E69B050371AE3602254F98216C20892010D10BD51090),
    .INIT_34(256'h2A920C0FE567C54E3FC8CAA1AE21607020A308354888C6042A02B8158222BE9D),
    .INIT_35(256'hA20F5D21C88803AC8888C8D4640E2A403DCD983A51A78B325CC19A902DA4418A),
    .INIT_36(256'hA40CCF3F0C28A89B2B871A1584F2366F03109031903C4C2567285ADD02370164),
    .INIT_37(256'hD001A56241A870D9C0040B70050A810638EE50837BF300601FB04024085A54C1),
    .INIT_38(256'h13063E1DA2002A44AA1867B44C8B8EAC1210D38B83969084CB408B59877B242C),
    .INIT_39(256'h21DCE18A766958A6880638A4632F18CAA6A4A462DC59479362438CC13084C1A2),
    .INIT_3A(256'hDF8C864D8202EA9442F3BF83EC0FE00E02E9574EA60B2486A2104061818300E3),
    .INIT_3B(256'hC48B03283888166E71D9754549EDB65389B62F6B61F0133A6B69A9A062AA0268),
    .INIT_3C(256'hA0B00824310253F41745B8620249019CCF0C648822F482BA898A580CA639DD98),
    .INIT_3D(256'h998291D8CAC14990B271899082C9F988630DEE6D2A982228852C7E24E0900013),
    .INIT_3E(256'h7A40CE32B0DEA0C48637706241A1AA186E08EC30CB08E0C6CE8301DC2121DEF9),
    .INIT_3F(256'h54122C81048051F8B220B26060C12E88078FC3669108EC38939006D62CA080E3),
    .INIT_40(256'h0810B8D2C6E431550830009158F282CAC23062D36884C1D688C260740876AEC5),
    .INIT_41(256'h30C1250C204007493C0152434934C3525630D8C3630D8C3630D8380AC2E0E091),
    .INIT_42(256'h8E09F162E1DD420401120500748015F5D2EFCC814E982120430C1250CC304940),
    .INIT_43(256'h379EC8CB122EE2E7CA44B9A10CA98F83E0F004AA38424F0EA8E8080C0033018E),
    .INIT_44(256'hD5C055B78355DFC494E0B5453208F66B9810902C830DA8E4387C9688FFF129C2),
    .INIT_45(256'h82C6EA9299A2121082101548A35501D1E4D3E5040A50A93440A04D2134913484),
    .INIT_46(256'h2B041154B3614DE880A22EB51880A4797620866E21F51BAA84B5122A12D7EC00),
    .INIT_47(256'h17934D94102942A4D1800D24C475C573153858D5C104B1040850D2841D05C682),
    .INIT_48(256'h0F033EC13FC2EFCD4120E510FBEC82B8211505D2036D88E44B0CCED88CC8B478),
    .INIT_49(256'h46793CC2249445F534B8002119A4D2001013430422308EC3CC390FF0FFC00351),
    .INIT_4A(256'hE0935003A7900288D8E92C50F3780AAA95E12239A478A02AEDF8E40831DD8399),
    .INIT_4B(256'h781CCA001EACE8790895215D886A8D39E48420783AA4AA840488448C2D060600),
    .INIT_4C(256'hC13DD9C202DE5D5C7AA48054CA2B2EA1A3239A2BCCB25DE3109B9F19EA892423),
    .INIT_4D(256'h63241812304533148024590583928E7D12E0EAA19515D1ED594A8A5D8000296F),
    .INIT_4E(256'h39638C88B9992EFF492F08E6589123D04209B44848EE47CCE989CBB903FB800C),
    .INIT_4F(256'hDFD7F47FA38BCF8B088CE30A1AA9EE43888B02A0338017EAA99C51AB5AAF6C88),
    .INIT_50(256'hDD2C9F4A23D042B1501797241328E2A8E7902C9B07C9409EA4C597822F880140),
    .INIT_51(256'h8AC34406AB15059F298882A1C56BD1639EA37CAA9E49CC266707A198AFC78983),
    .INIT_52(256'h70C97ED532830A7AC62988808BA38807E0AA41FD0881FE99291083F4888883A8),
    .INIT_53(256'hDF41F815F095BA4C1EC1C0020AD7C7E292836170083E83133D404885A0202139),
    .INIT_54(256'hDCD02C08A8AD0E28C4DC0008E5347A1CDF39A5020887FFA94C84C7305AAD5591),
    .INIT_55(256'hD41380345F5C031F80A088CD2007FA160DC7E0717606B781F80197CA00E48087),
    .INIT_56(256'h009804B8F273054DF8839150793F1D8A48046E97C0F80AF302B6B78CF10A56D4),
    .INIT_57(256'hB6EA2389395FFBD88F9771A8D837D08CE0FF813228C8AAE40F003E84AD40C11C),
    .INIT_58(256'h04220520A427F054E45DD00CD080203200CA2E8160E4C9ED1FE088E8F82C044B),
    .INIT_59(256'h2660837BDE2285EE85820266822C501BE1515622EE43B380DDEC938A4BCD0922),
    .INIT_5A(256'h53291F20BC361F74392A946380A14808AA5883CBC132A22CA80A1FCC84C409EE),
    .INIT_5B(256'h69AF63D65A95893A0D7F71DF64591FDE068090877DFD5B511FDC983F98022A5F),
    .INIT_5C(256'h04848D111111111111551111111112111111104CD2C6713CCC44A88D44EE9429),
    .INIT_5D(256'h000000000000000510CB7023F1300010C000046C0015EC7AC20210FCAC004000),
    .INIT_5E(256'hAEAEAAA2BBFB8EC3B2F7A28BEBFBCBABAFE56EB7CFAE8CE00000000000000000),
    .INIT_5F(256'h8EBAAEBADA3EABAEB7A4FB7CC3AEEEEEEECAB9AA93ABDBABCEAE3AE82BA4B3BA),
    .INIT_60(256'hEAAB3AAAEA80003C8F000C90003E0004921043338002100F1148F0D43332CC40),
    .INIT_61(256'hAFBAAE2BAAA2BEEE2AA17AA0EAADAAA6EAAAA8EBAAAAA8ABAEA3AA8EFE8E2EA2),
    .INIT_62(256'hAAAAA7ABAA0001107E1D400024ABA93AB7EACEAAFAFABEAABABAAFAAAEAAAAAE),
    .INIT_63(256'hFD2613ABEFAEA0A8F1A26ABEFEAAABFEBBAAEBAAAAE012BEABAABAABBAAA9EEE),
    .INIT_64(256'hFAB0FE3AFAA0FEAAE82A8EB8AAAAAAA8AEBAA3A03BF22AA54002BB76AFB8AEBA),
    .INIT_65(256'hAAABAABEFEEAA2AEAEAEABA9AAAAAA8AABA83F82BB8BA8EA2AEA93AA2AA00020),
    .INIT_66(256'h0010C83328E90A8000080530C8900C8A2A4EA080182BA2F8FEACE6282A9ABAAA),
    .INIT_67(256'hAF8FACBAFEE3A226ABE4AAEEEBAEAFBB4A8A90008407F82ADFBAAD2FAE256658),
    .INIT_68(256'h2FE2AA2AEBBEAAAABEE9EAA9AA8BBEE92EA2FBBEFBAD8ABABAA0ABBBA6EAF82A),
    .INIT_69(256'h002FAE8A8AA21280500089014C310C4903C09042ABBEAFA82AAAAAB8B2E8BBAA),
    .INIT_6A(256'hEEEEABAAAAB93E4BF0AE4002008E0966F9FA0AFE0AEEA828A8B8E8281FEB8000),
    .INIT_6B(256'hAAA4BBFBAAA4BFEA2AEABBB2BBEBAEEBFAB9A2A9A3FA0AAAE8AAAAEBA8EAE2BF),
    .INIT_6C(256'hE2ABDAABE92FAEAEABAAABB84A054C420A7CD7B3EBB3ACEA400224C92A7AAAFA),
    .INIT_6D(256'hAAAAAFAABEAAFAABEAAFAABEAAFAA8036920CAAD2F88AA2AE432800000030FBE),
    .INIT_6E(256'h0AAB0AAB2A24BE27A8AB8A2E82CB2AAB0B8AEBFAABEAAFAABEAAFAABEAAAEAAA),
    .INIT_6F(256'hFFAFEEBBFBA4216030336E2E2BABAEEEAEABABBEEEEA4775E34DCA27A2BB0AAB),
    .INIT_70(256'hA28A9FA6E2AE2B885FA6E136ACE0A00D9CE58037EBFEEF8ABFAAABABA8AEBFAF),
    .INIT_71(256'h02A06000030800114155555C595515D6AA2C40C884426BACEAC8FBEA04A22E4C),
    .INIT_72(256'h00000000000000000000000000000000000001500001A0000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_2 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_2_DOADO_UNCONNECTED [31:2],out[0],\imem_rom.rdata_reg [4]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_2_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h28A2A687EBE8280B1101241E504215520A105EDB2C040510B0648051003505AA),
    .INIT_01(256'h8229AAAA999B8609618A80A149A8202229A28A99A602A980981B84800A989B84),
    .INIT_02(256'h10080028284C90C62AA8065AA969A8A8A969AA200A086E92A425862A02852682),
    .INIT_03(256'hA98A59A288144A808A89200A9906A2A4024124E002B6840080A222149202A014),
    .INIT_04(256'hA88028A824C92A8548A8804D05122029668A0082A6E98814402021202A999B84),
    .INIT_05(256'h825862A0A8526A88088A68A2A6698098AA288158A089AA80A8AAA5A6A2A2A5A6),
    .INIT_06(256'hC90C62AA8065AA969A8AAA969AAA00A086E909618A80A149A0A02A6AAAA666E1),
    .INIT_07(256'h668A20510A0220868A2A6692124E202B6840080A202149202801410000228284),
    .INIT_08(256'h2A800A9326088548A8804505122029668A080A86E18814402021A08A919B8629),
    .INIT_09(256'h2818A2222080000002362062829960A822054802240822028A149A0AAA149220),
    .INIT_0A(256'h90804C08DC8472248888889588A9A2800000087CBC4F248821C6E08001E889C0),
    .INIT_0B(256'h413023721C8935C89C89009CB2480257227226120095C980084CA3A00CA8C889),
    .INIT_0C(256'hE22308202006446902EC8A4011316A814515A4B622A726088A690890CA440CA4),
    .INIT_0D(256'hC00020801024041AB1A2922000884A2A98AA002022AAA8A0200AAA24A8222A29),
    .INIT_0E(256'h98429989018616DB64410600956A92000891010A61984299890889C08A9860A2),
    .INIT_0F(256'h10228A8280AA00282A028A2814808AA406185B6D910410A4241AA40891010A61),
    .INIT_10(256'h410A4A6E94441E8416A59A9928820A0019C86A698A6A000000043A21C02884A0),
    .INIT_11(256'h88A66408888A20AF22440C726B2681842A688491106419F4110A299880155519),
    .INIT_12(256'h46C260693C9A6684C62A5AA62299A018E0ABEE4106C260601198625A92C88A9A),
    .INIT_13(256'h062188580990124389EA27BC27E2A7C260612E7C84206607C903AF09192A4A10),
    .INIT_14(256'h40A30338AC4420E3C2EE25306FB2EE39AA2B01D83B88E90188630611D8E222F7),
    .INIT_15(256'h2B11516626462663896E06E013831216F05BC16F05BC1420C085183054838F13),
    .INIT_16(256'h5C14C63600CF0A0C2FC8B0466AA013442E5149507855219F480E9874D0BD1712),
    .INIT_17(256'h22322CFA0822114A0A2A8A3A1110F2616A0347942E0009E0A23053F21FE0E101),
    .INIT_18(256'h2C4832C86A82A10882ADB40626123C62FD80112941220C04000983828E22204E),
    .INIT_19(256'h20A93602B1B66086228254C7C080080C0C200C09380F0C0A81438400704208B1),
    .INIT_1A(256'hC60830166023D2C0462CE032A4AE8058859905083129214280F0514538A40416),
    .INIT_1B(256'h3CC08B0AC0051A10822202E623882C20A8AEA9888B3E38AC210882BA46B17284),
    .INIT_1C(256'h0148380211250B1088081D1148032402A096CA901283163B0788A248428EF82B),
    .INIT_1D(256'h5A074CBC1083D32A055B9283A3AF25AA446E622008048020C243893170D8A722),
    .INIT_1E(256'h18E07BD8A11E2754F10EE001300828318064A99100115A4689801859CDAC4E14),
    .INIT_1F(256'hEBC98151B8605C13F4471352B8A2E7A0280301CAF026ECCDE160E00EA3310622),
    .INIT_20(256'h12AC8818004279E58E0A3A2F491001C222969AB695ACA68542E484304C042141),
    .INIT_21(256'h4100B0218203480EFA8253050E2420020B0846C0D83116DFE883A0A69441AACD),
    .INIT_22(256'h3095CD8C46B1C824550B8A83B62201BCBE489A8ABBE8451F4AB2116B89002C8A),
    .INIT_23(256'h4996C946C1D01405127265415825ECA5A328059C9BD00B28F430F4023A674334),
    .INIT_24(256'h011856036A848120E8158196B028176A911B479019BECAF41143002B067A28FA),
    .INIT_25(256'h140D3833F748B2B08BE85004662C39496631300862956484B02C876040EBB801),
    .INIT_26(256'h00AA2138F00DA2580A2BAA78080A5B5A5E061020AAFCC58A1262280400054604),
    .INIT_27(256'h8B96488543814148F6E32118D863BC1C2A389A1889D65E923956E88478A08BF2),
    .INIT_28(256'h450D44791552BDD512419208A040A06CC29282BA22120FEE01E078934AFACC36),
    .INIT_29(256'h2809AF88E01D2E2E25C040AAAA8A5A149453E062C40547603A0EA685069A1589),
    .INIT_2A(256'h08C91BA0E0942F27860C2228538A2B0AEC0414038173D384ABCA988959685078),
    .INIT_2B(256'h8A28022928734800010A2B08801E00801543426F88051A08548A8C53C311FA0E),
    .INIT_2C(256'hB8C3846B83031840340D838340380C0C0280EBD80C1C48A11987BA11D86A3020),
    .INIT_2D(256'hE170E0712122C0C508B2088010ECAE97073278421712DE0A223C882A08488E0A),
    .INIT_2E(256'h418AFF32E1E0CE168A14080020256278C430A1AE0100D012EE2FB07A38430F2B),
    .INIT_2F(256'h3378BCDD19363F4142D01C3F0907C241F8288A2AC03D38C28903884A304A0451),
    .INIT_30(256'h24140E1F2D255617C222C955E1A50F3F89938F814E33B9EE322E26D4751908CB),
    .INIT_31(256'h823117C072A730F493C01A30100948884D4EC83BC45ABDF252110874D1912F0C),
    .INIT_32(256'h814260A4B0094F304878005501ACFEBF2C89C240288FEEA8C03CAC0B38883D23),
    .INIT_33(256'h88144E2E8000000049A871CA3CA2F310C404B23AC14A3E050C4A299AA4E29488),
    .INIT_34(256'hC01F860BDA11226F4012AF0A070A02368154A1AE14128AA29FA8C13D28BC281C),
    .INIT_35(256'h7093EEB0E62F33325014B029BE43174C2108E8AD5541937322A000025ECA38CB),
    .INIT_36(256'h39EC514FAEA2FE46B3CD7938E2A1788F83A941B8C11A24A833AE17FF0082BA98),
    .INIT_37(256'h280BE80100DC065D89AE8E238542E8E8924CCAFAAFF38800BAFA88708633EAE9),
    .INIT_38(256'hA993920B58410B2DE38E333508D2E6B60766E611A2C0E58A4CAA23442FA5400B),
    .INIT_39(256'hDABF01062D78E6E3CCE886E008B7D222E0E2E00201D09A80001BD00071EA64EF),
    .INIT_3A(256'h60446C0C40C0265570E820BBFA082E9B60860A3E68614A0208040400C419073E),
    .INIT_3B(256'h0903B68A314002953AE43EB0235C790A26F0B83732F0EB2E152C82E2B14E3B0E),
    .INIT_3C(256'h09F8A09B7A99B2220A22EFB885A66001012B92C650C80025E9374110B744C24D),
    .INIT_3D(256'h0E1032A1D5A82C112438D0C809FCFC7F1EABC80972CF37E10AA8ED4BAAC80404),
    .INIT_3E(256'hF3A88EA4C4AEFFE500C1838510FC4E8C3852F54215AE7ADF20379ABE214ABECC),
    .INIT_3F(256'h08305E56A51ABBF2034224083B04441C2A7BFBBB8400FC3CF6AA80F3F0204792),
    .INIT_40(256'h4E0141B7A3F218E661600470DC400488907AC3C13EA5264461EB74D0A66DB287),
    .INIT_41(256'hDD8AB28F0E2FE3AC8B38AB20AC8F3EEB2FDDB73A9FFB7B29DDB708441275B66D),
    .INIT_42(256'hE0108E8271260D8038AC191E0BB18AB16C90CBF8F011314E2FD8AB28BBE2AC8B),
    .INIT_43(256'hAFD4EA07890472E8CF4AA2288271052269920A726C0394012271888489A68B1C),
    .INIT_44(256'h6FB4293A4DB7AE688A882E2CB8122C42C174C08EC84630AA1A0CEBC633F3BA10),
    .INIT_45(256'h0A7CF038B108029202D2A210C50E2075332B2F220A894C0AF10A056015A01580),
    .INIT_46(256'h0AE2F15512CBC830B1085FAB60B10EA2DC0834404A9923C0591960036067BD45),
    .INIT_47(256'h24CCAFBB8B2A25302A040681E2108453AA0FA508F8BABBE2CA88292B829CFE65),
    .INIT_48(256'h1A1335833A880C9C8005B101A8BC882C37A2A80C6C1A678D6CC0C1A67AA00802),
    .INIT_49(256'hA0A2E48326CA08B11927230151312B128298969C82322B4A082F488280FB0950),
    .INIT_4A(256'hACA29226014C007E4C942C020BA30B2848B6402C3AA6260CECD1AA1162BCCA1C),
    .INIT_4B(256'hA42810909BFD7EA682D112C4F64E8F9EF22012282FF4C0E200D01049880A2C02),
    .INIT_4C(256'h080E8422E2CECE1908C406FC882323323343548234924C9B01C2A324BFC93905),
    .INIT_4D(256'hCA525EA89E082222638243810224E7292A488040410125C592A10F1DE8086141),
    .INIT_4E(256'hC541411422BE990F666AA5CD51184348068F73A280249AEC820422D613750805),
    .INIT_4F(256'h8A46C528100422D9C2E8AAAA3003F8011143080A1EA3AA400FF1AEFE60830C30),
    .INIT_50(256'hFC1C4BD003E003C07A288338332CC780DA0980428BC4C51452424A208F2C4328),
    .INIT_51(256'h034F5022BC07AAA8BA622AFA83FFFDD3320AF400282CEC73BF2052CE7F409663),
    .INIT_52(256'h08C33E00B4368B30E82CC40E4321041ACAA5DAB940669CA630B116581420BBD2),
    .INIT_53(256'h9FEA10A22348F200E980E8804AC0CF722773D009043C89A32EA02CF750520DA6),
    .INIT_54(256'hA9B83110A2088C566E44CA3ECAA2A514BCB8E889B8CA4F5A690750ECAAF09E82),
    .INIT_55(256'hFAEA402C22822D69A005EAE4982A43B3828AC5A698432A0682188A470A98CCE0),
    .INIT_56(256'hE068451193121BEBD2E3C98FE85242D08D14922A38D4053043FAB5D87A201090),
    .INIT_57(256'h7844A30882A8F02F58833A54C2BA610AB59A02205482C0EAE38887C02A88EF02),
    .INIT_58(256'hDA02F8AAE50F50D29868F2866C8A22A2286247EA31C8190CAE5240B820440465),
    .INIT_59(256'hCB30C7A36308DA7CFACA10C7863F1216F18A2331FE42BB89BE928285500D1686),
    .INIT_5A(256'h6A34A94128A35A76BC0C02818484A060301485D34F3045083A4B4F2A05A46A47),
    .INIT_5B(256'h04780A0985E0243C0C82AABD8AC39A08AB60942AF4B1DD279A8A2E3F1105030E),
    .INIT_5C(256'h84840D11111111111199111111111111111112254933E0508C48A74E6C53621C),
    .INIT_5D(256'h00000000000000000013EB0526C00010C001007C000ACBC302FB30789CCC8C48),
    .INIT_5E(256'h5555544555110451155501155155551555555554014444500000000000000000),
    .INIT_5F(256'hB955555555055555550455545155555555455151111155555555555115445540),
    .INIT_60(256'h555511515440002844000050540000080300C323C0023CCA3284501404000000),
    .INIT_61(256'h5155555555555554055145544555444555555455555154455550454555451011),
    .INIT_62(256'h5045551555400300CF13C8F06855411115555555555155451554555554155545),
    .INIT_63(256'h0514015555541454C25154555555555511154514545001555515115155515555),
    .INIT_64(256'h5550551555545551550554100000000055515104015015554051540055100010),
    .INIT_65(256'h5545155011105144555454514414555545050551550150555555511111055554),
    .INIT_66(256'h00024040000A100000044A3244511000228C00001E1555555515551115545541),
    .INIT_67(256'h45454444141004151554555455541555440050008A0551155505150504156654),
    .INIT_68(256'h5555555441154140555555555551155514501151514100141050515554045400),
    .INIT_69(256'h381A55155500114550008A128081108003C8F07C145155551105155551515144),
    .INIT_6A(256'h05554150545514455415400300CF07D501544555455555155555551510400000),
    .INIT_6B(256'h5554451155545115155511511115445455515055005545144515144554550151),
    .INIT_6C(256'h41455155450550555541411147645C0A050D85505551545540003C0A07D15154),
    .INIT_6D(256'h04040010004001000400100040010001A01385551400550454FFFFFFFFFF0D55),
    .INIT_6E(256'h4515451551545555515115555155555541004501000400100040010004045444),
    .INIT_6F(256'h55454555515443D0B0B15151550544555555555505515C3FA950C55545154515),
    .INIT_70(256'h55555555541541515155571155204D8448B04215155545445545455554445515),
    .INIT_71(256'h0080200000040022AEAAEABE59959596441488444445555455445551A5011FF8),
    .INIT_72(256'h00000000000000000000000000000000000000F0F000A0000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_3 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_3_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_3_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [7:6]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_3_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_3_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7DAFFB04E7B838945700200A540280010AF14F9A08000010A3208C30009000A5),
    .INIT_01(256'hAADC6F7AAC88915CB0CEC3F61EFB7A93EC655A8A533A2C3AC2CCF1DF7FCDCEF1),
    .INIT_02(256'hE7DB83BEEB33C519FFDFF3877A2EBABFA61A69E2AF9B2AC57972C33B0BD87BE7),
    .INIT_03(256'h5E5F2EFFBBCBB675AD34EFFA8AF1CAB86B08511FBFCA83E3A8BE67E3EFCFEF61),
    .INIT_04(256'hFBDA96EFE3305DA0B3033F38F2EEAFA8AAA6AE5F82A4BBCBBEE59CEFDAA888B1),
    .INIT_05(256'h572C33B03D87BE1EB4FB1956A296CF05C57AE8AFFAA8FAEEAE6E78DB7B5FE8BA),
    .INIT_06(256'h3C599FFDFF3877A2EBABCA61A6922BFDB22C5CB0CEC3F61EFDEA879BDEA32224),
    .INIT_07(256'hBBFEEF2EF6D6BCB0B0EAA02F0519CFFEA83E3B8BE67E3EFCFEF61E7DB82FFEB3),
    .INIT_08(256'hB5FFBAC2017FA003030080F2EEAFA8AAA6F77782ACBBCBBEE59C2F3AAC8AB17C),
    .INIT_09(256'h9FAF143E9526222221B264A3CE891715FEE2BBFFF3EFEFBDFDA267ED6FE3EFED),
    .INIT_0A(256'hEDDF090F816105A150FA50088D1670E2082A8D016108515040190258843D7898),
    .INIT_0B(256'h20243E0581684016816843AAC5160E005A05A185C38216790FB19869716625A6),
    .INIT_0C(256'h1688A52896131BB44412D788446E2EFA1042D1417FC0A0A0FF9C52C616A2616A),
    .INIT_0D(256'h20A994084F9A0A0FC0F7C5410A2F2FAC892A26EDED95A7AE84AEEF30EE636FFE),
    .INIT_0E(256'hAE3EAE0C9C9300022110B35C8ABFCA7AB0C4767E288EBE8C0C500E2163CF38FB),
    .INIT_0F(256'h2F13C5C1FFD7C0FCD5C17F3CEBAB9301B24C02008442CCE1392FF270E6747E2A),
    .INIT_10(256'h088F1FB3E0000B0220F8CFECEFAC1689C4153CBC113B88822293E7F09CDFC37F),
    .INIT_11(256'h350BB1550FA406F8170258850051FE73033FFBC400300C228030C2EF9022800E),
    .INIT_12(256'h1BB71D08414A308001008303D40CE0041000BB1453B71D3104CC81AFC32815C0),
    .INIT_13(256'h21AA1E516102CF14FC37F0C15217C01515047321524A8B581412F89400000005),
    .INIT_14(256'h4904AA46BEA52D18F2C87AA0DC7BB1AD05B229D63C6143086A868448D81B050C),
    .INIT_15(256'hA60804418331B018ED41A41A51686E941E507941E507941A17A536865868CCB0),
    .INIT_16(256'h12A0881308AA3DA1AA5FD76ABFB49B662FA905E44A2880F2465E4F66B83134B1),
    .INIT_17(256'h53233DFFAC33494C1F576F3C519124491984071901A8E4180560AB31BCA60499),
    .INIT_18(256'hB86F67C11A47F29CD7F0C615BF12082500FC0120A5B38807B7ED0453C7F7845B),
    .INIT_19(256'h3B2317834680BEFF53FF8094044418100E5A5056801000C0001A507D705582E1),
    .INIT_1A(256'h8BEFF64FBF10960004103054A17205D60D1D4E419B3D36414401DDF71CB697D3),
    .INIT_1B(256'hA044830F649BEFB36744C9C7BD50BA563DDD75ECEE2BAFD2D03087CF458345A9),
    .INIT_1C(256'h191C280548004C82FB400D9773D4310775E780410415F4683568FF0652F3E03E),
    .INIT_1D(256'hE09108CC673140666AA0588F88009903D67DB0C40060C03113014C1A1B5C3731),
    .INIT_1E(256'h51324C1D325209A8ECCC75A550160C565F583000F0A85014D1D63F301412DC14),
    .INIT_1F(256'h446C5015054DFC740D10D154E1DF377F74CC0ECFC4BB9248CFFF29E1C521A057),
    .INIT_20(256'h42D1682411613F24CCAD02D0F2A555D704F0C31813023100541537F1D1D15D53),
    .INIT_21(256'h14661829E001E50F7F1037A44C1502500C6C5425C07579119EC7F590C016E021),
    .INIT_22(256'hC6FB15199346CEFD6A87DF12D407303977250DCFD03F07E006633CF7522B24F7),
    .INIT_23(256'h3EF7F320391D4D22844451C8D26AE3EDCC7FDDF45056511E150585713F433035),
    .INIT_24(256'hA1602410B210950512921AF70CBE474BC9D03C5A1FC1910469C3D7E8A43FF8BC),
    .INIT_25(256'h551C0D6BC53C4B05FFC0E4D49BF8BF7C3639B2286942A5E2080295802078FD02),
    .INIT_26(256'h8406C830988150D5AFFD5F1500E37DAA004D42043DC4650F5051BDA01654091A),
    .INIT_27(256'hC87023580469539057145D65B5106237ED4455494B7C2154400FD41975FC1EAD),
    .INIT_28(256'h203201B18CC64013682505AACD80FF7144C4C1FC3ADED01D101506B02C90340F),
    .INIT_29(256'h01A5FC69184261A1813420EEEE1C703919501A2205A08F180851B61E47A9B661),
    .INIT_2A(256'h81E94CE5083901A06CC44C86ABC980681A153910625868493CEFED4AA8813632),
    .INIT_2B(256'h15A000056E77511681951E7C3411F712B080C3EA89E46F960012D250F494CE50),
    .INIT_2C(256'h8F04945468681D6B06A1A5A8411AA3A00DA9E40651650D79594A8048D8504608),
    .INIT_2D(256'hFD511A0852841A0544DE6FC607505264DAC8C646517A01B1795C9D6265AB01AF),
    .INIT_2E(256'h328006D0541911B188791E13996A82C6E7E78501A018F6921B1878C686085368),
    .INIT_2F(256'h79C6AC10938F0C659227AD2C61DF1861090E8C031ABFE31AC244684806472A53),
    .INIT_30(256'h553911ABC259B7A064380A000103048C69446E9911B2CE31B501A020382D6DE8),
    .INIT_31(256'hCBC664344FFF60C2F0EC94605799E04D05E090708C14A1C351CB969A8563ABC2),
    .INIT_32(256'h13915890C895D381152E26A002FCBAC6EFFABD1C28533A567C8014FC464D0C12),
    .INIT_33(256'hCD025375D08880A9A6FEF5107D4504181294C5EF114F054501406D1F05C7F48C),
    .INIT_34(256'hD21C15EB45447700A850FC1D246F2747C901C1DD19172C9BBC60114D71857552),
    .INIT_35(256'h459AFC1357B10941553924BCC678C374B6053AEB570911D0ABF1D4DC4C094C10),
    .INIT_36(256'h440930CBAEB5277FCC08CAA353C8D0DE537E140C1491C8DE074190CDF5642FFF),
    .INIT_37(256'h2CDD2A0754BADDF1A5F701891AA37FF9C79D850FA72E2B03453F2F48F770FFE8),
    .INIT_38(256'hFFF025541C254C7C2461859950360A8B14711C09C419119083FF32D143912C33),
    .INIT_39(256'h7242289190C6F41A24C9601A5AF0F5AF181818096AE6D0C548902AA5403FFC18),
    .INIT_3A(256'h51C9FC0362641A2A4B871B0287D540104497F333CE434FA500056471F5226409),
    .INIT_3B(256'hCD70EFCC539103FD0CC2B302A45DB2AF6F7CC68758B412F11D345833D0613C21),
    .INIT_3C(256'h1D2C3A045FC59D9BD8048BCC24417D78230FDF00441CA551015098A52CBFC372),
    .INIT_3D(256'h41419579010D512A141424162001511045443195891008001DAD12B8E8166145),
    .INIT_3E(256'h0CFCF3C6197020C015256524C100D3F30420010B9281863B719DF24258024318),
    .INIT_3F(256'h0C364B87EA03F037646834DF04A44813C010DF04303AC2413DBFF5C00F392545),
    .INIT_40(256'h13591110504595F3114D6530C0A415A6C640505C43F5BC2D190042F8B1504983),
    .INIT_41(256'h446BC52D25B458F12D163C66F16D9D3C53544DD91444D9D1455D9612D3050403),
    .INIT_42(256'h06B641244EBBB125D6B4BC65AD926EE274DBCD16D0484A55B476BC57D1DAF15B),
    .INIT_43(256'h1036B0400246C2CDAC50031A0364A5841E4817C742415629B340C81A1DF46092),
    .INIT_44(256'h3AC05D7A8CFFAA0CDFF10D7D048046231165120B2C51040F36A482ACDEA08328),
    .INIT_45(256'h0C790230250051D817D8F75005554DF045BFFD5B69D1116F858053F14FD14FC5),
    .INIT_46(256'h4E9BA500151B3D40628242FC54628C0314813114000CB408510C30614433C025),
    .INIT_47(256'h3112FCFA6EA74445BE1253EC030CC0733FEEB83F66EAFD9BA9D9BFAA6BCEE10E),
    .INIT_48(256'h1F1638000FAEC3D9D30507C107889E3186FB0D7C83B9D7D84FCDCC91BDE55577),
    .INIT_49(256'h69F375C43716AFE25C3A71220145BC9017D1D31600273C2FC0405DF6F74000FC),
    .INIT_4A(256'h12BB830BE51200B2C0C0F00021088A5450CEABFC0C0FB64CCD550F51B6410351),
    .INIT_4B(256'hF5BCE81030CD000CA0DD43D10C12435237760C58B0090233020154911C8E018B),
    .INIT_4C(256'h655FD14101D6C345540824FD2D0B9404404784E3F2F9407C1119905203C08D44),
    .INIT_4D(256'hE143003CF7FBE1EFB00313FDA7FE3C719F03D20D5430E0D0C3F83C69142B4025),
    .INIT_4E(256'hF02925390041BA63943EC2C2AA214A9C64C000F40CACC0EE239140199400A00F),
    .INIT_4F(256'h0B83332EF429441DCB692E694554822F9392AC0C85F0ABE201B7001358C443B0),
    .INIT_50(256'h4D70FC14A7175409CD2BB5BF440114F9CF0CE100C4CF25094EF0CFB003324341),
    .INIT_51(256'h002C95E2808CDFBBCB1300003283800008010302BEF2F844C2754513C39553F0),
    .INIT_52(256'hFC04CCF5DA344048C1010CAC02841219069C17F2A91409B3C580141C12007D10),
    .INIT_53(256'h93301A3FF4002821FC023DC04F3FD0063410E0009206A0AD13B3C50029407C0F),
    .INIT_54(256'hFD3C015005D0904030130332170BF7B141012DC2A5158B607EAED54DBA02C0BE),
    .INIT_55(256'h3C7F041259E50440F04119C3EC0014C4CEBF0505A0840F63C01C1FF48FEF34BF),
    .INIT_56(256'h51D88015044BC404092038D000377732C221E47ED4B6006B164C10108F88DEF7),
    .INIT_57(256'h10060040C5AEC6731F0837FE011032AC050D3710490D082856C8D014AE190066),
    .INIT_58(256'h141295CC068D80D7FC5CB0DC34C330D30DC1441F4916F59CD0D090005286065E),
    .INIT_59(256'h6448350BCC4C1C0F3CBC6AEC491F0007C08B316F8F0967C14E4D0A60034050D2),
    .INIT_5A(256'hFDC17005BA047FC7F102341014C6404008D0EC18EA30E640070400BBA0C4B78C),
    .INIT_5B(256'h8B278DFAB09E3B4289C5F2406305CFC1D8702A0900CE0BD7FFB3832D48540870),
    .INIT_5C(256'hCC8C8D111111111113311111111111111111103F0FF0007480C84880C0C6168B),
    .INIT_5D(256'hFFFFFFFAAAA550D33207A4154114003240032826000AD293114000300800088C),
    .INIT_5E(256'h651ABD75D419E370DE44038BDC21D97364166AA580818CD0000000000000000F),
    .INIT_5F(256'h94CB75040012DD410200000071C74747474B4831D11D2D1D55175D1D1D70774E),
    .INIT_60(256'h76D916956540033C8E0008F0FC3F0008F23C8E22800328CA3280A0E83A0284A0),
    .INIT_61(256'h5159100BB535697B1B5066D42B44A741B0B134614415B47FB1B0774356C41391),
    .INIT_62(256'h18074A6016C00114F02C00F0FC1E1401D564009C23DC074B8263105110B11014),
    .INIT_63(256'h9917390511CDB4FC35B128BAA5AAC707B0CB1B205D1328CE11681DE1DBCD2432),
    .INIT_64(256'h485C4BE259DCC0C701196444555555548245711C819705800002ABDD0140C7D4),
    .INIT_65(256'hDC0B7686840460710121DF784804B3B946EB05617EC41C7E640C005555703F98),
    .INIT_66(256'h00300C0303FFFFC00000C03004020080DFF7F0FC3B3C6D1BC9B119111F5E5CD5),
    .INIT_67(256'h750AB70C183F7402DC9CB43150C01283C1044000CA0EBD1D0080D00657400000),
    .INIT_68(256'h72C744460054620C62C6A706A76817C601D185389579245596BC4D291A375015),
    .INIT_69(256'h383F55D1558011411000CA0280A4284A314C50D6084470A13C70C281401D01F4),
    .INIT_6A(256'h5AC5AD6B181A16412844C00114800C19C1474640CC44C116B616563609920001),
    .INIT_6B(256'h80ACD01F00AC58F11060D45CD5813512555D538E505244476BA8EE7954EED20D),
    .INIT_6C(256'hB2F54E4357381327B098CD964AAC0082106E00C24CC1202600053E4F0E91471B),
    .INIT_6D(256'h81C14005001400500140050014005001FF228D1E18001449432280000002FAD4),
    .INIT_6E(256'h8C9B8C9B89309230774570B641FD85CD8501DE0C7031C007001C007001C17101),
    .INIT_6F(256'h4B0C35770D68A9503032828283E340956410297C14272291555505300C9D8C9B),
    .INIT_70(256'h841E010803025CA498B96400A7F0FCC17400D0292140574252258909041B1205),
    .INIT_71(256'h00104001C200005D5555D5795555555526248888888B71E46244691300010554),
    .INIT_72(256'h0000000000000000000000000000000000000000000200300000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_4 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_4_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_4_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_4_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_4_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [9:8]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_4_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_4_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_4_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_4_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_4_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_4_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_4_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_5" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h5555590257C048D440000880400064E500A18030014E4E410230880088100000),
    .INIT_01(256'h57145555674751555B656855975455D9575555655D95978F7B07515555654651),
    .INIT_02(256'h755D6BD75511455555555545559755545597551975D5194559556D95AD565D75),
    .INIT_03(256'h5655565555559555559715456551655A7DEC5154D55565597655755975657559),
    .INIT_04(256'h5757D7F41198555DD8A895D4556555555955F755615455559555551555774741),
    .INIT_05(256'h5556D95A9565D5954655D55559546485655577D75F755D7F775D565D5D5D565D),
    .INIT_06(256'h145D55555554555975556559755994515154555B656855975155E5555551D1D4),
    .INIT_07(256'h595555565555565E4A15DE95851D6157565594655755975657559755D6B14551),
    .INIT_08(256'h5543D549A1555D28A8AAE4556555555955055561545555955555959577454155),
    .INIT_09(256'h55553FEAA9012943E93004C000011595551F5D41157531D175DB753575597575),
    .INIT_0A(256'h6A6A3A0541620550FFAAA50CB6E9A5706B171401711850A5451517A6B07D541C),
    .INIT_0B(256'h5CE816058154A01541548161456E05C05505534F815114EB0561545561D51565),
    .INIT_0C(256'h1554E557698115541415D5D504459556144651415574512C5555667615959159),
    .INIT_0D(256'h3E79596B0555AD857C5542952B1595565595955555555555665555D854555557),
    .INIT_0E(256'h7751C5A41655128B1111115655556F455A7447559D5791E7A42505155555D359),
    .INIT_0F(256'hA59965697F55EAD6D5E9759ED1DC59A119544B244444465599A5595A5646559F),
    .INIT_10(256'h18903080711146D2794C45674FF2955B471627A7E659C16F0581655894556157),
    .INIT_11(256'h6555109FFAA948585512A5C51C5569E2DD15514C45515402776D9755756F6066),
    .INIT_12(256'h15651934A145935157D5C5559554554D7D541514596519176F55D7957D175555),
    .INIT_13(256'h795515819802651754B551425115502519555D016299D5E91464585444553545),
    .INIT_14(256'h0604554555525D1755D49321D4459164457610D5545192D455C7704785140649),
    .INIT_15(256'hAA3860014BA96B94940150154454554024009002400901D51D5075450254AC71),
    .INIT_16(256'h504B84010402195158556995955677590160D8A9455853F0551A9E491061856E),
    .INIT_17(256'h52615DD51C1444155555957D474524D42554134A415155141AA1B33544AA194A),
    .INIT_18(256'h5C0765E425555B54D55246655D0530924240024560154C01115C54511D548999),
    .INIT_19(256'h9C9121819784555DA1651B88048104000D1DA009E5C040410150401595058041),
    .INIT_1A(256'h095A5F7D65023A802308209859518295CD98FA9095951A43F8A225C30459517F),
    .INIT_1B(256'h586CF3C158DD5551AE6F986169005641055C5E455511D653A03C42410561056C),
    .INIT_1C(256'h0A58084AADC4645515319D4CD24C157111568466E02996282A586782F955F0F5),
    .INIT_1D(256'hA4993008996B70A9A1B4C42760145411112D41498091C09901C5655577585750),
    .INIT_1E(256'h81150C0A12200D55876C97E06455C49191A4143154B30410625D5AB714D0D487),
    .INIT_1F(256'h485CA7050D4D06440B50411841551B501555A16546552300001514774016B845),
    .INIT_20(256'h119156149E11152485A642A425C85117045041291C11725C1C3B3A9910750465),
    .INIT_21(256'h14571C306060555D45244940447109546455101755B155FCE185D1A5CB543010),
    .INIT_22(256'hD5DA156856850E5C1B1755265D5460196F121189E4150C5009801528574E2005),
    .INIT_23(256'h160D61106A3A12619104A68E361EC1134475434040054C173145711165026241),
    .INIT_24(256'h96742140126144541408150D0254410104C01441444542489B1FD47494355634),
    .INIT_25(256'h14AC2D17E5D7F54957D3A98A5D50D51429F569442A9AC0700C434297D5947403),
    .INIT_26(256'h665555341CF55195554555D5C05D6AC1B05D55451145000C44D1341E1509B566),
    .INIT_27(256'h645020AB14573EA19317DE717114431507C424474863C167762D9545A554740D),
    .INIT_28(256'hD02119D9844293A4896025114540D551040441545075441190160544B4A41481),
    .INIT_29(256'hC154D455140351514514775DD51F31EA141515E63686DE551561651A928947D5),
    .INIT_2A(256'hF1141D161F2A41545D594599B1C1474115F3EA74535478F5E859759B12D165D7),
    .INIT_2B(256'h155A2087553552591069D5369715C59870C2C10164A976AB1B10110414415161),
    .INIT_2C(256'h751A81B6545449058551E950455592538D54A925515529D7A69C9C4785144555),
    .INIT_2D(256'hD4661574670415109C255562289C71511506C5C92645015955601F5B4195A155),
    .INIT_2E(256'hA054015A81145142446A4A1A9666D0C5490154415E656545111445C545086044),
    .INIT_2F(256'h57450700E3453458A5355C0457611528C55D8221157051140294510045581C06),
    .INIT_30(256'h73EA51495178E74C5FE04B1B1003100457545D4A5170675175415D1172D65194),
    .INIT_31(256'h49455514455BE0E95078C46085601596155010500D14B0415952A171C2435551),
    .INIT_32(256'h1EA45C9045569241950AE81C067C7D464457140696031D0147D094D445440ED1),
    .INIT_33(256'h1170005D581BD5014553C5123146440926C14555141442104110700409C24748),
    .INIT_34(256'h16FC215345465140E40594954074451E540559594A451F96B46A0D1357865556),
    .INIT_35(256'h3DA54451A591428187EA164845E747E3B585208CB194855454155994900D5524),
    .INIT_36(256'h4645104B1C55051174D45605854455126A4548551441C55D44515C4C99DD6565),
    .INIT_37(256'h55759562581155E15996125C9C7D855D4511C9155FC04951C73159469D7055C5),
    .INIT_38(256'h4494181975B09458345145986115044660511540441918F05146551106A73CD9),
    .INIT_39(256'h82926D8165459D14345D1D141150455D1415159D95E50446D5403B6186112514),
    .INIT_3A(256'h47431409B04C601B040515000575400005540111580615D55124515521515145),
    .INIT_3B(256'h54402554FEA7426F07D97D49539EF55551BC4547853C153198185513F2517412),
    .INIT_3C(256'h550851048C555D76544500455041A517B73755009424B06505505AD10415C490),
    .INIT_3D(256'h9165415A2156A14DE11505155015551545491D9516144156CF00600EC1157841),
    .INIT_3E(256'h45C5557514915146C51A4129E115E395499C02EE619146F090759292ADB29101),
    .INIT_3F(256'h591299C111E53124502C61194452154444015744535141011D0196D15D5C1992),
    .INIT_40(256'h1044142C5445651D1406104100D9C1957281545C011165591A2441E4D1658544),
    .INIT_41(256'h99564502E96B94911225247591DA29E4599A62658A95EA17B84A6B814100001C),
    .INIT_42(256'h02C9566320116C11E56955495A6575430459CAA5659A06796BA5645062559141),
    .INIT_43(256'h241410440294C8C9244055E5D19B1104255401C503424D94D500841D1450D1A2),
    .INIT_44(256'h144084754C537D8096524151094448451401111915124409355B00244400F55F),
    .INIT_45(256'h42F144712751958465844A851060425044675696851251D940B0512244924489),
    .INIT_46(256'h9596802C425C164185B290D43585BC4131524059110415114444218611114410),
    .INIT_47(256'h11199C5A5A144947676B11481554C06355561D57A5AD5796851864925645A20A),
    .INIT_48(256'h050014080556614341100460050005504305024C0141DD500505C511D554D165),
    .INIT_49(256'h585193442115B543001982209F4564401651F9011201945D4800055155020006),
    .INIT_4A(256'h9659302D081200725065386A02444061E546C65C44441044CF04054452900341),
    .INIT_4B(256'h9D54710030C46045D45153D231904DA325163694100D2301040584A0C5950349),
    .INIT_4C(256'hB59D41420255135C551C50843524944149159905B3E92244A316549501C94494),
    .INIT_4D(256'hF29513D4BAA5C295C2465525B14CD4697C23504441215191599DDC571C3F96C8),
    .INIT_4E(256'h66C414EA409188635006B2D06351185050094054465646737D81441740017007),
    .INIT_4F(256'h2565151555544407B595242515404603CEA406B4A9805569715419125F501392),
    .INIT_50(256'h8D615429E1E4002001055C5514214486555624040445107D6594150112510001),
    .INIT_51(256'h48574740020011554585400103C1C0340952416355529B44CC5A1A1141856400),
    .INIT_52(256'h5020055A66F008514521201C4B41C22A2259195478110955490040304144A514),
    .INIT_53(256'h41056105535D0574D40315010915440564036452C209705511434D00F4905051),
    .INIT_54(256'h54208444A45F050010120011140D5F7491031543951A957655BE454D00080055),
    .INIT_55(256'h0485081D555614108090AE816004144845555041558015515504359C85751815),
    .INIT_56(256'h01280C4404176C09052000B052B99900608910354055159D86BC09008140096B),
    .INIT_57(256'h25156D4875D545505508381906242318000595010A011F140AC8500AD58C009E),
    .INIT_58(256'h54F3594011F54002744610041C4010110047144404D4044C4040A408A5D00C05),
    .INIT_59(256'h5878D24754542605165574D46184901141658A9460458402FA93FABB6E082400),
    .INIT_5A(256'hA54A95B05D0005075110005404500404800C5C95E132429085888A981C44D5CC),
    .INIT_5B(256'h481441164C510C0185555290A521256258C047CA40465123256090069A092860),
    .INIT_5C(256'h4C440D111111111112A91111111110111111103F0FF0002048442A82E0455548),
    .INIT_5D(256'h555555555555550923243F3403000020000200AC000DCC981162203888088C04),
    .INIT_5E(256'h7230C507DB1424701F880028F3042C90B5124B06C1470C1AAAAAAAAAAAAAAAA5),
    .INIT_5F(256'hBC05752413315D490774504471C30303030FD23022000070DD7BAE011D684881),
    .INIT_60(256'h545C0F9765C0023C8F0008F0BC2F0008F23C8F23C0013C4F13C8F0BC2F23C8F0),
    .INIT_61(256'hA04F005CFA46A91C1FA06BE85FD7F0DA41F74442481CF00F82F00B8C57C43053),
    .INIT_62(256'hE0059E5C07C00314A5394C0080734220157C66DF00D354CF07782277F18301F5),
    .INIT_63(256'h19142A1D111E147C00F031D239F3E804B40F2D042553140725BF0CC01C32777A),
    .INIT_64(256'h48904823215CD10D041CBFCCFFFFFFFCF34F718C838C39EA80A0C08B00C00434),
    .INIT_65(256'hD0F777FFFFF7718F3112D17C71F8F43C781F09B37704104F39082157D7D1FFDC),
    .INIT_66(256'h0003C0F03F2ACA8000000F03C0F13C4FDAB6A0A82934CD031D12122C055F91E1),
    .INIT_67(256'h49DAC44D223C401A0090CBF16FFDD297070F40004F0BC2231185113A176ABBA8),
    .INIT_68(256'h87349F76244466E08307A547A7B8A70731218509E600265596A0807D1E349D15),
    .INIT_69(256'h0C20562755A0114E100080330832008020080083143C73CD3DF073DD419A6081),
    .INIT_6A(256'h3A4AE6B96E0C15440C50000314C5097D26400240C095040BBB5B6B3B11904003),
    .INIT_6B(256'hC460F42040605645508450D5939E14362495D0C77050401C7FBF308134F33045),
    .INIT_6C(256'h03C973C0C30C3077E24C15230554004120AEC1E311E0F8C7800114050952D472),
    .INIT_6D(256'h09090C243090C243090C243090C24000F20285D0180077114BFFFFFFFFFFFED0),
    .INIT_6E(256'hCC4FCC4FD534C034037D3437310DDA1DC40137C243090C243090C24309094909),
    .INIT_6F(256'h4C1030B40C28AAAFBFB1C14147304217F4441E7C254B3FFFFFFFC5370D4DCC4F),
    .INIT_70(256'hF4D4111C601B50851C1FB0007AA0ABBFECF0921C1D4020401302D13D1030D358),
    .INIT_71(256'h00A020008100005155551540000000005B0800000000B57483440D10AAA01000),
    .INIT_72(256'h0000000000000000000000000000000000000000000200300000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_5 
       (.ADDRARDADDR({1'b1,ADDRARDADDR[13:2],\imem_rom.rdata_reg_15_2 ,ADDRARDADDR[0],1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_5_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_5_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_5_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_5_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [11:10]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_5_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_5_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_5_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_5_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_5_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_5_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_5_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_6" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01013C395403C44211801C049801150080C00496C845503F22F0C4C3FFD50503),
    .INIT_01(256'h55410014F03200938324D50383943556540014F304000D00D032000044F33200),
    .INIT_02(256'h3253556565C8338400113CB8438324D5038325355955C800324E0C93540E0E43),
    .INIT_03(256'h0C10E3953438E4D556540014F304003403430CC1DC184C4005CC8438324D5038),
    .INIT_04(256'h94D565565C83030A400113CB0E3935438E5359555C833438E4D5510014F03200),
    .INIT_05(256'h24E0C93540E0E50D559500053CC1003650C03363701310035C210E0C93540E0C),
    .INIT_06(256'h8038400113CB8438324D5038325355955C80938324D5038390D55040053C0C80),
    .INIT_07(256'h8E54D0E394D559500053CC1000CC1DC184C4005CC8438324D50383253556565C),
    .INIT_08(256'h5955597200030A400113CB0E3935438E5356555C833438E4D5510014F0320043),
    .INIT_09(256'h0A402AAAA8AAAAAAA8B248C8C842194300CD8DC04C400D708438390D5038324D),
    .INIT_0A(256'h0001C8AA50003000AAAAAA9A003100EAAAAAA8D000C400AA2104020AA040004A),
    .INIT_0B(256'h4322A9400C0037C03C03AA9600A0AA5F00F00C302A940200AA4C03004C00C007),
    .INIT_0C(256'h8006A0026A8C04002244000A0010400003043C7E804B0C9201930030C00C0C00),
    .INIT_0D(256'h6AA8002A30E484F00B0042A8AAA0C0C020104000151004440000008682888100),
    .INIT_0E(256'h3000020080C38C71CC088C00B4C23C10001D810040300002002A882800300A20),
    .INIT_0F(256'h3C52530C494C494C494C52954300CC00830E31C730223020C4F08C001D810040),
    .INIT_10(256'hE320C0382EEE842084B7086200000000B00040400038AAAAAA8F36D4481B5303),
    .INIT_11(256'hCAC3308AAAAAA08400CC0800C300C92C02206833BA3E8F0010C0B13085D0239D),
    .INIT_12(256'hF30BC2C300384C2C031747762B0CC5F0305D36D7530BD20010DC0315C3C080D5),
    .INIT_13(256'h0008081081020A0100400C000D000D00C03033D000004004000020833317C5F5),
    .INIT_14(256'h9940190000494C0300C00041CF30000004000180140015450201142018000006),
    .INIT_15(256'h04055C0400200200090020020308001010404101040410C20C04308040000C20),
    .INIT_16(256'h1380008E04003028030010ACF302AA190120CA054AC140F0008154260000A2AC),
    .INIT_17(256'h00021C310020010005080033318110410283842150204100004107000C2007A0),
    .INIT_18(256'h8C2F30C422008800C08022B02C0030080800002004888C03B08C0201040100C0),
    .INIT_19(256'h00033100000000090100002000555400000000041010504014104014F044C200),
    .INIT_1A(256'h2200BE8AA0331EC0304C02205CADC0124D82005448EC8242C0F1041F000B0B04),
    .INIT_1B(256'hBCCCF0CAFEA2A533333014F34C00A1020CD031AEE332B0A2C47100B60EF31000),
    .INIT_1C(256'hA00000048000080021000C120020500404300400043F4302132420C3F00230C9),
    .INIT_1D(256'h5000B0C448330C000550400800030100F44F00400000E8200103083133002330),
    .INIT_1E(256'h00C040002380CCC4440CD00607000BCC0B5402072304C08CB3403E3F42C8CC21),
    .INIT_1F(256'h070C0474000004300080034441011770910000504707010002400084C0300000),
    .INIT_20(256'h8F2400042182B73087104000800900360C2C30014C1C3011D0000010C0080217),
    .INIT_21(256'hCF0E3A310020C0CD0000A3060C10000001005020E0B1203480800800C000C009),
    .INIT_22(256'hC0344106CA910224C05340003822003802010000C41C0F100880328800501040),
    .INIT_23(256'h1726C30000112A00047001409841C009840089B0031C2404202050C2180BC304),
    .INIT_24(256'h150440023000640200180326000C010301400C001280000801A3C07010010400),
    .INIT_25(256'h500C1C0DC1C3F839D3D150C0200200C0003432A103554EC0000018170C403001),
    .INIT_26(256'h4F34101084072070244F2B3010430010500C100010C0042C00E62E8548E0C000),
    .INIT_27(256'h430000405F08954053C00C80800303104B300404030E0888805FCB403044340E),
    .INIT_28(256'h200C50300008020A0A0410AC80C002E0002000308A2020C2C0C000230805C003),
    .INIT_29(256'h00898D0040C504040150C0CCCC0D71014281428240901F00100C200052080020),
    .INIT_2A(256'h00818C00C0015C050C0C002107C40100C1095431010303A089A8880051401030),
    .INIT_2B(256'h080A2000007BC000210401301400C082800001000255040155000C400318C00C),
    .INIT_2C(256'h02097050090B10C96228C406044038A8840A401004B02489220400201A001000),
    .INIT_2D(256'h0E044200844042C6090020010801000F0008D01E9708040107054F0200E0A422),
    .INIT_2E(256'h3100130A044044230014084E801540D00E0002542825D1A4100105E050028610),
    .INIT_2F(256'h39D0047D430033021560BC030100C260141CC330C0B300C000550000300011E3),
    .INIT_30(256'h8954140C8C840194002360550303340100050C6004000004040404C0B00D0822),
    .INIT_31(256'h0A301000033CC0C100000002328CA0000F6010700C00304008007A524F032C8C),
    .INIT_32(256'h0015088230812E02C00881010033814300590003652001002E830083000C0E80),
    .INIT_33(256'h8005E01E0AAA80004000D3003000009000100039810438040400310105C0020C),
    .INIT_34(256'h402F0C4FF033188055E5C0141CA42900810A4C4021710100313AEC17131000C0),
    .INIT_35(256'h10581C10442001026001518000581000009A0094040302510820408004080461),
    .INIT_36(256'h3004184C2080E103800440540003554010040800C174244131140C4000603450),
    .INIT_37(256'h21244603280014C105518002C15708CC0000828128E02121C372E1DE1E3BED08),
    .INIT_38(256'h0813938000065F10D30C31D21420E4052B802417C0C4C0864488200004546800),
    .INIT_39(256'h3000001C00F0F0C0304828C0C230318CC2C0C0C008F00002C010D47800020400),
    .INIT_3A(256'h0040260010020455C1004600050A000340C40130404300400000041010190530),
    .INIT_3B(256'h80002A804543822F030B00C3014C02C0044C0033130C0030853440F3D10C100D),
    .INIT_3C(256'h1480603000803A04400C0060470C04B14733128002000617C303015C00E8C0C3),
    .INIT_3D(256'h0C005880041148001094C0C50300D0C03040188200C03000180E000880C50102),
    .INIT_3E(256'h04885150C04000001C2D1800C0C04801300034530C4C71F35005115405500000),
    .INIT_3F(256'hD8080000000430100300200130870C1040C047300050F08CEA0210000101C008),
    .INIT_40(256'h0801C0131371780001030600004010C03808814E1E2C04C8C0133010CC0030C0),
    .INIT_41(256'h20A8B0002002002020C0083220E0CE0B043380CE03380CE0338040100C1414C2),
    .INIT_42(256'hC13084041100720C000333102040800CC89FC0400F007210010A8B00082A2C00),
    .INIT_43(256'h000600600056F84D283074C0C0405D80847000400801241220C0C00C05800002),
    .INIT_44(256'hB00300414EC040C88C40032000000D5901128000C04BB20D101C00284408B040),
    .INIT_45(256'h303CF0303300010005000000C40000C073883F0000001CA20000080C200C2030),
    .INIT_46(256'h5C000001780C02F00000010010000C0008000080002023C000202C8000813C04),
    .INIT_47(256'h01C220F8000000728A2048AC0E10C0302C200847C00AFF0000008800088C4000),
    .INIT_48(256'hB7001D30072A210003C4202B07003A8FB700004D01D00C100D040500C2441011),
    .INIT_49(256'h00046C8002C0000C3228B0C403318B1C300102080C0E23CCCC0004CE37000202),
    .INIT_4A(256'h1582031113C202B4C085100A00508A2880BB140C3008160C001008016800720C),
    .INIT_4B(256'hA007050010ED0C0800C0220BCC8431BC10030028A7F4EA3704D4A0140440036C),
    .INIT_4C(256'hC010404C0C4CC000102F040001C984803301C4C13BD8F3100D01300403F00256),
    .INIT_4D(256'hE0020C2A340D213630A00204040E6F180CA08A684000B0C88AE9AC06C3000413),
    .INIT_4E(256'h00170A015014003B200D02C00440000C84C80000A0260044281C403718B3000F),
    .INIT_4F(256'h4701101C201000570040010283007407201402A8203C51EAA80004840A200318),
    .INIT_50(256'hC200180007E000204F11200488CE4102C180C5C0CC01040421020130018C4000),
    .INIT_51(256'h33CF0C000204F4253340000003C1C01004000BAA46216803C421480CF0A10070),
    .INIT_52(256'h1C3082B530303330C0C0C30C32031E003021887001C02037300C10B31C030300),
    .INIT_53(256'h4030701058002005073C00CC7001E0AAA00C40101E0802B3E0B0C0C0420C0480),
    .INIT_54(256'h040C310330800C7C80083338070815360002C8020AE1C142E80F010C00081120),
    .INIT_55(256'h00A88C24020CD20233010C499CC0B3830401C400500310004010010002210003),
    .INIT_56(256'h004031742333C00020C0000000375CCAA00080030014C110113001C0C00A01C0),
    .INIT_57(256'hC5A0C331000C44CE1C0C324C02058C5C3427291C717CEA140C034B009D800010),
    .INIT_58(256'h40F34020000DE0006C240C0CB330CC0CC0C10F04B1C0090C20501703011C004D),
    .INIT_59(256'h2308C8587028FB04F30005CF001D0C0000009100000000310150001054CC8000),
    .INIT_5A(256'h40B087049C0847003C0E8002030408033A030E03E03C48573233000B5140000E),
    .INIT_5B(256'h0010000200400089C4072002E012D7102373000008450032D7100F030060CB10),
    .INIT_5C(256'h04000C000000000000CC000000000100000000D5356EAFB880C0330734414004),
    .INIT_5D(256'h000000000000000F1315402002540020000200BC0000C145111D106444844480),
    .INIT_5E(256'hAAABABAAAAAECFA3EAAA33B2AABAFAABEBE8B2FB8AEBC8E00000000000000000),
    .INIT_5F(256'hFFEEAAAAB22BAAAAAEECFACCA2A9A9A9A98AAA22A22ABEAEAAAEBA2A2AA8BFCA),
    .INIT_60(256'hEBAA2A3ACE80023C8F0008F0FC3F0008F23C8F23C0023C8F23C8F0FC3F23C8F0),
    .INIT_61(256'hBAAAAAABABFACEBB2AB28AACEAAAAAABAAAAACBAFEAAA8AA2AA2AA8BEA8B22A2),
    .INIT_62(256'hAEAAB8FAAA800200B02C0800C0AAAA22AAAAFFAABBAEFBAAEAEBAAAAAB3AAA9A),
    .INIT_63(256'hFE3B12BAAAAAA8A800A2EAABEBAEABAAAEAA8AFAABE200EAAEAAAABAEAEEEAD8),
    .INIT_64(256'hAEE0AE3EAFA8FFEAAA2AA3A8AAAAAAA8AAEAA2A828EB2A800002BF74BA88CBDB),
    .INIT_65(256'hAAAEEAEAEAAAA2BAABAEAEABFAA8AAEAABAA2AA2AECAACAAABAAA3EE2EA91528),
    .INIT_66(256'h001004010370DC000004401004010040DC3700C0302ABA2EFAAA2A2A2AAAAEAA),
    .INIT_67(256'hAA93BBABAFABB028AAF8BAAAAAAAACFACECAB000400C3E2EB32AFB2BAA800000),
    .INIT_68(256'hBEABEAA8AEAEFFAFBAEA3EAA3AA2AAEA2BF2EBBEAABDCABBEFECAEAAA8BAA92A),
    .INIT_69(256'h1035AAAAAA2222800000451344711445114450D7FEA8A2BA2BAAEABAB2AAA2BB),
    .INIT_6A(256'hAFAA8AA2ABAB2B8AB8AAC00114450D5A498A88AA8AABAA2A2AAAAA2A1FEF8001),
    .INIT_6B(256'hBAFC9AAFAEFCEEFABABAEAA76A2ABAA8BAEEA3BEA2ABCAFAAA2AEEBFA8AFE3AA),
    .INIT_6C(256'hF2BEAEABAA3AAAAAAAEAAEE00AA85080507BC763AB62A8BE400214852D6EBBDD),
    .INIT_6D(256'hEEEEAABAAAEAABAAAEAABAAAEAABA800F9314AAF22C8AA2EAAAAAAAAAAAAA8AA),
    .INIT_6E(256'h8AAA8AAABAACABACBAAAAFEEA3EBAAEB8A8AEEAFBABEEABBAAEEABBAAEEEFEEE),
    .INIT_6F(256'hBBAFAAABEA80000FFFF3B2B2BAEF8AEAAAAABB988BFAD55555554EAEBBAB8AAA),
    .INIT_70(256'hABAFBEA8F7EAE2D14CFAE957AC0000000000333AEABAAB8BAEBAAEAAA8AEAEAE),
    .INIT_71(256'hFC103000000400AAAAAAAAAAAAAAAAAAEA3C8888888B9BACA2C8BA33FFF22AA8),
    .INIT_72(256'h00000000000000000000000000000000000002F0F002F0200000000000000003),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_6 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_6_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_6_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_6_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_6_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [13:12]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_6_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_6_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_6_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_6_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_6_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_6_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_6_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_7" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE18EC48555541A36060024000000BFFE8402802C303FFFD00030CC00AA100288),
    .INIT_01(256'h53428B9B103100414118D3A3C3D834D310239B11B802C300323108907B13310A),
    .INIT_02(256'h91C119F459CC34C02EBC6C7EA3C338FBA3C33E313D14C422090504634EAF8F8B),
    .INIT_03(256'h803AFBF294165AF6F112811B1138020C00CB0C40462E4440056642BEBB079014),
    .INIT_04(256'hF8C134D56CC3A00708EBC6C7059634EBEF6B64F44C439416707672811B103108),
    .INIT_05(256'h12586634E8F0F60D36CC08E6C46E823FEA0829B9B03B9AA9DEB28F0CE3EEAF8E),
    .INIT_06(256'hC26C02EBC6CFEABE3B8FBA3C33E393F14C42414118D3A3C3E0D4D0A2E6C40C42),
    .INIT_07(256'hCFCA505172514C608E6C4EE820CC2462E44400564423CB307909699C119FC59C),
    .INIT_08(256'h3D99FE7308A08708EBC6CF051634EBCF6B4D58CC43941470745A839B103108EB),
    .INIT_09(256'h226080000102AAAAABA0AACAA604BDA82006CC4064C88772C2BEBE2FBA3CB304),
    .INIT_0A(256'h2A03CC009800302800000027A20220C0000004D81AC6080009A4A08002209E08),
    .INIT_0B(256'h433002600C081BC0BC0B00242240008F02F82E3000218900288E83200C20EAAF),
    .INIT_0C(256'hE0070880400EA38200880B0022A0BE008B2A7E5EA2A72C9A8AD18098CA042E20),
    .INIT_0D(256'h8000020030B0C0F65382600000084AA8303840023F99A448803E1B2CC05058A1),
    .INIT_0E(256'h3004030202CBAC30CC8A0DA0D1EBB4180044460400300403020020000A100080),
    .INIT_0F(256'h9439EA02CDA2E7A86708F37BAB00CC880B2EB0C332283072803AE40044460400),
    .INIT_10(256'hD390E09C9DDD4AD27A9BAAB900000000F9A8A3A2C0B10000000D9D7A0C35E100),
    .INIT_11(256'h6AE99800000002F62CCC0C62E3084CAC22A8B4BB759D67A02042FA32C45ABB66),
    .INIT_12(256'hD9A9CAC318BE8C1C8B392D99ABA64470B0E499D349A9DA0012ECA39EE3C0C83E),
    .INIT_13(256'h7D2793C93CAAAA88B22ACD182DAE2D82E0B23BDA800084098A83860B3B3BCC74),
    .INIT_14(256'h6545F4564335415378C4A3CBA8B315045138BC272149541F49E4C24FC4512550),
    .INIT_15(256'hA0BFF6111B993990B8151151454684C17505D417505D4151A530546B024CA9E0),
    .INIT_16(256'h547F2EB10E00A51E20A0801E7BE844B38872215551FFDBA88865548010AA9856),
    .INIT_17(256'hAB4B6A7616B77C194625B4E38945582C6594301555123950120BFE4188106055),
    .INIT_18(256'h8E6239B8F958D07C88D13838180D30C55384118BF088AC0C0C70518AD0C925E1),
    .INIT_19(256'h101A22025A541156A23FFFD50882A01004180C37EAC0A0896B428022CB24EA09),
    .INIT_1A(256'h0C2AB02CC133A1C0310C7290AC0EC1888AA15554A0F63183E8F0FFF60C1D9DAB),
    .INIT_1B(256'h3CACF0CCF00B3872767189F72EAA06A8B5505C044B393208D020033C4CF28A7C),
    .INIT_1C(256'h1558088A3FE7BC5BD279F1C9B19967B1C536084EF2AA9B032744C0C3B80830F0),
    .INIT_1D(256'h55E51308A080A0687FFF45369155D496C728B025F1BF80F6024CBF4A48A88AC2),
    .INIT_1E(256'h44CB0859F054022989DD69F194E77C22AFB04417B47F4523D5A7E0214AD4A859),
    .INIT_1F(256'hB9A06FD78B49D8B85640802282A2278069411090880A15400750D0C28511FE37),
    .INIT_20(256'h511489F25D196A39CF4C39559BF4589F204041956C66C1BF5E2D2762E1640994),
    .INIT_21(256'hC31248800A68F83A9F94A8F12A509F0E45B4112BA463910E45D9D6553FC369D4),
    .INIT_22(256'hC96668A7A95B2C033FF6AF944617CBA6513B46CF942201210D0882944BF0A288),
    .INIT_23(256'h21A980225545692FF0DE552FA70AD0AA68686A7287025CBB8250005978104AC0),
    .INIT_24(256'hBEB0F14DB3AFB47929CD91A9862C4518CC845093C261895EBE9EBFB0B42E9A04),
    .INIT_25(256'h1ABA2A24EAD3F4BF69E955E91C00C450389A74002BFFF5339CE7455784807402),
    .INIT_26(256'hCFBC30B2A00891093AB49D8940B9A9FFFE524BE5250670615E593D3F0655EAAF),
    .INIT_27(256'h4B93226FFB875555A6E72B7979038321E7380E4D80956E77462A27A989A84C05),
    .INIT_28(256'h902FFDE2889555AAB5F077AB6440A191467043A2831155E5A1EA74B9F655DB4B),
    .INIT_29(256'hE978D845108291112528BBAAAA9029556BE51161EA3FF9182C6D799551850A92),
    .INIT_2A(256'hF9F0595BEF955EA44C2B969BFE859242DA85557045E38B10649FA9ABFFF97A4B),
    .INIT_2B(256'h912A20469316E95BE80AA8336C07C2DBE08082081555545BFF967F045FC595BE),
    .INIT_2C(256'h8863D1284484C2F56ADA3E4EBCA4BA9ACE455544B45822E4A5AFFE4FC72588AF),
    .INIT_2D(256'h1595111CAFE521315484900780E41F552214844D5586412A041467A082D4011B),
    .INIT_2E(256'h20EE451A501B61308E554461511FF384BD060951108F985561245FB6040B9188),
    .INIT_2F(256'h6A8407FCE204369955095C069839A6A0FDB8C331A55341A40954400069883F57),
    .INIT_30(256'h8555510D29800963A0136BFFF9CA98044B5448D5510062118D518296FFFBB258),
    .INIT_31(256'h2021000207B4C8C6A0720982194455E4FA50BAE88828B08008B155110E4A2D29),
    .INIT_32(256'h9557AAD624203943A045ABFFA32B48437232170174560B043C0342F344280E08),
    .INIT_33(256'hDDBF576550000000D33FB7622565550A2FC140650C1B70707C7A7419AA46598C),
    .INIT_34(256'h2BDBAD3D7B308C64FC563520B52B6E46AC599EA4557A1693AB7AFE17A77AB7E6),
    .INIT_35(256'h22A55B011986408219554A4C49A4685151E7231FFF21470427A19BD65F450108),
    .INIT_36(256'hB9008A0C8209F08A04120601C54715E763791945C7DDC5A473511400D2963A81),
    .INIT_37(256'hD57AA143C11121C616001620DFFEAB92596688CA9CF03840823AB88B88E3BD23),
    .INIT_38(256'hE1871B4546F15B25EB4DB1C91529C7945FD592BDE5CAE6F851E28C54E5556626),
    .INIT_39(256'h7955AFCD15B4F8D0309E9DD0E9607B7ED2D1D0ED87B84585EF09FFF455386128),
    .INIT_3A(256'h0A01AA010004AFFF40013B08096D02A625E1D24127271F32B9157061F071723A),
    .INIT_3B(256'h5490A9FA5556C37A07058AC5972D816E580AD43B430C1426E02028E280AC352C),
    .INIT_3C(256'h64894FB95E8D39AE1021122673AE616FFE3620825420F1971BA07BF4049C99C2),
    .INIT_3D(256'h9C10B66557953ABFF1CDC9C5BB01D1C070E56EE20AC2702BCE0D540DC1C57C41),
    .INIT_3E(256'h50E0B24A28A6000FCE98345593C12B807AFE71FF9C1144F7A09189556FF95651),
    .INIT_3F(256'h7D1551015FF1697A9E7E61E876731AC3E5E407408AFFB15FE93886000C8CD655),
    .INIT_40(256'h715CE477377154D55C1771715DB6C2BA9551A448CFAE615A154680A0DD95A222),
    .INIT_41(256'hBB42BA0E393B91AEDEE46BA1AE9EE96BA7BA5AE96BA5AE96BA5A2BCE813042D7),
    .INIT_42(256'h00E86830C3EEF13DE438EB791AE472035C45EEE4E0BF35B93BB42BA0EED0AE83),
    .INIT_43(256'h9514109C0954B882169089A47D0BF525091E0D8A1A2A9BF9D140E29F98817954),
    .INIT_44(256'h97C0756ECA56B86CC6E955860AFE9EE50C230B91F41B1A02A9360414980978FF),
    .INIT_45(256'h4EBE6BE93BB9975E675EB747F25F65916B6A7B9389595ADA11FA19E167B16785),
    .INIT_46(256'h5F93813FD56F7B7187F954A53987FA516EF974E2F96539AFC465323F119434F0),
    .INIT_47(256'h15A1A9EA4E25656B688F11040600C3983E1A144AA4EEEA9389546ABE4688E225),
    .INIT_48(256'h38C094408A8222028B3067330A0216857350A578A2619C906A890A19C8D4DDFA),
    .INIT_49(256'h9C00174C3AA9F003141F2A23FFA86AC2865BA98F9085A3783F0508058A40A8F3),
    .INIT_4A(256'h69653AAC31C4282181613150F958AC124A73FE493E55E00A02784D5C155403AA),
    .INIT_4B(256'hF1E0BFB090B41E56BEBD73914360019D2111550613FDEA22ADFD1254C8C081C5),
    .INIT_4C(256'h479B9022221632140900B2FC3921200DB51452BCEB92F3B873287C4C028B0556),
    .INIT_4D(256'hA95C1C38B6EF01BEAB065BADF2B80B265EA0C0013731F16BDBE8A827D0802FF1),
    .INIT_4E(256'h2FFD055550204013A13650E3FFF8134AF0A940F929D40ECC80CC2517C531F80A),
    .INIT_4F(256'h785E25E154B7A90708B10519598077F61554040822E0D8400EA048E280002390),
    .INIT_50(256'hC340A416F2F7C02F4A9014215924084C6887B0C5AC0A307293B788EB921F0369),
    .INIT_51(256'h4B7BC27C02F4A4307349E8097FC3DF6C0EB95A2AA203CC838C40000FB0D09528),
    .INIT_52(256'h0A3083F65FD10B5FA620F0FA4AC5CC955192EA1BFCD16E117903C12CCD64A50E),
    .INIT_53(256'h20241FB204711E30634205A30A10559018806503CC9B3AD521EBD9FD49504FEA),
    .INIT_54(256'h205AF844B8E3173EB21B0AA5079988E55644CC6066E861BAF7FB809DF00BD19E),
    .INIT_55(256'h1AF8C09B29802A16A8BC0CEBAA25BBCF4A387052452FA8BE2F84289C2E311222),
    .INIT_56(256'h09228FD4475EF8656DC81FE1016898F0C2EDD46E8210389EC77857C6C6E0DE97),
    .INIT_57(256'hD58FE5893ABA4A8F620D37950895B3FE704881B33549C02C0C809B0D2188407C),
    .INIT_58(256'hA8F3A06F27F840D67C7010D6988320C20D6717CBFCA807DC70625408ABF40CC9),
    .INIT_59(256'h8300D5523440FFC5FF167FAB926B40300155960602400089555156BFFD4D54C0),
    .INIT_5A(256'h743AA1F08F9F3A476CAC36661CB3E0E4B0D8BAE9CAA2A554BB0B0096FF2C928B),
    .INIT_5B(256'h00880A010220205C94309956EDD3B89663A8BFE55B897173BA949E85BF1523B0),
    .INIT_5C(256'hCCCCCA222222222222AA2222222222222222203F0FC3F0EC48886A8AA8A02360),
    .INIT_5D(256'h0000000000000000133FFF0FFC540003C0003C2B003FBFFFFC33300CCCCCCCCC),
    .INIT_5E(256'h5515555550154551544401514515515155541154014444100000000000000000),
    .INIT_5F(256'hA945551411115545045450445145454545455511511515555555551515545545),
    .INIT_60(256'h55551515454000280A0000A0A82A0000A0280A028000280A0280A0A82A0280A0),
    .INIT_61(256'h5151105155554155055005545555155551555451541154551150554555451151),
    .INIT_62(256'h540554541540003C2F0BC0F0BC55551155445555115555450544115511111155),
    .INIT_63(256'h101110151154145450515550455555051445155445503C411555155155555554),
    .INIT_64(256'h40544145555415450505510000000000514151540011157FC0F1544411404150),
    .INIT_65(256'h5455551415555155111554504554555555550551554014554504115555515554),
    .INIT_66(256'h0013C4F13F6FDBC0000C4F13C4F13C4FDBF6F0BC2F1455155151151515545555),
    .INIT_67(256'h55505545151514145414551054515415444550004F0BD51511055110453FFFFC),
    .INIT_68(256'h5455555400144141114505450550154511504115415140155554055514055500),
    .INIT_69(256'h3C2F55555500014510004F12C4E13C4F13C4F0BC145451551510511551555155),
    .INIT_6A(256'h4005415055150545141440013C4F0BD555454440445545151555551511004001),
    .INIT_6B(256'h5444541544445555505454555515151455555155405144514515555554544141),
    .INIT_6C(256'h5155544155141155115455554554084030E241515551445540013C4F1BD51555),
    .INIT_6D(256'h444444111044411104441110444110025513C555100055554555555555555454),
    .INIT_6E(256'h4455445555045104555555555155555541005545111444111044411104445444),
    .INIT_6F(256'h551515554568AAAFBFB15151555440555454155415557FFFFFFFC50515554455),
    .INIT_70(256'h5555151455554415505556A856A0AAAAA8A0B215155054415515551514155555),
    .INIT_71(256'h00304000420C000000000000000000005114CCCCCCCD555451445511AAA11FFC),
    .INIT_72(256'h0000000000000000000000000000000000000300000000200000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_7 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_7_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_7_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_7_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_7_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [15:14]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_7_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_7_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_7_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_7_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_7_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_7_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_7_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_8" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFD83D5CEAAAAFBF4231FFBFC22FFEAA99EBF9C28B02AAAAFC1FFFFFFFFF03284),
    .INIT_01(256'h2FCA8D6AA632005C3CCEC3FBEFCEBBFEB9516AA64AE20208117101FF4F573102),
    .INIT_02(256'hBFF38BBEBAC8378F3FE3E9B77FFFFABEAAAEAEAEEFBAC8010160B23B0FEFBEEB),
    .INIT_03(256'h403FF3FFBFFCF674479A8FEAA6CA620820470DCFBF7ECFB339B657BEBBCFFFFF),
    .INIT_04(256'hDEDAD6FBAC83E996F0023E9BFF3EAFAA8AE68E85AC83BFFCEEF4CA8FEAA63200),
    .INIT_05(256'h140303B0FFFFF3BEFCA3545AA9D25974D55ABD5FF9BBFEEEAB6675F77B5FFFFF),
    .INIT_06(256'h8048F3FE3E97773CF3ABEAEBEEEA2ECFEC805C3CCEC3FBEFBACBF3A35AA98C80),
    .INIT_07(256'hCFFEFFF3FED31A5F00AA942580D0CFF7ECFF339B657BEBBCFFFBEBBF38BB3FAC),
    .INIT_08(256'h957B9EB203E956F0020297FF3EAFAA8AE6CB156C83BFFCEEF4C68C2AA63200FF),
    .INIT_09(256'h95A41555545555555441E7FBAE1C13557BF57BF7FFBFFBBDDD9697ED7FFFBFFD),
    .INIT_0A(256'h101DC2964E50361155555543010B29D5555555D041D411551515A56554555495),
    .INIT_0B(256'h370A59394D8407D47D8755557452965FD1F31C74DF54D104C35DF7759F7FD0D7),
    .INIT_0C(256'hD4975549555F3FD4510E559540FFED4A074F5C8FF7033DE3DCD0C508D996AC58),
    .INIT_0D(256'h155509557F50407FB3F74554004F8FAC0128AFCDEAA6ABB2C09EED3CCC505C3D),
    .INIT_0E(256'h2FD42390A28E5CB2CF058FCFA7FFE82A33D94F14C32FD42390557415533005C4),
    .INIT_0F(256'hEF1CD7CD4C53DDF43F0F53F76B00A1008A3972CB3C163FE3D17FF833D94F14C3),
    .INIT_10(256'hC3C8F4CC3CCC03C33C023FF2C00000003D85111049F55555555F24F4DDD3D3CC),
    .INIT_11(256'h000CC155555551D61FEC5061D7DC330D40FFCC3F30CC33024030023200102330),
    .INIT_12(256'hDCC0C0C3587A8C0C0400700D003300304001CDD75CC0D0088330740F34C10410),
    .INIT_13(256'hEAAA5B75B74DF51FF4F75C991D9F4D91D4030CD852B8015185C7D6473F40D035),
    .INIT_14(256'hDEAC5C491BBA8929D47DDDAF55E7729EA796FA7980A9A87AAA96DD6DF52AB6A1),
    .INIT_15(256'h50FAA8A19B7F97F9D6929929A6E85CA91DA47691DA4769BA172A6E869BE5DC5F),
    .INIT_16(256'hA1DABD63BFFFF7AE27821576BED5DDEFFF77AAAA87DAAB62DCAAABDDF7E29DC1),
    .INIT_17(256'h971F1A45B4F22AA984157857DDEA1DFA1DE8B9EAA2A7B929F60FA92EADF411EA),
    .INIT_18(256'hC3F01D02D8D4325CC437381C347F3FFAA6DEF74AAACCEFFCC357A0478CC936A7),
    .INIT_19(256'hF019BFAF6AA6C409ABAAAA5ABEC2FEFFFF784EF19597FBDDB4679FF77AA6BF0F),
    .INIT_1A(256'hFCD55C1CF97FF77FFFBFC759C10CBF60CD76AAA8A27205AF6AFFAAAABDF2E3F9),
    .INIT_1B(256'h1FFAFFFC7C0732DF5E9FEDFFFB0006802117C3000DFF2D00BBFB6F387C7F4551),
    .INIT_1C(256'hAAA4FEDE4A964CC4B92592A99726A661B5F13EEEAADA5AF7B6CEF87FFB5C7FF1),
    .INIT_1D(256'hAA65070EE0EA9BDAE2AA76BDD300AA982A908B46936A65F13F8C9C090895D847),
    .INIT_1E(256'h68C4ACF477EAFE240E132AAAAADA8DE2237DE57684EAAA50D8AA98840812D4EA),
    .INIT_1F(256'h986AAAA99C2CA02EFE43EB97AFED7BFBE4412BFCAC08B9BFFFACE1FEEFFC2928),
    .INIT_20(256'h9BF04961DEF716218CB579AA7AAAA99C71CBEF9A99B2AAAAA670B280BBE43EAA),
    .INIT_21(256'hD3525EFF1F7BF415931AFD685D6D79494850A9199C979FAA16090AAA6A927DD2),
    .INIT_22(256'h79451BD5B7477F27AAA5431AD015AF5556F59A1F1AFFBF17FF7FFBFDC5A7FFFC),
    .INIT_23(256'hFA5F5BBB6AB5BF7AA9486A5A7D917B57D2DF67DFE7B29BFA7D845D779CA11FEC),
    .INIT_24(256'hE926DEACB7AA7AA8FAAD3A5F5EFDDDAC6E3AC2ED94D65DA1A9F5715EF5FF52FE),
    .INIT_25(256'hAA72F5B6FEF1FD7C5DF5AAB7D0C7DDB6F7EF9C02F94AAAA6559525A9C2C4CDFF),
    .INIT_26(256'h440009F7DBFE6B55939669656FF9EAAAA96A5996B32CAAB0297776BA9AAAAAAA),
    .INIT_27(256'hC397FBE2A766EAAA9BF5F9DF2F7F6FF77EF2FFDF2F625DADC5259ADD2539D2FF),
    .INIT_28(256'h77FEAA977DC9A87FE96A8E5B925FFD3B6C2DDFD5CD3DEAD632D47278E96ADA9F),
    .INIT_29(256'h95B740A529F1D292961DF066665AD5AAAAB92A22DAAAA5EE3BAEAD9AAB9E9DF7),
    .INIT_2A(256'hA5B5A9A8EA5AAE94A79B94A2A91F2AEFE49AAAAC49736716F47BAB6AAAA5AC9A),
    .INIT_2B(256'h5B9F77DE429E29A6BB56757FE5BDBD68EBEFEF3E52AA905AAA5B0EA6C3AA9A8E),
    .INIT_2C(256'h9E26A9BDE868A77AB9EE7B8B9EFAAE7E7FAAAA9E919D777A9DEAA96DF6D68692),
    .INIT_2D(256'hF6AA2A6D6A961A2A6B9DAC0BF1F71E29F7BC8A77AADD22A7592773D7CF7002AD),
    .INIT_2E(256'hECD147D5892EB2CDDC6AAEBB595EAA4AA77F2EA2A79A6DEA1B748A758A7F52DD),
    .INIT_2F(256'h844A7ECEAF9D7F8EAA2DF7FF8D32E11CE8A67FFFE1F7FBE1FDA8A77FF8EAFAA6),
    .INIT_30(256'h4AAAA29F9D455DC7B017FAAAA75E05FCA9D4A52AA29FD172AF5289DA5EA6C774),
    .INIT_31(256'hF33537FBFFEDFFFD67E7FA9F5DD77A64A577EF8DEC79DFEFFEA7571FDEDF979D),
    .INIT_32(256'hDAAADDF7347D7EEF7DDDEAAABF11DFCFD5EB757CEF68777E7C9FDFF34A7DFFDF),
    .INIT_33(256'h48AAA62B5AAA8FFFD3006007F906A86672AA845D069A3BCA6DA56E79157D5DDF),
    .INIT_34(256'h3A9F5B77F575DF34AAAAB88B28B2320DD20B53A4AAA9B4F97B9CEB3494F9A0B0),
    .INIT_35(256'hD77D51779D515F4A2AAA9DDEC27DCED75D3C3B2EAA92BAF4A573EE406A231F08),
    .INIT_36(256'hF57FFDFFF7DDEBCDEDF7FF7F9D6F7A34CAC84C2CD6A73DAA34D29EDFD7741F33),
    .INIT_37(256'h94083357D0330F31533FF21BFAA9DC471C777D3CA9FFFDF7CF273DCBDD57BF7D),
    .INIT_38(256'h9D5FB6D6B0AAAB44DF9E35776A1DED05D7A0372AB6D3D5B3D09D79D146AAF3FA),
    .INIT_39(256'hA9A9AAAD9ABA41E9FFD772E9F757DDFBE9E9E9FAAA6D6A5D7A95EA1DA9275728),
    .INIT_3A(256'hFE5FD1BF7FFDAAAAAD7E55BDFD65AF5B96BC1307E686EB35A5B88AF34D8F6938),
    .INIT_3B(256'hD6ABDF696AAABFDDBDF2DF2ED7EB9DBD585D497AE4BFF5F2BEF6F8E75BEEE0BE),
    .INIT_3C(256'hA1DD0275DDCC2F4571F5BB746B5D57AEA17D32EE6972EAAA25E42AA97CFF5AF7),
    .INIT_3D(256'hEEB3EDBAA0214C4A9EBEDDD5277FB7D7F4C6B3B2FCDBBBF2A7BF6AFF7FC0AA6D),
    .INIT_3E(256'hAEDCF3CE1AFBBFFEA7778DBAB7CF5EB7F6A97AA9EDF041FC60CF5DA96AA5A97F),
    .INIT_3F(256'h31BAABCF22A7059EEB896EB5F8CAEB97C6DADEC6F6F27BACEF375FBFFDD2DAAA),
    .INIT_40(256'hE12ADA9F3BB54D1602A0EAA31EB2AABA9EAB74504E73971F1AAF8710FDAA7A96),
    .INIT_41(256'h7FD5757DFF97F95D71FE575F5D71FF17547FCDFF37FCDFF37FCDFAADAB3A4ADA),
    .INIT_42(256'h1FEC982ACF375FF77E57DDEFA6FF421FABEA7DFE5FCAB9EF97FD5757DFF55D5F),
    .INIT_43(256'h5A7A77EFFDAA79FFBF9FC9BA795DAA961F097DDD9E5F6BA8E6AFFFDB5AC985A9),
    .INIT_44(256'hF0DFE19A5F009005C9C1A8187F5967FD16AE175BD09579FFFEA1BFFEECFF3C8A),
    .INIT_45(256'hAC1F3095BDE595C961C98226CA48000775D55DF97E11AD757BA52C13B053B04E),
    .INIT_46(256'hABF97F7AAAAB357BAEA5A9D17DAEA56057A5A1F2A5817CC27AC17F69EB0532EA),
    .INIT_47(256'h39D75677E5F846B5D5129C9DF15DFFC5DC7DFD0A7E5D75F97E11D657E95E5F76),
    .INIT_48(256'hFDBFF06FFEFE2B5FDFFA706FFFBFFFCDFACF519BA7A78D83D46E3E78D874E81E),
    .INIT_49(256'h54C83ADCB5D5431FBAFDDFFAA9F5D7A75DD74F6B5BFF73276FFFFD7B9BBFFE46),
    .INIT_4A(256'h6AFABBFC72D7FFF1C1A8730001ADFFF71F77EB4678622ADF3F7ABF127AA82FED),
    .INIT_4B(256'h64B0EA53DFF25E617961B345EFB2FF0DF172FD06F3F7FF3FFFEA75EACEB17FEF),
    .INIT_4C(256'hBDB3D12777127B134A17EA40F671F04CF0A8DD3841DF7FFDC318AEC4BF1C0EA8),
    .INIT_4D(256'h41A93EF0555F777CCF55445EA98553075DC7F5550577372CD3C000E5E7FFFAA2),
    .INIT_4E(256'hFAAA2EAAA5D0962BDBFB5AF7AA959BC3EAFDAFC56DA41D8CD5AD2602EA1CA4FD),
    .INIT_4F(256'h8B88B82E0CE59525FDA63DFEAADFFAA92AAAFC0EFF6FDC154EABFDE2855BF7D4),
    .INIT_50(256'hFFD7F5F6AA3C0FF06FFC75FDAE3DBCBC3C46B2DD3FFFBAAB33740C2F5B0EAF05),
    .INIT_51(256'h6F24F680FF05FF3037DD95FD80FF3401FFA5A17FF312D7C78BD4500E3BF4A9CF),
    .INIT_52(256'hC3FFFF354A9EBF4A56B0E4E56EDCADFAAFE07F0AAADA8737367FAA1CEDA6D029),
    .INIT_53(256'h0FFC0A4F0AE32C22B36FFD3FAE7C2A362C6FF107ADFB5574BF0F59D052ABC40B),
    .INIT_54(256'h7283FA6ADDF372BD57157CFE76D7C556A97FFDEF79D4075976A4F4AB03FC17FE),
    .INIT_55(256'h357CDFFB5D51FBAB4FEA7FE9F3F61F9F9E3C2AA59ABF2C6B07B6FC59FF31BBFE),
    .INIT_56(256'hFF53FEA6874931F687DFF007FF099DD037CD47FE9FFDF6AAA75DFCE9FD9502A0),
    .INIT_57(256'hDA1B748D0D6FAFDD2FBFFD49BD1A13A77A89BDBFB6AFE5BEFFEFC3BD6C8DFFF1),
    .INIT_58(256'hF5FFF95038A527C52DE87BD2F0EF3BD3BE26E37E3A76FEEFD7F76AFDEAAAFCCD),
    .INIT_59(256'h8321FAA581D4DDDEEDF1AA6367B517F77F45174F7F5FFFCDAAAB56AAA89FAACF),
    .INIT_5A(256'hCD74C0AACB57A18CCDBD446871EA06C6F50CE478BFB78AA9FABFBFE8EA11D76F),
    .INIT_5B(256'hB927B5E1189ED99DBD00D9A94013F3C72BCFEA96A42C2313F2C7CDFCAAAAB70B),
    .INIT_5C(256'h00000000000000000000000000000000000000000000000000000000000A954B),
    .INIT_5D(256'hFFFFFFFAAAA550E0230000100000000000000000000000000000000000000000),
    .INIT_5E(256'h039C03B4B81444F13C94235111D20A8C3304B0C085D8C8B0000000000000000F),
    .INIT_5F(256'h0095FED813397FB6047CC044F3F3221100014F12E22D129200D2CB2D1A1C0007),
    .INIT_60(256'h9E7E360080000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'hEF19D2011E4780AE31E1CC7891411B5E5C19109F435110BB0911B803C44C01C0),
    .INIT_62(256'h44D09453804000000000000000D10332C4475584DD0C707100060091044DD00C),
    .INIT_63(256'h64100014D4405C7C00F340124E809DD11D4181018A0000C0E5FCEBCE410251D4),
    .INIT_64(256'hE124E16C027C400D713328C0555555540881C06C56011C400003A95643408F03),
    .INIT_65(256'h07143DDC1E5B11878056F4C211DC1F33BBF112211B8CE880E966112D6D515484),
    .INIT_66(256'h00000000000000000000000000000000000000000025CD031253272C03307123),
    .INIT_67(256'hDF300895442250387700112CE4512012400C800000000331D1120D0812C00000),
    .INIT_68(256'hC408F4885B35D928804108210B214B411CB140546200058349408716044DF315),
    .INIT_69(256'h0000E3FD22110387100000000000000000000000545CB1B220245C120387E300),
    .INIT_6A(256'h13B086210A0D01401C0040000000000CA50B000E41BD711222B2A21236494000),
    .INIT_6B(256'hC06460E280646671591571C8F103DC72E4C9220B01784120ED3D4D9008837153),
    .INIT_6C(256'hE0531A706B129E98997F176380000000000000508F52340B0000000000054665),
    .INIT_6D(256'h4000C1020404100040C1020404100000010007010004D18A4400000000000064),
    .INIT_6E(256'h83828182875C455C7D17136F003BCFCBC0447B14105001C307081C107000C0C0),
    .INIT_6F(256'h3C93EA00FA80000F3F3353939276C5511816938C612940000000001C947BC182),
    .INIT_70(256'h4B22D2407528830908ACF0008C00000000003836223EAAC54F1498B6047FCF12),
    .INIT_71(256'h00000003000000000000000000000000813C00000002910CB0C49E1000010000),
    .INIT_72(256'h0000000000000000000000000000000000000100000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_8 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_8_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_8_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_8_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_8_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [17],out[1]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_8_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_8_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_8_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_8_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_8_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_8_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_8_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_8_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "U0/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_rom.rdata_reg_9" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h554154C0000104703C710C701600F77631713000C1077DDC00C0044100003000),
    .INIT_01(256'h954D4555513100528625695D7565D5514D5155534711810C1171015545513101),
    .INIT_02(256'h5D596553D5C43445155154F5514515555D75D55154DDC401097ADB95A575D55D),
    .INIT_03(256'h4215595555565556655D45555347510430470D04D51565D9955745D75D6555D7),
    .INIT_04(256'h5757174C5C4355D508A9154F559555556555E765DC43555655566D4555513100),
    .INIT_05(256'h16A9A95A545159455658545554115576555755575CD57555575175C75D5575C7),
    .INIT_06(256'h406451551547559659555514515595611C40528625695D755765505155544C40),
    .INIT_07(256'h65555559555995508A55461540D8615156519955745D75D6555D75D59655815C),
    .INIT_08(256'h5545557101555508A9294755955555655525955C435556555665469551310055),
    .INIT_09(256'h55541555555555555542C4409010195554555D4055D5555D45D7553555D75D45),
    .INIT_0A(256'h1529F6AA8AA33A600000003D51051540000004D586E560004966545000555455),
    .INIT_0B(256'hEFDAAA2A8E98FFF9BE9B2FA4A982AA9FB6F66DBCBAE4B63B969FA76A9E6AD595),
    .INIT_0C(256'hE8530A44140D1554040555500055554507455D9D51F76D6D4761767BFA69ADE7),
    .INIT_0D(256'h0000054035584875176500015515455421165545555455514075475545545459),
    .INIT_0E(256'h1014115011455C71CD050D657455741511554514001014115000110085144040),
    .INIT_0F(256'h559655ED66595D569DA75BD555005980051571C7341435595955541155451400),
    .INIT_10(256'hD318CC10FDDD4E91515CD57D4000000039BAD1D345550000000D9654555951E6),
    .INIT_11(256'h555550200000026666EDAD62F7B4625C115544F7755D57F2B1611511C57FDF57),
    .INIT_12(256'hD555C5C398B54C1FFD15D55555554571D05755D75555D5199D55DDF555F04415),
    .INIT_13(256'hE07403003005551554555C9A2DA51DA2E85115DBA16B7FED8B59460BF7D5C575),
    .INIT_14(256'hE000A14A55501024190014919CC90040034E18BBF4A101381D20C00C0228C404),
    .INIT_15(256'h211D700040CC48C42001401400D00080004001000400103400200D0233102060),
    .INIT_16(256'h03314448C040134E1C926A05556902F011503400047B25B32400030000014D36),
    .INIT_17(256'h15D1C07A0B5CE400135005033C0010310040B500036C3B3408214A2180080000),
    .INIT_18(256'h4852025A1767D56607DC315CCBC140100C5104B2604444004953045D3442C000),
    .INIT_19(256'h500A4C9072081D5868959D300217550003C88F0585481C0015942005FD470521),
    .INIT_1A(256'h4149317996800480008018693E5E8025B1746AA9964E5660C200B72000194955),
    .INIT_1B(256'h50140001815D5DA00100A300005556556EF8365DD60061514409707D4140812C),
    .INIT_1C(256'h4007002275C4B72FD5D03EC134CC3C1F165EF20C940A5107C417150015F5C005),
    .INIT_1D(256'h0148F0F0270020020C85F0066CFC8D03591E34B03CF92A1BC0A317E1B32E2370),
    .INIT_1E(256'h02FF030218C00087F2686EE000287408CD97328D5229008B61BA491517D30304),
    .INIT_1F(256'h100849D183B22ED4036C0060D055C85C05928414C2A2C18001E4F30260010C0B),
    .INIT_20(256'h030144B04D01172CB1AA7540082600D70200001C2E012227460EC8BB5036C000),
    .INIT_21(256'hD3421510011135000DC00020450D504810240004918C3CA64CF2D0007D5230C1),
    .INIT_22(256'h80BC06A3B001450088923DC0355051065ACD50C1D005011803B1140C06981C70),
    .INIT_23(256'h052008405022C001924E608B403340080B350C0C434233120C045D01140461D0),
    .INIT_24(256'hF2692C00D0653003CF4691203017100720F01E35462E1104DB00DEC01D050601),
    .INIT_25(256'h00CACE091F040175A41C01480E402BAA0833E1540E4D202D164508C005443200),
    .INIT_26(256'h65541510600250E5419A52E4A03E5DA0DF00DE400FB2901E6448843756002176),
    .INIT_27(256'h5B50CC79DB54C004A8D4E02C4C03C008303C0303C00F6D802E949C31E5190400),
    .INIT_28(256'hC00F54A30010014019302E5C0E4014C043E100454515C0DDF6D1399D1040CB01),
    .INIT_29(256'h44347C150530105054113B155541114003BA2466C34768FA878C8C10008F5C07),
    .INIT_2A(256'h903C0143C9100EA8942385248A43CEC0D1B0005073F3234920C1ABA2816D0F02),
    .INIT_2B(256'h0355402129A20802913455C17589C17B400000C084002462DD81FE003F80143C),
    .INIT_2C(256'h50374032D0189308342F0B0F4271DF0F0794157DD1FD430ADEF29F0C00D50195),
    .INIT_2D(256'h0400168EA1A0062417C2261301CB2CA5C080057C15C101775107FF04F3055145),
    .INIT_2E(256'hCFDF4015E518F19C21005238554E26C524000C016BD98D04140C08B0854381D1),
    .INIT_2F(256'h398143EC80510334550D1C033616CE7FCFD94000CF1058CD010094C033520201),
    .INIT_30(256'hC00053503CC57D17603CD25DD5A0580099C0944002502202B38289CEA050FB48),
    .INIT_31(256'h1534180841550100540070309C274038500415540134000002E0A46062C1743C),
    .INIT_32(256'h1000D671323A0D303A11624B142D116432558042550355410561005309450051),
    .INIT_33(256'h33DD00C8A55570000C030E14C16403A4472305401100F3240D500D00CB004C10),
    .INIT_34(256'hB24F83033574C1B009003080901CDEEE4C001F8800020BC68B31CBCB03322FBD),
    .INIT_35(256'hA3426D18A620100AC9AA8D320B4214103CB2234E1D4030CC5E5C652B40230010),
    .INIT_36(256'hF5400100145CD84760040140404340B3E0E3B5C2D64FB38AB6F0670017498152),
    .INIT_37(256'h13BBC8E0E6CC3C805B83020C0A2657F3CF777183670001101005F103115B15C4),
    .INIT_38(256'h16B34FD41AD00363D32C77334012D38F3F0DF4B400DBD63B329694112100DF00),
    .INIT_39(256'h6100FD8D603154C6000F05C530081C1CC5C5C534D81E00903648D26D0305AC08),
    .INIT_3A(256'h00C06280C0017E4801415543014560034037D8A47930C1F7C000A01C3D2CE071),
    .INIT_3B(256'h180820342005C0338309614168FC415784A3CDBF1DC00E03B60D35C43CCF040C),
    .INIT_3C(256'h04F1503601700C6441040472535D240DD20010E34280080001F0A24383050050),
    .INIT_3D(256'h5EC03DD001525D948C34F1D5834030CC30741FB2C2D43C0B5343D00330D58DC1),
    .INIT_3E(256'h07161C6C2F1000035F0FAC0030E09D983B143076CDC2C801CF2C5001C9D90000),
    .INIT_3F(256'h5C800060FC53F11CEB000C313930C37070C015041C5C300ECC85D180010CD100),
    .INIT_40(256'hE0E4C03F13356DB8CD0BE00C5D3B503F0C00FCD90D5FBC5F1003C0F70D00B463),
    .INIT_41(256'hCC2931830C5CC64C473193104C47301319CC07301CC07301CC070CDD003404C0),
    .INIT_42(256'h00C09030005183F3316C06EC70303520A42A0731700D34DC5CC29318330A4C60),
    .INIT_43(256'h10C084110100B80103C01E39B041C8204C1000410D45030A2000044301403142),
    .INIT_44(256'h5D700C0555975E60467C016140840332110C1500C42AB0011D678002030071A9),
    .INIT_45(256'h03F77B440CD014C004C03CC4C463BAA0312213C6C0190C48789007941E541E50),
    .INIT_46(256'h00C6C0475000D975209102698C20930703900F335018DDED3018DC64C0633610),
    .INIT_47(256'hC0C4884F1B006431219509A806E400DE35870444B1B207C6C01A01971421B0C4),
    .INIT_48(256'h11D014001155104061C437C10180414C3425CC1DC054647C2740C146465A03CE),
    .INIT_49(256'h4A04CA008CC4D9208904710AD4F12380164120030010D3416440015C5980152D),
    .INIT_4A(256'h0716C11002D005F010558FD5FD0607CF6533E1C8F3050E21C0C015AD400120CC),
    .INIT_4B(256'h17D029880C35DC04049514FAF332305CC6C7004743FBD5C017F5B54033C6D0E0),
    .INIT_4C(256'h301D512000C4B86B4017102F08C6C062F90357C4241C301438248E04C083B001),
    .INIT_4D(256'h11C2CD05F2B5C0D571AA7B77CAD26F7F5D9436685144544B75955CBCF4100D72),
    .INIT_4E(256'h0772000007136A6B2C0A8B0821AD00D06005001E002D21A2154D2012C04DC302),
    .INIT_4F(256'h35D203D77FC22018C154C1C200E03908400001550CC0046A9C7401C0455C003B),
    .INIT_50(256'h03E01903E0CEA0080014510504CE30B1545740C08701800751995451005E00E9),
    .INIT_51(256'h0343340500000150754143000A00CC5F035104955120EF0B8328A51CF0340061),
    .INIT_52(256'h444030595A4C03990001C40040E19D180C15F51838C013597A40504F1C000518),
    .INIT_53(256'h3C011825000C0E501300C48441C440786C701F481D1371150C5174D1A4001495),
    .INIT_54(256'h503C74C01D30057D4004421F86CF45C40000D54406E8585F34823403D4030055),
    .INIT_55(256'h8334C01354120101812540245C404F331114540D700764391154041405110846),
    .INIT_56(256'h014843541390C60413C1039C0069D6E99030880560470925C96102C37005BC7F),
    .INIT_57(256'hD053C132FDD5B15F25C30186C1D04C8B341DD59C7403EA470010378095100014),
    .INIT_58(256'h36003597CA905030940C00265E0080180260C730F87600C0101C400335200333),
    .INIT_59(256'h176700099229E300E206828B1851C40C4078C111401000308000723D74800030),
    .INIT_5A(256'h35B951D443074DF16D5D66010914F42035B6013DB01490003803801507271D17),
    .INIT_5B(256'h451445111451150C412041029ECCC9506B7122440B02AC68C5403D11DD000B70),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000055544),
    .INIT_5D(256'h5555555555555500230000300000000000000000000000000000000000000000),
    .INIT_5E(256'hC40010FDC8A28511441C00A0071C0BF0140C900047884C3AAAAAAAAAAAAAAAA5),
    .INIT_5F(256'h00C51061C3014418707CC700104CCCCCCCC74F03F33F20F022330C3F3CDCC00F),
    .INIT_60(256'h1044151906400000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h39383750735CC13A073101CCE7410FAE517B0000E34374FF2371FD4C1DC013F1),
    .INIT_62(256'h955CA81C55C000000000000000301F33CCC055DF111FB00710005CD3069435C1),
    .INIT_63(256'h643000A8140050D4005110508C4401302E1715010F1000006A030CD0754AA1D4),
    .INIT_64(256'h0134022C7144801D52045874FFFFFFFC1135D104DA13110000017332C5408300),
    .INIT_65(256'h5814105C1F5F0247CBE740D3FED072143FF715511E8118D52AB4D12121169F40),
    .INIT_66(256'h00000000000000000000000000000000000000000035C711031C303F3100411C),
    .INIT_67(256'h2C3079965B32D00004385D333450E42044039000000004000014043855000000),
    .INIT_68(256'h00C00C005B59290088400010055155401082644466E405805D44A8144042C325),
    .INIT_69(256'h000015C311110044000000000000000000000000E7DC51C0310D902010340116),
    .INIT_6A(256'h4095465156362004505180000000000DEF4F441349C142253585B5150641C000),
    .INIT_6B(256'h13E027A331E0F387546384C24553E1306F00101E0100C109240182D444118230),
    .INIT_6C(256'hE1D01A044F15C281914F507100000000000000510B50C4C50000000000005AA4),
    .INIT_6D(256'h000049412504941250094025009400000100040230843048140000000000004C),
    .INIT_6E(256'h44374537400C7D0C40684370F30C041C0FC74E90124049002400900240001000),
    .INIT_6F(256'h70033040CC00000F3F3060606078C5451128E010450D400000000C0D401C0737),
    .INIT_70(256'h8001C4B8862113000C381C0040000000000030041073F0C45C056034487FDC10),
    .INIT_71(256'h00000000000000000000000000000000B12000000000E110F100173000023000),
    .INIT_72(256'h0000000000000000000000000000000000000100000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    \imem_rom.rdata_reg_9 
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_imem_rom.rdata_reg_9_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_imem_rom.rdata_reg_9_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_imem_rom.rdata_reg_9_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_imem_rom.rdata_reg_9_DOADO_UNCONNECTED [31:2],\imem_rom.rdata_reg [19:18]}),
        .DOBDO(\NLW_imem_rom.rdata_reg_9_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_imem_rom.rdata_reg_9_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_imem_rom.rdata_reg_9_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_imem_rom.rdata_reg_9_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_imem_rom.rdata_reg_9_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_imem_rom.rdata_reg_9_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_imem_rom.rdata_reg_9_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_imem_rom.rdata_reg_9_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11 
       (.I0(\imem_rom.rdata_reg [19]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [1]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [17]),
        .O(\imem_rom.rdata_reg_9_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12__0 
       (.I0(\imem_rom.rdata_reg [18]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [16]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_9_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13 
       (.I0(\imem_rom.rdata_reg [21]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [19]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_10_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14__0 
       (.I0(\imem_rom.rdata_reg [20]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [18]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_10_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2 
       (.I0(\rdata_o_reg[1] ),
        .I1(\imem_rom.rdata_reg [1]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [1]),
        .I4(rden),
        .I5(\rdata_o_reg[1]_0 ),
        .O(\main_rsp[data] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 
       (.I0(\rdata_o_reg[0] ),
        .I1(\imem_rom.rdata_reg [0]),
        .I2(\imem_rsp[ack] ),
        .I3(rden),
        .I4(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [0]),
        .I5(\rdata_o_reg[0]_0 ),
        .O(\main_rsp[data] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 
       (.I0(\rdata_o_reg[3] ),
        .I1(\imem_rom.rdata_reg [3]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [3]),
        .I4(rden),
        .I5(\rdata_o_reg[3]_0 ),
        .O(\main_rsp[data] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 
       (.I0(\rdata_o_reg[2] ),
        .I1(\imem_rom.rdata_reg [2]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [2]),
        .I4(rden),
        .I5(\rdata_o_reg[2]_0 ),
        .O(\main_rsp[data] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 
       (.I0(\rdata_o_reg[4] ),
        .I1(\imem_rom.rdata_reg [4]),
        .I2(\imem_rsp[ack] ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [4]),
        .I4(rden),
        .I5(\rdata_o_reg[4]_0 ),
        .O(\main_rsp[data] [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9 
       (.I0(\imem_rom.rdata_reg [17]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [15]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_8_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1__0 
       (.I0(\rdata_o_reg[13] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [4]),
        .I2(\imem_rom.rdata_reg [29]),
        .I3(\imem_rsp[ack] ),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [25]),
        .O(\main_rsp[data] [6]));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2__0 
       (.I0(\rdata_o_reg[12] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [3]),
        .I2(\imem_rom.rdata_reg [28]),
        .I3(\imem_rsp[ack] ),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [24]),
        .O(\main_rsp[data] [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6__0 
       (.I0(\imem_rom.rdata_reg [13]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [12]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_6_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7 
       (.I0(\imem_rom.rdata_reg [31]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [3]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [6]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [27]),
        .O(\imem_rom.rdata_reg_15_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_7__0 
       (.I0(\imem_rom.rdata_reg [12]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [0]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [11]),
        .O(\imem_rom.rdata_reg_6_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8 
       (.I0(\imem_rom.rdata_reg [30]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 [2]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [5]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [26]),
        .O(\imem_rom.rdata_reg_15_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_8__0 
       (.I0(\imem_rom.rdata_reg [15]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [14]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_7_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_9 
       (.I0(\imem_rom.rdata_reg [14]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [13]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_7_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10 
       (.I0(\imem_rom.rdata_reg [24]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [21]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_12_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_10__0 
       (.I0(\imem_rom.rdata_reg [8]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [7]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_4_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11 
       (.I0(\imem_rom.rdata_reg [27]),
        .I1(\imem_rsp[ack] ),
        .I2(Q),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 [2]),
        .I4(rden),
        .I5(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [23]),
        .O(\imem_rom.rdata_reg_13_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_11__0 
       (.I0(\imem_rom.rdata_reg [11]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [10]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_5_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12 
       (.I0(\imem_rom.rdata_reg [26]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [22]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_13_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_12__0 
       (.I0(\imem_rom.rdata_reg [10]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [9]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_5_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7 
       (.I0(\imem_rom.rdata_reg [23]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [20]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_11_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_7__0 
       (.I0(\imem_rom.rdata_reg [7]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [6]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_3_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_8__0 
       (.I0(\imem_rom.rdata_reg [6]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [5]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_3_1 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_9__0 
       (.I0(\imem_rom.rdata_reg [9]),
        .I1(\imem_rsp[ack] ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 [8]),
        .I3(rden),
        .O(\imem_rom.rdata_reg_4_0 ));
  FDCE rden_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rden_reg_0),
        .Q(\imem_rsp[ack] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime
   (mti_i,
    \mtime_hi_reg[0]_0 ,
    \mtime_hi_reg[1]_0 ,
    \mtime_hi_reg[2]_0 ,
    \mtime_hi_reg[3]_0 ,
    \mtime_hi_reg[4]_0 ,
    \mtime_hi_reg[5]_0 ,
    \mtime_hi_reg[6]_0 ,
    \mtime_hi_reg[7]_0 ,
    \mtime_hi_reg[8]_0 ,
    \mtime_hi_reg[9]_0 ,
    \mtime_hi_reg[10]_0 ,
    \mtime_hi_reg[11]_0 ,
    \mtime_hi_reg[12]_0 ,
    \mtime_hi_reg[13]_0 ,
    \mtime_hi_reg[14]_0 ,
    \mtime_hi_reg[15]_0 ,
    \mtime_hi_reg[16]_0 ,
    \mtime_hi_reg[17]_0 ,
    \mtime_hi_reg[18]_0 ,
    \mtime_hi_reg[19]_0 ,
    \mtime_hi_reg[20]_0 ,
    \mtime_hi_reg[21]_0 ,
    \mtime_hi_reg[22]_0 ,
    \mtime_hi_reg[23]_0 ,
    \mtime_hi_reg[24]_0 ,
    \mtime_hi_reg[25]_0 ,
    \mtime_hi_reg[26]_0 ,
    \mtime_hi_reg[27]_0 ,
    \mtime_hi_reg[28]_0 ,
    \mtime_hi_reg[29]_0 ,
    \mtime_hi_reg[30]_0 ,
    \mtime_hi_reg[31]_0 ,
    Q,
    \mtime_hi_reg[26]_1 ,
    \mtime_hi_reg[20]_1 ,
    \mtime_hi_reg[14]_1 ,
    \mtime_hi_reg[8]_1 ,
    \mtime_hi_reg[0]_1 ,
    \mtime_lo_reg[1]_0 ,
    \mtime_lo_reg[2]_0 ,
    \mtime_lo_reg[3]_0 ,
    \mtime_hi_reg[4]_1 ,
    \mtime_hi_reg[5]_1 ,
    \mtime_hi_reg[6]_1 ,
    \mtime_lo_reg[7]_0 ,
    \mtime_hi_reg[9]_1 ,
    \mtime_hi_reg[10]_1 ,
    \mtime_hi_reg[11]_1 ,
    \mtime_lo_reg[12]_0 ,
    \mtime_hi_reg[13]_1 ,
    \mtime_lo_reg[15]_0 ,
    \mtime_lo_reg[16]_0 ,
    \mtime_hi_reg[17]_1 ,
    \mtime_hi_reg[18]_1 ,
    \mtime_lo_reg[19]_0 ,
    \mtime_lo_reg[21]_0 ,
    \mtime_hi_reg[22]_1 ,
    \mtime_lo_reg[23]_0 ,
    \mtime_lo_reg[24]_0 ,
    \mtime_hi_reg[25]_1 ,
    \mtime_lo_reg[27]_0 ,
    \mtime_hi_reg[28]_1 ,
    \mtime_hi_reg[29]_1 ,
    \mtime_hi_reg[30]_1 ,
    \mtime_hi_reg[31]_1 ,
    \bus_rsp_o_reg[ack]_0 ,
    \bus_rsp_o_reg[data][3]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][2]_0 ,
    clk,
    rstn_sys,
    \iodev_req[11][stb] ,
    \bus_rsp_o_reg[data][26]_0 ,
    ADDRARDADDR,
    \bus_rsp_o_reg[data][8]_0 ,
    \iodev_rsp[3][ack] ,
    \iodev_rsp[12][ack] ,
    \imem_rsp[ack] ,
    \mtimecmp_hi_reg[31]_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ,
    D,
    E,
    \mtimecmp_lo_reg[31]_0 ,
    \bus_rsp_o_reg[data][31]_1 );
  output mti_i;
  output \mtime_hi_reg[0]_0 ;
  output \mtime_hi_reg[1]_0 ;
  output \mtime_hi_reg[2]_0 ;
  output \mtime_hi_reg[3]_0 ;
  output \mtime_hi_reg[4]_0 ;
  output \mtime_hi_reg[5]_0 ;
  output \mtime_hi_reg[6]_0 ;
  output \mtime_hi_reg[7]_0 ;
  output \mtime_hi_reg[8]_0 ;
  output \mtime_hi_reg[9]_0 ;
  output \mtime_hi_reg[10]_0 ;
  output \mtime_hi_reg[11]_0 ;
  output \mtime_hi_reg[12]_0 ;
  output \mtime_hi_reg[13]_0 ;
  output \mtime_hi_reg[14]_0 ;
  output \mtime_hi_reg[15]_0 ;
  output \mtime_hi_reg[16]_0 ;
  output \mtime_hi_reg[17]_0 ;
  output \mtime_hi_reg[18]_0 ;
  output \mtime_hi_reg[19]_0 ;
  output \mtime_hi_reg[20]_0 ;
  output \mtime_hi_reg[21]_0 ;
  output \mtime_hi_reg[22]_0 ;
  output \mtime_hi_reg[23]_0 ;
  output \mtime_hi_reg[24]_0 ;
  output \mtime_hi_reg[25]_0 ;
  output \mtime_hi_reg[26]_0 ;
  output \mtime_hi_reg[27]_0 ;
  output \mtime_hi_reg[28]_0 ;
  output \mtime_hi_reg[29]_0 ;
  output \mtime_hi_reg[30]_0 ;
  output \mtime_hi_reg[31]_0 ;
  output [31:0]Q;
  output \mtime_hi_reg[26]_1 ;
  output \mtime_hi_reg[20]_1 ;
  output \mtime_hi_reg[14]_1 ;
  output \mtime_hi_reg[8]_1 ;
  output \mtime_hi_reg[0]_1 ;
  output \mtime_lo_reg[1]_0 ;
  output \mtime_lo_reg[2]_0 ;
  output \mtime_lo_reg[3]_0 ;
  output \mtime_hi_reg[4]_1 ;
  output \mtime_hi_reg[5]_1 ;
  output \mtime_hi_reg[6]_1 ;
  output \mtime_lo_reg[7]_0 ;
  output \mtime_hi_reg[9]_1 ;
  output \mtime_hi_reg[10]_1 ;
  output \mtime_hi_reg[11]_1 ;
  output \mtime_lo_reg[12]_0 ;
  output \mtime_hi_reg[13]_1 ;
  output \mtime_lo_reg[15]_0 ;
  output \mtime_lo_reg[16]_0 ;
  output \mtime_hi_reg[17]_1 ;
  output \mtime_hi_reg[18]_1 ;
  output \mtime_lo_reg[19]_0 ;
  output \mtime_lo_reg[21]_0 ;
  output \mtime_hi_reg[22]_1 ;
  output \mtime_lo_reg[23]_0 ;
  output \mtime_lo_reg[24]_0 ;
  output \mtime_hi_reg[25]_1 ;
  output \mtime_lo_reg[27]_0 ;
  output \mtime_hi_reg[28]_1 ;
  output \mtime_hi_reg[29]_1 ;
  output \mtime_hi_reg[30]_1 ;
  output \mtime_hi_reg[31]_1 ;
  output \bus_rsp_o_reg[ack]_0 ;
  output \bus_rsp_o_reg[data][3]_0 ;
  output [29:0]\bus_rsp_o_reg[data][31]_0 ;
  output \bus_rsp_o_reg[data][2]_0 ;
  input clk;
  input rstn_sys;
  input \iodev_req[11][stb] ;
  input \bus_rsp_o_reg[data][26]_0 ;
  input [0:0]ADDRARDADDR;
  input \bus_rsp_o_reg[data][8]_0 ;
  input \iodev_rsp[3][ack] ;
  input \iodev_rsp[12][ack] ;
  input \imem_rsp[ack] ;
  input [31:0]\mtimecmp_hi_reg[31]_0 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ;
  input [1:0]D;
  input [0:0]E;
  input [0:0]\mtimecmp_lo_reg[31]_0 ;
  input [31:0]\bus_rsp_o_reg[data][31]_1 ;

  wire [0:0]ADDRARDADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire \bus_rsp_o_reg[data][26]_0 ;
  wire \bus_rsp_o_reg[data][2]_0 ;
  wire [29:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [31:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][3]_0 ;
  wire \bus_rsp_o_reg[data][8]_0 ;
  wire clk;
  wire cmp_hi_eq;
  wire cmp_hi_gt;
  wire cmp_lo_ge;
  wire cmp_lo_ge_ff;
  wire cmp_lo_ge_ff0_carry__0_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__0_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_0;
  wire cmp_lo_ge_ff0_carry__0_n_1;
  wire cmp_lo_ge_ff0_carry__0_n_2;
  wire cmp_lo_ge_ff0_carry__0_n_3;
  wire cmp_lo_ge_ff0_carry__1_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__1_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_0;
  wire cmp_lo_ge_ff0_carry__1_n_1;
  wire cmp_lo_ge_ff0_carry__1_n_2;
  wire cmp_lo_ge_ff0_carry__1_n_3;
  wire cmp_lo_ge_ff0_carry__2_i_1_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_2_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_3_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_4_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_5_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_6_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_7_n_0;
  wire cmp_lo_ge_ff0_carry__2_i_8_n_0;
  wire cmp_lo_ge_ff0_carry__2_n_1;
  wire cmp_lo_ge_ff0_carry__2_n_2;
  wire cmp_lo_ge_ff0_carry__2_n_3;
  wire cmp_lo_ge_ff0_carry_i_1_n_0;
  wire cmp_lo_ge_ff0_carry_i_2_n_0;
  wire cmp_lo_ge_ff0_carry_i_3_n_0;
  wire cmp_lo_ge_ff0_carry_i_4_n_0;
  wire cmp_lo_ge_ff0_carry_i_5_n_0;
  wire cmp_lo_ge_ff0_carry_i_6_n_0;
  wire cmp_lo_ge_ff0_carry_i_7_n_0;
  wire cmp_lo_ge_ff0_carry_i_8_n_0;
  wire cmp_lo_ge_ff0_carry_n_0;
  wire cmp_lo_ge_ff0_carry_n_1;
  wire cmp_lo_ge_ff0_carry_n_2;
  wire cmp_lo_ge_ff0_carry_n_3;
  wire \imem_rsp[ack] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_rsp[11][ack] ;
  wire [3:2]\iodev_rsp[11][data] ;
  wire \iodev_rsp[12][ack] ;
  wire \iodev_rsp[3][ack] ;
  wire irq_o1_carry__0_i_1_n_0;
  wire irq_o1_carry__0_i_2_n_0;
  wire irq_o1_carry__0_i_3_n_0;
  wire irq_o1_carry__0_i_4_n_0;
  wire irq_o1_carry__0_i_5_n_0;
  wire irq_o1_carry__0_i_6_n_0;
  wire irq_o1_carry__0_i_7_n_0;
  wire irq_o1_carry__0_i_8_n_0;
  wire irq_o1_carry__0_n_0;
  wire irq_o1_carry__0_n_1;
  wire irq_o1_carry__0_n_2;
  wire irq_o1_carry__0_n_3;
  wire irq_o1_carry__1_i_1_n_0;
  wire irq_o1_carry__1_i_2_n_0;
  wire irq_o1_carry__1_i_3_n_0;
  wire irq_o1_carry__1_i_4_n_0;
  wire irq_o1_carry__1_i_5_n_0;
  wire irq_o1_carry__1_i_6_n_0;
  wire irq_o1_carry__1_i_7_n_0;
  wire irq_o1_carry__1_i_8_n_0;
  wire irq_o1_carry__1_n_0;
  wire irq_o1_carry__1_n_1;
  wire irq_o1_carry__1_n_2;
  wire irq_o1_carry__1_n_3;
  wire irq_o1_carry__2_i_1_n_0;
  wire irq_o1_carry__2_i_2_n_0;
  wire irq_o1_carry__2_i_3_n_0;
  wire irq_o1_carry__2_i_4_n_0;
  wire irq_o1_carry__2_i_5_n_0;
  wire irq_o1_carry__2_i_6_n_0;
  wire irq_o1_carry__2_i_7_n_0;
  wire irq_o1_carry__2_i_8_n_0;
  wire irq_o1_carry__2_n_1;
  wire irq_o1_carry__2_n_2;
  wire irq_o1_carry__2_n_3;
  wire irq_o1_carry_i_1_n_0;
  wire irq_o1_carry_i_2_n_0;
  wire irq_o1_carry_i_3_n_0;
  wire irq_o1_carry_i_4_n_0;
  wire irq_o1_carry_i_5_n_0;
  wire irq_o1_carry_i_6_n_0;
  wire irq_o1_carry_i_7_n_0;
  wire irq_o1_carry_i_8_n_0;
  wire irq_o1_carry_n_0;
  wire irq_o1_carry_n_1;
  wire irq_o1_carry_n_2;
  wire irq_o1_carry_n_3;
  wire irq_o2_carry__0_i_1_n_0;
  wire irq_o2_carry__0_i_2_n_0;
  wire irq_o2_carry__0_i_3_n_0;
  wire irq_o2_carry__0_i_4_n_0;
  wire irq_o2_carry__0_n_0;
  wire irq_o2_carry__0_n_1;
  wire irq_o2_carry__0_n_2;
  wire irq_o2_carry__0_n_3;
  wire irq_o2_carry__1_i_1_n_0;
  wire irq_o2_carry__1_i_2_n_0;
  wire irq_o2_carry__1_i_3_n_0;
  wire irq_o2_carry__1_n_2;
  wire irq_o2_carry__1_n_3;
  wire irq_o2_carry_i_1_n_0;
  wire irq_o2_carry_i_2_n_0;
  wire irq_o2_carry_i_3_n_0;
  wire irq_o2_carry_i_4_n_0;
  wire irq_o2_carry_n_0;
  wire irq_o2_carry_n_1;
  wire irq_o2_carry_n_2;
  wire irq_o2_carry_n_3;
  wire irq_o_i_1_n_0;
  wire load;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 ;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ;
  wire mti_i;
  wire \mtime_hi[11]_i_2_n_0 ;
  wire \mtime_hi[11]_i_3_n_0 ;
  wire \mtime_hi[11]_i_4_n_0 ;
  wire \mtime_hi[11]_i_5_n_0 ;
  wire \mtime_hi[15]_i_2_n_0 ;
  wire \mtime_hi[15]_i_3_n_0 ;
  wire \mtime_hi[15]_i_4_n_0 ;
  wire \mtime_hi[15]_i_5_n_0 ;
  wire \mtime_hi[19]_i_2_n_0 ;
  wire \mtime_hi[19]_i_3_n_0 ;
  wire \mtime_hi[19]_i_4_n_0 ;
  wire \mtime_hi[19]_i_5_n_0 ;
  wire \mtime_hi[23]_i_2_n_0 ;
  wire \mtime_hi[23]_i_3_n_0 ;
  wire \mtime_hi[23]_i_4_n_0 ;
  wire \mtime_hi[23]_i_5_n_0 ;
  wire \mtime_hi[27]_i_2_n_0 ;
  wire \mtime_hi[27]_i_3_n_0 ;
  wire \mtime_hi[27]_i_4_n_0 ;
  wire \mtime_hi[27]_i_5_n_0 ;
  wire \mtime_hi[31]_i_2_n_0 ;
  wire \mtime_hi[31]_i_3_n_0 ;
  wire \mtime_hi[31]_i_4_n_0 ;
  wire \mtime_hi[31]_i_5_n_0 ;
  wire \mtime_hi[3]_i_2_n_0 ;
  wire \mtime_hi[3]_i_3_n_0 ;
  wire \mtime_hi[3]_i_4_n_0 ;
  wire \mtime_hi[3]_i_5_n_0 ;
  wire \mtime_hi[3]_i_6_n_0 ;
  wire \mtime_hi[7]_i_2_n_0 ;
  wire \mtime_hi[7]_i_3_n_0 ;
  wire \mtime_hi[7]_i_4_n_0 ;
  wire \mtime_hi[7]_i_5_n_0 ;
  wire \mtime_hi_reg[0]_0 ;
  wire \mtime_hi_reg[0]_1 ;
  wire \mtime_hi_reg[10]_0 ;
  wire \mtime_hi_reg[10]_1 ;
  wire \mtime_hi_reg[11]_0 ;
  wire \mtime_hi_reg[11]_1 ;
  wire \mtime_hi_reg[11]_i_1_n_0 ;
  wire \mtime_hi_reg[11]_i_1_n_1 ;
  wire \mtime_hi_reg[11]_i_1_n_2 ;
  wire \mtime_hi_reg[11]_i_1_n_3 ;
  wire \mtime_hi_reg[11]_i_1_n_4 ;
  wire \mtime_hi_reg[11]_i_1_n_5 ;
  wire \mtime_hi_reg[11]_i_1_n_6 ;
  wire \mtime_hi_reg[11]_i_1_n_7 ;
  wire \mtime_hi_reg[12]_0 ;
  wire \mtime_hi_reg[13]_0 ;
  wire \mtime_hi_reg[13]_1 ;
  wire \mtime_hi_reg[14]_0 ;
  wire \mtime_hi_reg[14]_1 ;
  wire \mtime_hi_reg[15]_0 ;
  wire \mtime_hi_reg[15]_i_1_n_0 ;
  wire \mtime_hi_reg[15]_i_1_n_1 ;
  wire \mtime_hi_reg[15]_i_1_n_2 ;
  wire \mtime_hi_reg[15]_i_1_n_3 ;
  wire \mtime_hi_reg[15]_i_1_n_4 ;
  wire \mtime_hi_reg[15]_i_1_n_5 ;
  wire \mtime_hi_reg[15]_i_1_n_6 ;
  wire \mtime_hi_reg[15]_i_1_n_7 ;
  wire \mtime_hi_reg[16]_0 ;
  wire \mtime_hi_reg[17]_0 ;
  wire \mtime_hi_reg[17]_1 ;
  wire \mtime_hi_reg[18]_0 ;
  wire \mtime_hi_reg[18]_1 ;
  wire \mtime_hi_reg[19]_0 ;
  wire \mtime_hi_reg[19]_i_1_n_0 ;
  wire \mtime_hi_reg[19]_i_1_n_1 ;
  wire \mtime_hi_reg[19]_i_1_n_2 ;
  wire \mtime_hi_reg[19]_i_1_n_3 ;
  wire \mtime_hi_reg[19]_i_1_n_4 ;
  wire \mtime_hi_reg[19]_i_1_n_5 ;
  wire \mtime_hi_reg[19]_i_1_n_6 ;
  wire \mtime_hi_reg[19]_i_1_n_7 ;
  wire \mtime_hi_reg[1]_0 ;
  wire \mtime_hi_reg[20]_0 ;
  wire \mtime_hi_reg[20]_1 ;
  wire \mtime_hi_reg[21]_0 ;
  wire \mtime_hi_reg[22]_0 ;
  wire \mtime_hi_reg[22]_1 ;
  wire \mtime_hi_reg[23]_0 ;
  wire \mtime_hi_reg[23]_i_1_n_0 ;
  wire \mtime_hi_reg[23]_i_1_n_1 ;
  wire \mtime_hi_reg[23]_i_1_n_2 ;
  wire \mtime_hi_reg[23]_i_1_n_3 ;
  wire \mtime_hi_reg[23]_i_1_n_4 ;
  wire \mtime_hi_reg[23]_i_1_n_5 ;
  wire \mtime_hi_reg[23]_i_1_n_6 ;
  wire \mtime_hi_reg[23]_i_1_n_7 ;
  wire \mtime_hi_reg[24]_0 ;
  wire \mtime_hi_reg[25]_0 ;
  wire \mtime_hi_reg[25]_1 ;
  wire \mtime_hi_reg[26]_0 ;
  wire \mtime_hi_reg[26]_1 ;
  wire \mtime_hi_reg[27]_0 ;
  wire \mtime_hi_reg[27]_i_1_n_0 ;
  wire \mtime_hi_reg[27]_i_1_n_1 ;
  wire \mtime_hi_reg[27]_i_1_n_2 ;
  wire \mtime_hi_reg[27]_i_1_n_3 ;
  wire \mtime_hi_reg[27]_i_1_n_4 ;
  wire \mtime_hi_reg[27]_i_1_n_5 ;
  wire \mtime_hi_reg[27]_i_1_n_6 ;
  wire \mtime_hi_reg[27]_i_1_n_7 ;
  wire \mtime_hi_reg[28]_0 ;
  wire \mtime_hi_reg[28]_1 ;
  wire \mtime_hi_reg[29]_0 ;
  wire \mtime_hi_reg[29]_1 ;
  wire \mtime_hi_reg[2]_0 ;
  wire \mtime_hi_reg[30]_0 ;
  wire \mtime_hi_reg[30]_1 ;
  wire \mtime_hi_reg[31]_0 ;
  wire \mtime_hi_reg[31]_1 ;
  wire \mtime_hi_reg[31]_i_1_n_1 ;
  wire \mtime_hi_reg[31]_i_1_n_2 ;
  wire \mtime_hi_reg[31]_i_1_n_3 ;
  wire \mtime_hi_reg[31]_i_1_n_4 ;
  wire \mtime_hi_reg[31]_i_1_n_5 ;
  wire \mtime_hi_reg[31]_i_1_n_6 ;
  wire \mtime_hi_reg[31]_i_1_n_7 ;
  wire \mtime_hi_reg[3]_0 ;
  wire \mtime_hi_reg[3]_i_1_n_0 ;
  wire \mtime_hi_reg[3]_i_1_n_1 ;
  wire \mtime_hi_reg[3]_i_1_n_2 ;
  wire \mtime_hi_reg[3]_i_1_n_3 ;
  wire \mtime_hi_reg[3]_i_1_n_4 ;
  wire \mtime_hi_reg[3]_i_1_n_5 ;
  wire \mtime_hi_reg[3]_i_1_n_6 ;
  wire \mtime_hi_reg[3]_i_1_n_7 ;
  wire \mtime_hi_reg[4]_0 ;
  wire \mtime_hi_reg[4]_1 ;
  wire \mtime_hi_reg[5]_0 ;
  wire \mtime_hi_reg[5]_1 ;
  wire \mtime_hi_reg[6]_0 ;
  wire \mtime_hi_reg[6]_1 ;
  wire \mtime_hi_reg[7]_0 ;
  wire \mtime_hi_reg[7]_i_1_n_0 ;
  wire \mtime_hi_reg[7]_i_1_n_1 ;
  wire \mtime_hi_reg[7]_i_1_n_2 ;
  wire \mtime_hi_reg[7]_i_1_n_3 ;
  wire \mtime_hi_reg[7]_i_1_n_4 ;
  wire \mtime_hi_reg[7]_i_1_n_5 ;
  wire \mtime_hi_reg[7]_i_1_n_6 ;
  wire \mtime_hi_reg[7]_i_1_n_7 ;
  wire \mtime_hi_reg[8]_0 ;
  wire \mtime_hi_reg[8]_1 ;
  wire \mtime_hi_reg[9]_0 ;
  wire \mtime_hi_reg[9]_1 ;
  wire \mtime_lo[0]_i_1_n_0 ;
  wire \mtime_lo[10]_i_1_n_0 ;
  wire \mtime_lo[11]_i_1_n_0 ;
  wire \mtime_lo[12]_i_1_n_0 ;
  wire \mtime_lo[13]_i_1_n_0 ;
  wire \mtime_lo[14]_i_1_n_0 ;
  wire \mtime_lo[15]_i_1_n_0 ;
  wire \mtime_lo[16]_i_1_n_0 ;
  wire \mtime_lo[17]_i_1_n_0 ;
  wire \mtime_lo[18]_i_1_n_0 ;
  wire \mtime_lo[19]_i_1_n_0 ;
  wire \mtime_lo[1]_i_1_n_0 ;
  wire \mtime_lo[20]_i_1_n_0 ;
  wire \mtime_lo[21]_i_1_n_0 ;
  wire \mtime_lo[22]_i_1_n_0 ;
  wire \mtime_lo[23]_i_1_n_0 ;
  wire \mtime_lo[24]_i_1_n_0 ;
  wire \mtime_lo[25]_i_1_n_0 ;
  wire \mtime_lo[26]_i_1_n_0 ;
  wire \mtime_lo[27]_i_1_n_0 ;
  wire \mtime_lo[28]_i_1_n_0 ;
  wire \mtime_lo[29]_i_1_n_0 ;
  wire \mtime_lo[2]_i_1_n_0 ;
  wire \mtime_lo[30]_i_1_n_0 ;
  wire \mtime_lo[31]_i_1_n_0 ;
  wire \mtime_lo[3]_i_1_n_0 ;
  wire \mtime_lo[4]_i_1_n_0 ;
  wire \mtime_lo[5]_i_1_n_0 ;
  wire \mtime_lo[6]_i_1_n_0 ;
  wire \mtime_lo[7]_i_1_n_0 ;
  wire \mtime_lo[8]_i_1_n_0 ;
  wire \mtime_lo[9]_i_1_n_0 ;
  wire mtime_lo_cry;
  wire \mtime_lo_reg[12]_0 ;
  wire \mtime_lo_reg[15]_0 ;
  wire \mtime_lo_reg[16]_0 ;
  wire \mtime_lo_reg[19]_0 ;
  wire \mtime_lo_reg[1]_0 ;
  wire \mtime_lo_reg[21]_0 ;
  wire \mtime_lo_reg[23]_0 ;
  wire \mtime_lo_reg[24]_0 ;
  wire \mtime_lo_reg[27]_0 ;
  wire \mtime_lo_reg[2]_0 ;
  wire \mtime_lo_reg[3]_0 ;
  wire \mtime_lo_reg[7]_0 ;
  wire \mtime_we_reg_n_0_[0] ;
  wire [31:0]\mtimecmp_hi_reg[31]_0 ;
  wire \mtimecmp_hi_reg_n_0_[0] ;
  wire \mtimecmp_hi_reg_n_0_[10] ;
  wire \mtimecmp_hi_reg_n_0_[11] ;
  wire \mtimecmp_hi_reg_n_0_[12] ;
  wire \mtimecmp_hi_reg_n_0_[13] ;
  wire \mtimecmp_hi_reg_n_0_[14] ;
  wire \mtimecmp_hi_reg_n_0_[15] ;
  wire \mtimecmp_hi_reg_n_0_[16] ;
  wire \mtimecmp_hi_reg_n_0_[17] ;
  wire \mtimecmp_hi_reg_n_0_[18] ;
  wire \mtimecmp_hi_reg_n_0_[19] ;
  wire \mtimecmp_hi_reg_n_0_[1] ;
  wire \mtimecmp_hi_reg_n_0_[20] ;
  wire \mtimecmp_hi_reg_n_0_[21] ;
  wire \mtimecmp_hi_reg_n_0_[22] ;
  wire \mtimecmp_hi_reg_n_0_[23] ;
  wire \mtimecmp_hi_reg_n_0_[24] ;
  wire \mtimecmp_hi_reg_n_0_[25] ;
  wire \mtimecmp_hi_reg_n_0_[26] ;
  wire \mtimecmp_hi_reg_n_0_[27] ;
  wire \mtimecmp_hi_reg_n_0_[28] ;
  wire \mtimecmp_hi_reg_n_0_[29] ;
  wire \mtimecmp_hi_reg_n_0_[2] ;
  wire \mtimecmp_hi_reg_n_0_[30] ;
  wire \mtimecmp_hi_reg_n_0_[31] ;
  wire \mtimecmp_hi_reg_n_0_[3] ;
  wire \mtimecmp_hi_reg_n_0_[4] ;
  wire \mtimecmp_hi_reg_n_0_[5] ;
  wire \mtimecmp_hi_reg_n_0_[6] ;
  wire \mtimecmp_hi_reg_n_0_[7] ;
  wire \mtimecmp_hi_reg_n_0_[8] ;
  wire \mtimecmp_hi_reg_n_0_[9] ;
  wire [0:0]\mtimecmp_lo_reg[31]_0 ;
  wire \mtimecmp_lo_reg_n_0_[0] ;
  wire \mtimecmp_lo_reg_n_0_[10] ;
  wire \mtimecmp_lo_reg_n_0_[11] ;
  wire \mtimecmp_lo_reg_n_0_[12] ;
  wire \mtimecmp_lo_reg_n_0_[13] ;
  wire \mtimecmp_lo_reg_n_0_[14] ;
  wire \mtimecmp_lo_reg_n_0_[15] ;
  wire \mtimecmp_lo_reg_n_0_[16] ;
  wire \mtimecmp_lo_reg_n_0_[17] ;
  wire \mtimecmp_lo_reg_n_0_[18] ;
  wire \mtimecmp_lo_reg_n_0_[19] ;
  wire \mtimecmp_lo_reg_n_0_[1] ;
  wire \mtimecmp_lo_reg_n_0_[20] ;
  wire \mtimecmp_lo_reg_n_0_[21] ;
  wire \mtimecmp_lo_reg_n_0_[22] ;
  wire \mtimecmp_lo_reg_n_0_[23] ;
  wire \mtimecmp_lo_reg_n_0_[24] ;
  wire \mtimecmp_lo_reg_n_0_[25] ;
  wire \mtimecmp_lo_reg_n_0_[26] ;
  wire \mtimecmp_lo_reg_n_0_[27] ;
  wire \mtimecmp_lo_reg_n_0_[28] ;
  wire \mtimecmp_lo_reg_n_0_[29] ;
  wire \mtimecmp_lo_reg_n_0_[2] ;
  wire \mtimecmp_lo_reg_n_0_[30] ;
  wire \mtimecmp_lo_reg_n_0_[31] ;
  wire \mtimecmp_lo_reg_n_0_[3] ;
  wire \mtimecmp_lo_reg_n_0_[4] ;
  wire \mtimecmp_lo_reg_n_0_[5] ;
  wire \mtimecmp_lo_reg_n_0_[6] ;
  wire \mtimecmp_lo_reg_n_0_[7] ;
  wire \mtimecmp_lo_reg_n_0_[8] ;
  wire \mtimecmp_lo_reg_n_0_[9] ;
  wire p_0_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_5;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire rstn_sys;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_irq_o1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry_O_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_irq_o2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_irq_o2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED ;
  wire [2:2]NLW_plusOp_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \bus_rsp_o[data][0]_i_2 
       (.I0(\mtime_hi_reg[0]_0 ),
        .I1(\mtimecmp_lo_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[0] ),
        .O(\mtime_hi_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][10]_i_2 
       (.I0(\mtime_hi_reg[10]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(Q[10]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[10] ),
        .O(\mtime_hi_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][11]_i_2 
       (.I0(\mtime_hi_reg[11]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[11] ),
        .I2(Q[11]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[11] ),
        .O(\mtime_hi_reg[11]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][12]_i_2 
       (.I0(Q[12]),
        .I1(\mtime_hi_reg[12]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[12] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[12] ),
        .O(\mtime_lo_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][13]_i_2 
       (.I0(\mtime_hi_reg[13]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[13] ),
        .I2(Q[13]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[13] ),
        .O(\mtime_hi_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][14]_i_2 
       (.I0(\mtime_hi_reg[14]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[14] ),
        .I2(Q[14]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[14] ),
        .O(\mtime_hi_reg[14]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][15]_i_2 
       (.I0(Q[15]),
        .I1(\mtime_hi_reg[15]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[15] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[15] ),
        .O(\mtime_lo_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][16]_i_2 
       (.I0(Q[16]),
        .I1(\mtime_hi_reg[16]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[16] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[16] ),
        .O(\mtime_lo_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][17]_i_2 
       (.I0(\mtime_hi_reg[17]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[17] ),
        .I2(Q[17]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[17] ),
        .O(\mtime_hi_reg[17]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][18]_i_2__0 
       (.I0(\mtime_hi_reg[18]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[18] ),
        .I2(Q[18]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[18] ),
        .O(\mtime_hi_reg[18]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][19]_i_2 
       (.I0(Q[19]),
        .I1(\mtime_hi_reg[19]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[19] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[19] ),
        .O(\mtime_lo_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][1]_i_2 
       (.I0(Q[1]),
        .I1(\mtime_hi_reg[1]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[1] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[1] ),
        .O(\mtime_lo_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][20]_i_2 
       (.I0(\mtime_hi_reg[20]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[20] ),
        .I2(Q[20]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[20] ),
        .O(\mtime_hi_reg[20]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][21]_i_2 
       (.I0(Q[21]),
        .I1(\mtime_hi_reg[21]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[21] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[21] ),
        .O(\mtime_lo_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][22]_i_2 
       (.I0(\mtime_hi_reg[22]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(Q[22]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[22] ),
        .O(\mtime_hi_reg[22]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][23]_i_2 
       (.I0(Q[23]),
        .I1(\mtime_hi_reg[23]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[23] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[23] ),
        .O(\mtime_lo_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][24]_i_2 
       (.I0(Q[24]),
        .I1(\mtime_hi_reg[24]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[24] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[24] ),
        .O(\mtime_lo_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][25]_i_2 
       (.I0(\mtime_hi_reg[25]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[25] ),
        .I2(Q[25]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[25] ),
        .O(\mtime_hi_reg[25]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][26]_i_2 
       (.I0(\mtime_hi_reg[26]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[26] ),
        .I2(Q[26]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[26] ),
        .O(\mtime_hi_reg[26]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][27]_i_2 
       (.I0(Q[27]),
        .I1(\mtime_hi_reg[27]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[27] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[27] ),
        .O(\mtime_lo_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][28]_i_2 
       (.I0(\mtime_hi_reg[28]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(Q[28]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[28] ),
        .O(\mtime_hi_reg[28]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][29]_i_2 
       (.I0(\mtime_hi_reg[29]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[29] ),
        .I2(Q[29]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[29] ),
        .O(\mtime_hi_reg[29]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][2]_i_2 
       (.I0(Q[2]),
        .I1(\mtime_hi_reg[2]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[2] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[2] ),
        .O(\mtime_lo_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][30]_i_2 
       (.I0(\mtime_hi_reg[30]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[30] ),
        .I2(Q[30]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[30] ),
        .O(\mtime_hi_reg[30]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][31]_i_2 
       (.I0(\mtime_hi_reg[31]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[31] ),
        .I2(Q[31]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(ADDRARDADDR),
        .I5(\mtimecmp_lo_reg_n_0_[31] ),
        .O(\mtime_hi_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][3]_i_2 
       (.I0(Q[3]),
        .I1(\mtime_hi_reg[3]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[3] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[3] ),
        .O(\mtime_lo_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][4]_i_2 
       (.I0(\mtime_hi_reg[4]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(Q[4]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[4] ),
        .O(\mtime_hi_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][5]_i_2 
       (.I0(\mtime_hi_reg[5]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[5] ),
        .I2(Q[5]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[5] ),
        .O(\mtime_hi_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][6]_i_2 
       (.I0(\mtime_hi_reg[6]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[6] ),
        .I2(Q[6]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[6] ),
        .O(\mtime_hi_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0F0033550FFF3355)) 
    \bus_rsp_o[data][7]_i_2__0 
       (.I0(Q[7]),
        .I1(\mtime_hi_reg[7]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[7] ),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[7] ),
        .O(\mtime_lo_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][8]_i_2 
       (.I0(\mtime_hi_reg[8]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[8] ),
        .I2(Q[8]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[8] ),
        .O(\mtime_hi_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h3300550F33FF550F)) 
    \bus_rsp_o[data][9]_i_2 
       (.I0(\mtime_hi_reg[9]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[9] ),
        .I2(Q[9]),
        .I3(\bus_rsp_o_reg[data][26]_0 ),
        .I4(\bus_rsp_o_reg[data][8]_0 ),
        .I5(\mtimecmp_lo_reg_n_0_[9] ),
        .O(\mtime_hi_reg[9]_1 ));
  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[11][stb] ),
        .Q(\iodev_rsp[11][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [27]),
        .Q(\bus_rsp_o_reg[data][31]_0 [25]));
  FDCE \bus_rsp_o_reg[data][28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [28]),
        .Q(\bus_rsp_o_reg[data][31]_0 [26]));
  FDCE \bus_rsp_o_reg[data][29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [29]),
        .Q(\bus_rsp_o_reg[data][31]_0 [27]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\iodev_rsp[11][data] [2]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [30]),
        .Q(\bus_rsp_o_reg[data][31]_0 [28]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [31]),
        .Q(\bus_rsp_o_reg[data][31]_0 [29]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\iodev_rsp[11][data] [3]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry
       (.CI(1'b0),
        .CO({cmp_lo_ge_ff0_carry_n_0,cmp_lo_ge_ff0_carry_n_1,cmp_lo_ge_ff0_carry_n_2,cmp_lo_ge_ff0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({cmp_lo_ge_ff0_carry_i_1_n_0,cmp_lo_ge_ff0_carry_i_2_n_0,cmp_lo_ge_ff0_carry_i_3_n_0,cmp_lo_ge_ff0_carry_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry_i_5_n_0,cmp_lo_ge_ff0_carry_i_6_n_0,cmp_lo_ge_ff0_carry_i_7_n_0,cmp_lo_ge_ff0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__0
       (.CI(cmp_lo_ge_ff0_carry_n_0),
        .CO({cmp_lo_ge_ff0_carry__0_n_0,cmp_lo_ge_ff0_carry__0_n_1,cmp_lo_ge_ff0_carry__0_n_2,cmp_lo_ge_ff0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__0_i_1_n_0,cmp_lo_ge_ff0_carry__0_i_2_n_0,cmp_lo_ge_ff0_carry__0_i_3_n_0,cmp_lo_ge_ff0_carry__0_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__0_i_5_n_0,cmp_lo_ge_ff0_carry__0_i_6_n_0,cmp_lo_ge_ff0_carry__0_i_7_n_0,cmp_lo_ge_ff0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_1
       (.I0(Q[15]),
        .I1(\mtimecmp_lo_reg_n_0_[15] ),
        .I2(Q[14]),
        .I3(\mtimecmp_lo_reg_n_0_[14] ),
        .O(cmp_lo_ge_ff0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_2
       (.I0(Q[13]),
        .I1(\mtimecmp_lo_reg_n_0_[13] ),
        .I2(Q[12]),
        .I3(\mtimecmp_lo_reg_n_0_[12] ),
        .O(cmp_lo_ge_ff0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_3
       (.I0(Q[11]),
        .I1(\mtimecmp_lo_reg_n_0_[11] ),
        .I2(Q[10]),
        .I3(\mtimecmp_lo_reg_n_0_[10] ),
        .O(cmp_lo_ge_ff0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__0_i_4
       (.I0(Q[9]),
        .I1(\mtimecmp_lo_reg_n_0_[9] ),
        .I2(Q[8]),
        .I3(\mtimecmp_lo_reg_n_0_[8] ),
        .O(cmp_lo_ge_ff0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\mtimecmp_lo_reg_n_0_[14] ),
        .I3(Q[14]),
        .O(cmp_lo_ge_ff0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\mtimecmp_lo_reg_n_0_[12] ),
        .I3(Q[12]),
        .O(cmp_lo_ge_ff0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\mtimecmp_lo_reg_n_0_[10] ),
        .I3(Q[10]),
        .O(cmp_lo_ge_ff0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__0_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\mtimecmp_lo_reg_n_0_[8] ),
        .I3(Q[8]),
        .O(cmp_lo_ge_ff0_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__1
       (.CI(cmp_lo_ge_ff0_carry__0_n_0),
        .CO({cmp_lo_ge_ff0_carry__1_n_0,cmp_lo_ge_ff0_carry__1_n_1,cmp_lo_ge_ff0_carry__1_n_2,cmp_lo_ge_ff0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__1_i_1_n_0,cmp_lo_ge_ff0_carry__1_i_2_n_0,cmp_lo_ge_ff0_carry__1_i_3_n_0,cmp_lo_ge_ff0_carry__1_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__1_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__1_i_5_n_0,cmp_lo_ge_ff0_carry__1_i_6_n_0,cmp_lo_ge_ff0_carry__1_i_7_n_0,cmp_lo_ge_ff0_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_1
       (.I0(Q[23]),
        .I1(\mtimecmp_lo_reg_n_0_[23] ),
        .I2(Q[22]),
        .I3(\mtimecmp_lo_reg_n_0_[22] ),
        .O(cmp_lo_ge_ff0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_2
       (.I0(Q[21]),
        .I1(\mtimecmp_lo_reg_n_0_[21] ),
        .I2(Q[20]),
        .I3(\mtimecmp_lo_reg_n_0_[20] ),
        .O(cmp_lo_ge_ff0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_3
       (.I0(Q[19]),
        .I1(\mtimecmp_lo_reg_n_0_[19] ),
        .I2(Q[18]),
        .I3(\mtimecmp_lo_reg_n_0_[18] ),
        .O(cmp_lo_ge_ff0_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__1_i_4
       (.I0(Q[17]),
        .I1(\mtimecmp_lo_reg_n_0_[17] ),
        .I2(Q[16]),
        .I3(\mtimecmp_lo_reg_n_0_[16] ),
        .O(cmp_lo_ge_ff0_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\mtimecmp_lo_reg_n_0_[22] ),
        .I3(Q[22]),
        .O(cmp_lo_ge_ff0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\mtimecmp_lo_reg_n_0_[20] ),
        .I3(Q[20]),
        .O(cmp_lo_ge_ff0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\mtimecmp_lo_reg_n_0_[18] ),
        .I3(Q[18]),
        .O(cmp_lo_ge_ff0_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__1_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\mtimecmp_lo_reg_n_0_[16] ),
        .I3(Q[16]),
        .O(cmp_lo_ge_ff0_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_lo_ge_ff0_carry__2
       (.CI(cmp_lo_ge_ff0_carry__1_n_0),
        .CO({cmp_lo_ge,cmp_lo_ge_ff0_carry__2_n_1,cmp_lo_ge_ff0_carry__2_n_2,cmp_lo_ge_ff0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({cmp_lo_ge_ff0_carry__2_i_1_n_0,cmp_lo_ge_ff0_carry__2_i_2_n_0,cmp_lo_ge_ff0_carry__2_i_3_n_0,cmp_lo_ge_ff0_carry__2_i_4_n_0}),
        .O(NLW_cmp_lo_ge_ff0_carry__2_O_UNCONNECTED[3:0]),
        .S({cmp_lo_ge_ff0_carry__2_i_5_n_0,cmp_lo_ge_ff0_carry__2_i_6_n_0,cmp_lo_ge_ff0_carry__2_i_7_n_0,cmp_lo_ge_ff0_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_1
       (.I0(Q[31]),
        .I1(\mtimecmp_lo_reg_n_0_[31] ),
        .I2(Q[30]),
        .I3(\mtimecmp_lo_reg_n_0_[30] ),
        .O(cmp_lo_ge_ff0_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_2
       (.I0(Q[29]),
        .I1(\mtimecmp_lo_reg_n_0_[29] ),
        .I2(Q[28]),
        .I3(\mtimecmp_lo_reg_n_0_[28] ),
        .O(cmp_lo_ge_ff0_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_3
       (.I0(Q[27]),
        .I1(\mtimecmp_lo_reg_n_0_[27] ),
        .I2(Q[26]),
        .I3(\mtimecmp_lo_reg_n_0_[26] ),
        .O(cmp_lo_ge_ff0_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry__2_i_4
       (.I0(Q[25]),
        .I1(\mtimecmp_lo_reg_n_0_[25] ),
        .I2(Q[24]),
        .I3(\mtimecmp_lo_reg_n_0_[24] ),
        .O(cmp_lo_ge_ff0_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\mtimecmp_lo_reg_n_0_[30] ),
        .I3(Q[30]),
        .O(cmp_lo_ge_ff0_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\mtimecmp_lo_reg_n_0_[28] ),
        .I3(Q[28]),
        .O(cmp_lo_ge_ff0_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\mtimecmp_lo_reg_n_0_[26] ),
        .I3(Q[26]),
        .O(cmp_lo_ge_ff0_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry__2_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\mtimecmp_lo_reg_n_0_[24] ),
        .I3(Q[24]),
        .O(cmp_lo_ge_ff0_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_1
       (.I0(Q[7]),
        .I1(\mtimecmp_lo_reg_n_0_[7] ),
        .I2(Q[6]),
        .I3(\mtimecmp_lo_reg_n_0_[6] ),
        .O(cmp_lo_ge_ff0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_2
       (.I0(Q[5]),
        .I1(\mtimecmp_lo_reg_n_0_[5] ),
        .I2(Q[4]),
        .I3(\mtimecmp_lo_reg_n_0_[4] ),
        .O(cmp_lo_ge_ff0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_3
       (.I0(Q[3]),
        .I1(\mtimecmp_lo_reg_n_0_[3] ),
        .I2(Q[2]),
        .I3(\mtimecmp_lo_reg_n_0_[2] ),
        .O(cmp_lo_ge_ff0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_lo_ge_ff0_carry_i_4
       (.I0(Q[1]),
        .I1(\mtimecmp_lo_reg_n_0_[1] ),
        .I2(Q[0]),
        .I3(\mtimecmp_lo_reg_n_0_[0] ),
        .O(cmp_lo_ge_ff0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_5
       (.I0(\mtimecmp_lo_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\mtimecmp_lo_reg_n_0_[6] ),
        .I3(Q[6]),
        .O(cmp_lo_ge_ff0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_6
       (.I0(\mtimecmp_lo_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\mtimecmp_lo_reg_n_0_[4] ),
        .I3(Q[4]),
        .O(cmp_lo_ge_ff0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_7
       (.I0(\mtimecmp_lo_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\mtimecmp_lo_reg_n_0_[2] ),
        .I3(Q[2]),
        .O(cmp_lo_ge_ff0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_lo_ge_ff0_carry_i_8
       (.I0(\mtimecmp_lo_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\mtimecmp_lo_reg_n_0_[0] ),
        .I3(Q[0]),
        .O(cmp_lo_ge_ff0_carry_i_8_n_0));
  FDCE cmp_lo_ge_ff_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cmp_lo_ge),
        .Q(cmp_lo_ge_ff));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry
       (.CI(1'b0),
        .CO({irq_o1_carry_n_0,irq_o1_carry_n_1,irq_o1_carry_n_2,irq_o1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry_i_1_n_0,irq_o1_carry_i_2_n_0,irq_o1_carry_i_3_n_0,irq_o1_carry_i_4_n_0}),
        .O(NLW_irq_o1_carry_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry_i_5_n_0,irq_o1_carry_i_6_n_0,irq_o1_carry_i_7_n_0,irq_o1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__0
       (.CI(irq_o1_carry_n_0),
        .CO({irq_o1_carry__0_n_0,irq_o1_carry__0_n_1,irq_o1_carry__0_n_2,irq_o1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__0_i_1_n_0,irq_o1_carry__0_i_2_n_0,irq_o1_carry__0_i_3_n_0,irq_o1_carry__0_i_4_n_0}),
        .O(NLW_irq_o1_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__0_i_5_n_0,irq_o1_carry__0_i_6_n_0,irq_o1_carry__0_i_7_n_0,irq_o1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_1
       (.I0(\mtime_hi_reg[15]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[15] ),
        .I2(\mtime_hi_reg[14]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[14] ),
        .O(irq_o1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_2
       (.I0(\mtime_hi_reg[13]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[13] ),
        .I2(\mtime_hi_reg[12]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[12] ),
        .O(irq_o1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_3
       (.I0(\mtime_hi_reg[11]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[11] ),
        .I2(\mtime_hi_reg[10]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[10] ),
        .O(irq_o1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__0_i_4
       (.I0(\mtime_hi_reg[9]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[9] ),
        .I2(\mtime_hi_reg[8]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[8] ),
        .O(irq_o1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[14] ),
        .I1(\mtime_hi_reg[14]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[15] ),
        .I3(\mtime_hi_reg[15]_0 ),
        .O(irq_o1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[13] ),
        .I1(\mtime_hi_reg[13]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[12] ),
        .I3(\mtime_hi_reg[12]_0 ),
        .O(irq_o1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[11] ),
        .I1(\mtime_hi_reg[11]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[10] ),
        .I3(\mtime_hi_reg[10]_0 ),
        .O(irq_o1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__0_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[8] ),
        .I1(\mtime_hi_reg[8]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[9] ),
        .I3(\mtime_hi_reg[9]_0 ),
        .O(irq_o1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__1
       (.CI(irq_o1_carry__0_n_0),
        .CO({irq_o1_carry__1_n_0,irq_o1_carry__1_n_1,irq_o1_carry__1_n_2,irq_o1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__1_i_1_n_0,irq_o1_carry__1_i_2_n_0,irq_o1_carry__1_i_3_n_0,irq_o1_carry__1_i_4_n_0}),
        .O(NLW_irq_o1_carry__1_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__1_i_5_n_0,irq_o1_carry__1_i_6_n_0,irq_o1_carry__1_i_7_n_0,irq_o1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_1
       (.I0(\mtime_hi_reg[23]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[23] ),
        .I2(\mtime_hi_reg[22]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[22] ),
        .O(irq_o1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_2
       (.I0(\mtime_hi_reg[21]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[21] ),
        .I2(\mtime_hi_reg[20]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[20] ),
        .O(irq_o1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_3
       (.I0(\mtime_hi_reg[19]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[19] ),
        .I2(\mtime_hi_reg[18]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[18] ),
        .O(irq_o1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__1_i_4
       (.I0(\mtime_hi_reg[17]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[17] ),
        .I2(\mtime_hi_reg[16]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[16] ),
        .O(irq_o1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[23] ),
        .I1(\mtime_hi_reg[23]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[22] ),
        .I3(\mtime_hi_reg[22]_0 ),
        .O(irq_o1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[20] ),
        .I1(\mtime_hi_reg[20]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[21] ),
        .I3(\mtime_hi_reg[21]_0 ),
        .O(irq_o1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[19] ),
        .I1(\mtime_hi_reg[19]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[18] ),
        .I3(\mtime_hi_reg[18]_0 ),
        .O(irq_o1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__1_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[17] ),
        .I1(\mtime_hi_reg[17]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[16] ),
        .I3(\mtime_hi_reg[16]_0 ),
        .O(irq_o1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 irq_o1_carry__2
       (.CI(irq_o1_carry__1_n_0),
        .CO({cmp_hi_gt,irq_o1_carry__2_n_1,irq_o1_carry__2_n_2,irq_o1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({irq_o1_carry__2_i_1_n_0,irq_o1_carry__2_i_2_n_0,irq_o1_carry__2_i_3_n_0,irq_o1_carry__2_i_4_n_0}),
        .O(NLW_irq_o1_carry__2_O_UNCONNECTED[3:0]),
        .S({irq_o1_carry__2_i_5_n_0,irq_o1_carry__2_i_6_n_0,irq_o1_carry__2_i_7_n_0,irq_o1_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_1
       (.I0(\mtime_hi_reg[31]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[31] ),
        .I2(\mtime_hi_reg[30]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[30] ),
        .O(irq_o1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_2
       (.I0(\mtime_hi_reg[29]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[29] ),
        .I2(\mtime_hi_reg[28]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[28] ),
        .O(irq_o1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_3
       (.I0(\mtime_hi_reg[27]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[27] ),
        .I2(\mtime_hi_reg[26]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[26] ),
        .O(irq_o1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry__2_i_4
       (.I0(\mtime_hi_reg[25]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[25] ),
        .I2(\mtime_hi_reg[24]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[24] ),
        .O(irq_o1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[31] ),
        .I1(\mtime_hi_reg[31]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[30] ),
        .I3(\mtime_hi_reg[30]_0 ),
        .O(irq_o1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[29] ),
        .I1(\mtime_hi_reg[29]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[28] ),
        .I3(\mtime_hi_reg[28]_0 ),
        .O(irq_o1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[26] ),
        .I1(\mtime_hi_reg[26]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[27] ),
        .I3(\mtime_hi_reg[27]_0 ),
        .O(irq_o1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry__2_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[25] ),
        .I1(\mtime_hi_reg[25]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[24] ),
        .I3(\mtime_hi_reg[24]_0 ),
        .O(irq_o1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_1
       (.I0(\mtime_hi_reg[7]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[7] ),
        .I2(\mtime_hi_reg[6]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[6] ),
        .O(irq_o1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_2
       (.I0(\mtime_hi_reg[5]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[5] ),
        .I2(\mtime_hi_reg[4]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[4] ),
        .O(irq_o1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_3
       (.I0(\mtime_hi_reg[3]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[3] ),
        .I2(\mtime_hi_reg[2]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[2] ),
        .O(irq_o1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    irq_o1_carry_i_4
       (.I0(\mtime_hi_reg[1]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[1] ),
        .I2(\mtime_hi_reg[0]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[0] ),
        .O(irq_o1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_5
       (.I0(\mtimecmp_hi_reg_n_0_[7] ),
        .I1(\mtime_hi_reg[7]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[6] ),
        .I3(\mtime_hi_reg[6]_0 ),
        .O(irq_o1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_6
       (.I0(\mtimecmp_hi_reg_n_0_[5] ),
        .I1(\mtime_hi_reg[5]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[4] ),
        .I3(\mtime_hi_reg[4]_0 ),
        .O(irq_o1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_7
       (.I0(\mtimecmp_hi_reg_n_0_[2] ),
        .I1(\mtime_hi_reg[2]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[3] ),
        .I3(\mtime_hi_reg[3]_0 ),
        .O(irq_o1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o1_carry_i_8
       (.I0(\mtimecmp_hi_reg_n_0_[1] ),
        .I1(\mtime_hi_reg[1]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[0] ),
        .I3(\mtime_hi_reg[0]_0 ),
        .O(irq_o1_carry_i_8_n_0));
  CARRY4 irq_o2_carry
       (.CI(1'b0),
        .CO({irq_o2_carry_n_0,irq_o2_carry_n_1,irq_o2_carry_n_2,irq_o2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry_i_1_n_0,irq_o2_carry_i_2_n_0,irq_o2_carry_i_3_n_0,irq_o2_carry_i_4_n_0}));
  CARRY4 irq_o2_carry__0
       (.CI(irq_o2_carry_n_0),
        .CO({irq_o2_carry__0_n_0,irq_o2_carry__0_n_1,irq_o2_carry__0_n_2,irq_o2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__0_O_UNCONNECTED[3:0]),
        .S({irq_o2_carry__0_i_1_n_0,irq_o2_carry__0_i_2_n_0,irq_o2_carry__0_i_3_n_0,irq_o2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_1
       (.I0(\mtime_hi_reg[22]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[22] ),
        .I2(\mtime_hi_reg[23]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[23] ),
        .I4(\mtimecmp_hi_reg_n_0_[21] ),
        .I5(\mtime_hi_reg[21]_0 ),
        .O(irq_o2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_2
       (.I0(\mtimecmp_hi_reg_n_0_[20] ),
        .I1(\mtime_hi_reg[20]_0 ),
        .I2(\mtime_hi_reg[18]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[18] ),
        .I4(\mtime_hi_reg[19]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[19] ),
        .O(irq_o2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_3
       (.I0(\mtime_hi_reg[16]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[16] ),
        .I2(\mtime_hi_reg[17]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[17] ),
        .I4(\mtimecmp_hi_reg_n_0_[15] ),
        .I5(\mtime_hi_reg[15]_0 ),
        .O(irq_o2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__0_i_4
       (.I0(\mtimecmp_hi_reg_n_0_[14] ),
        .I1(\mtime_hi_reg[14]_0 ),
        .I2(\mtime_hi_reg[12]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[12] ),
        .I4(\mtime_hi_reg[13]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[13] ),
        .O(irq_o2_carry__0_i_4_n_0));
  CARRY4 irq_o2_carry__1
       (.CI(irq_o2_carry__0_n_0),
        .CO({NLW_irq_o2_carry__1_CO_UNCONNECTED[3],cmp_hi_eq,irq_o2_carry__1_n_2,irq_o2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_irq_o2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,irq_o2_carry__1_i_1_n_0,irq_o2_carry__1_i_2_n_0,irq_o2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    irq_o2_carry__1_i_1
       (.I0(\mtimecmp_hi_reg_n_0_[31] ),
        .I1(\mtime_hi_reg[31]_0 ),
        .I2(\mtimecmp_hi_reg_n_0_[30] ),
        .I3(\mtime_hi_reg[30]_0 ),
        .O(irq_o2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_2
       (.I0(\mtime_hi_reg[28]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[28] ),
        .I2(\mtime_hi_reg[29]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[29] ),
        .I4(\mtimecmp_hi_reg_n_0_[27] ),
        .I5(\mtime_hi_reg[27]_0 ),
        .O(irq_o2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry__1_i_3
       (.I0(\mtimecmp_hi_reg_n_0_[26] ),
        .I1(\mtime_hi_reg[26]_0 ),
        .I2(\mtime_hi_reg[24]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[24] ),
        .I4(\mtime_hi_reg[25]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[25] ),
        .O(irq_o2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_1
       (.I0(\mtime_hi_reg[10]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[10] ),
        .I2(\mtime_hi_reg[11]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[11] ),
        .I4(\mtimecmp_hi_reg_n_0_[9] ),
        .I5(\mtime_hi_reg[9]_0 ),
        .O(irq_o2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_2
       (.I0(\mtimecmp_hi_reg_n_0_[8] ),
        .I1(\mtime_hi_reg[8]_0 ),
        .I2(\mtime_hi_reg[6]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[6] ),
        .I4(\mtime_hi_reg[7]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[7] ),
        .O(irq_o2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_3
       (.I0(\mtime_hi_reg[4]_0 ),
        .I1(\mtimecmp_hi_reg_n_0_[4] ),
        .I2(\mtime_hi_reg[5]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[5] ),
        .I4(\mtimecmp_hi_reg_n_0_[3] ),
        .I5(\mtime_hi_reg[3]_0 ),
        .O(irq_o2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    irq_o2_carry_i_4
       (.I0(\mtimecmp_hi_reg_n_0_[2] ),
        .I1(\mtime_hi_reg[2]_0 ),
        .I2(\mtime_hi_reg[0]_0 ),
        .I3(\mtimecmp_hi_reg_n_0_[0] ),
        .I4(\mtime_hi_reg[1]_0 ),
        .I5(\mtimecmp_hi_reg_n_0_[1] ),
        .O(irq_o2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    irq_o_i_1
       (.I0(cmp_hi_gt),
        .I1(cmp_hi_eq),
        .I2(cmp_lo_ge_ff),
        .O(irq_o_i_1_n_0));
  FDCE irq_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_o_i_1_n_0),
        .Q(mti_i));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_13__0 
       (.I0(\iodev_rsp[11][data] [3]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 [1]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ),
        .O(\bus_rsp_o_reg[data][3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15 
       (.I0(\iodev_rsp[11][ack] ),
        .I1(\iodev_rsp[3][ack] ),
        .I2(\iodev_rsp[12][ack] ),
        .I3(\imem_rsp[ack] ),
        .O(\bus_rsp_o_reg[ack]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_15__0 
       (.I0(\iodev_rsp[11][data] [2]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 [0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 ),
        .O(\bus_rsp_o_reg[data][2]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(load),
        .I2(\mtime_hi_reg[11]_0 ),
        .O(\mtime_hi[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(load),
        .I2(\mtime_hi_reg[10]_0 ),
        .O(\mtime_hi[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(load),
        .I2(\mtime_hi_reg[9]_0 ),
        .O(\mtime_hi[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[11]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(load),
        .I2(\mtime_hi_reg[8]_0 ),
        .O(\mtime_hi[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(load),
        .I2(\mtime_hi_reg[15]_0 ),
        .O(\mtime_hi[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(load),
        .I2(\mtime_hi_reg[14]_0 ),
        .O(\mtime_hi[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(load),
        .I2(\mtime_hi_reg[13]_0 ),
        .O(\mtime_hi[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[15]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(load),
        .I2(\mtime_hi_reg[12]_0 ),
        .O(\mtime_hi[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(load),
        .I2(\mtime_hi_reg[19]_0 ),
        .O(\mtime_hi[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(load),
        .I2(\mtime_hi_reg[18]_0 ),
        .O(\mtime_hi[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(load),
        .I2(\mtime_hi_reg[17]_0 ),
        .O(\mtime_hi[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[19]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(load),
        .I2(\mtime_hi_reg[16]_0 ),
        .O(\mtime_hi[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(load),
        .I2(\mtime_hi_reg[23]_0 ),
        .O(\mtime_hi[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(load),
        .I2(\mtime_hi_reg[22]_0 ),
        .O(\mtime_hi[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(load),
        .I2(\mtime_hi_reg[21]_0 ),
        .O(\mtime_hi[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[23]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(load),
        .I2(\mtime_hi_reg[20]_0 ),
        .O(\mtime_hi[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(load),
        .I2(\mtime_hi_reg[27]_0 ),
        .O(\mtime_hi[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(load),
        .I2(\mtime_hi_reg[26]_0 ),
        .O(\mtime_hi[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(load),
        .I2(\mtime_hi_reg[25]_0 ),
        .O(\mtime_hi[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[27]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(load),
        .I2(\mtime_hi_reg[24]_0 ),
        .O(\mtime_hi[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(load),
        .I2(\mtime_hi_reg[31]_0 ),
        .O(\mtime_hi[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(load),
        .I2(\mtime_hi_reg[30]_0 ),
        .O(\mtime_hi[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(load),
        .I2(\mtime_hi_reg[29]_0 ),
        .O(\mtime_hi[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[31]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(load),
        .I2(\mtime_hi_reg[28]_0 ),
        .O(\mtime_hi[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mtime_hi[3]_i_2 
       (.I0(mtime_lo_cry),
        .I1(load),
        .O(\mtime_hi[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(load),
        .I2(\mtime_hi_reg[3]_0 ),
        .O(\mtime_hi[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(load),
        .I2(\mtime_hi_reg[2]_0 ),
        .O(\mtime_hi[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[3]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(load),
        .I2(\mtime_hi_reg[1]_0 ),
        .O(\mtime_hi[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \mtime_hi[3]_i_6 
       (.I0(mtime_lo_cry),
        .I1(\mtime_hi_reg[0]_0 ),
        .I2(load),
        .I3(\mtimecmp_hi_reg[31]_0 [0]),
        .O(\mtime_hi[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_2 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(load),
        .I2(\mtime_hi_reg[7]_0 ),
        .O(\mtime_hi[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_3 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(load),
        .I2(\mtime_hi_reg[6]_0 ),
        .O(\mtime_hi[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_4 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(load),
        .I2(\mtime_hi_reg[5]_0 ),
        .O(\mtime_hi[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_hi[7]_i_5 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(load),
        .I2(\mtime_hi_reg[4]_0 ),
        .O(\mtime_hi[7]_i_5_n_0 ));
  FDCE \mtime_hi_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_7 ),
        .Q(\mtime_hi_reg[0]_0 ));
  FDCE \mtime_hi_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_5 ),
        .Q(\mtime_hi_reg[10]_0 ));
  FDCE \mtime_hi_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_4 ),
        .Q(\mtime_hi_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[11]_i_1 
       (.CI(\mtime_hi_reg[7]_i_1_n_0 ),
        .CO({\mtime_hi_reg[11]_i_1_n_0 ,\mtime_hi_reg[11]_i_1_n_1 ,\mtime_hi_reg[11]_i_1_n_2 ,\mtime_hi_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[11]_i_1_n_4 ,\mtime_hi_reg[11]_i_1_n_5 ,\mtime_hi_reg[11]_i_1_n_6 ,\mtime_hi_reg[11]_i_1_n_7 }),
        .S({\mtime_hi[11]_i_2_n_0 ,\mtime_hi[11]_i_3_n_0 ,\mtime_hi[11]_i_4_n_0 ,\mtime_hi[11]_i_5_n_0 }));
  FDCE \mtime_hi_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_7 ),
        .Q(\mtime_hi_reg[12]_0 ));
  FDCE \mtime_hi_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_6 ),
        .Q(\mtime_hi_reg[13]_0 ));
  FDCE \mtime_hi_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_5 ),
        .Q(\mtime_hi_reg[14]_0 ));
  FDCE \mtime_hi_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[15]_i_1_n_4 ),
        .Q(\mtime_hi_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[15]_i_1 
       (.CI(\mtime_hi_reg[11]_i_1_n_0 ),
        .CO({\mtime_hi_reg[15]_i_1_n_0 ,\mtime_hi_reg[15]_i_1_n_1 ,\mtime_hi_reg[15]_i_1_n_2 ,\mtime_hi_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[15]_i_1_n_4 ,\mtime_hi_reg[15]_i_1_n_5 ,\mtime_hi_reg[15]_i_1_n_6 ,\mtime_hi_reg[15]_i_1_n_7 }),
        .S({\mtime_hi[15]_i_2_n_0 ,\mtime_hi[15]_i_3_n_0 ,\mtime_hi[15]_i_4_n_0 ,\mtime_hi[15]_i_5_n_0 }));
  FDCE \mtime_hi_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_7 ),
        .Q(\mtime_hi_reg[16]_0 ));
  FDCE \mtime_hi_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_6 ),
        .Q(\mtime_hi_reg[17]_0 ));
  FDCE \mtime_hi_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_5 ),
        .Q(\mtime_hi_reg[18]_0 ));
  FDCE \mtime_hi_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[19]_i_1_n_4 ),
        .Q(\mtime_hi_reg[19]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[19]_i_1 
       (.CI(\mtime_hi_reg[15]_i_1_n_0 ),
        .CO({\mtime_hi_reg[19]_i_1_n_0 ,\mtime_hi_reg[19]_i_1_n_1 ,\mtime_hi_reg[19]_i_1_n_2 ,\mtime_hi_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[19]_i_1_n_4 ,\mtime_hi_reg[19]_i_1_n_5 ,\mtime_hi_reg[19]_i_1_n_6 ,\mtime_hi_reg[19]_i_1_n_7 }),
        .S({\mtime_hi[19]_i_2_n_0 ,\mtime_hi[19]_i_3_n_0 ,\mtime_hi[19]_i_4_n_0 ,\mtime_hi[19]_i_5_n_0 }));
  FDCE \mtime_hi_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_6 ),
        .Q(\mtime_hi_reg[1]_0 ));
  FDCE \mtime_hi_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_7 ),
        .Q(\mtime_hi_reg[20]_0 ));
  FDCE \mtime_hi_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_6 ),
        .Q(\mtime_hi_reg[21]_0 ));
  FDCE \mtime_hi_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_5 ),
        .Q(\mtime_hi_reg[22]_0 ));
  FDCE \mtime_hi_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[23]_i_1_n_4 ),
        .Q(\mtime_hi_reg[23]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[23]_i_1 
       (.CI(\mtime_hi_reg[19]_i_1_n_0 ),
        .CO({\mtime_hi_reg[23]_i_1_n_0 ,\mtime_hi_reg[23]_i_1_n_1 ,\mtime_hi_reg[23]_i_1_n_2 ,\mtime_hi_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[23]_i_1_n_4 ,\mtime_hi_reg[23]_i_1_n_5 ,\mtime_hi_reg[23]_i_1_n_6 ,\mtime_hi_reg[23]_i_1_n_7 }),
        .S({\mtime_hi[23]_i_2_n_0 ,\mtime_hi[23]_i_3_n_0 ,\mtime_hi[23]_i_4_n_0 ,\mtime_hi[23]_i_5_n_0 }));
  FDCE \mtime_hi_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_7 ),
        .Q(\mtime_hi_reg[24]_0 ));
  FDCE \mtime_hi_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_6 ),
        .Q(\mtime_hi_reg[25]_0 ));
  FDCE \mtime_hi_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_5 ),
        .Q(\mtime_hi_reg[26]_0 ));
  FDCE \mtime_hi_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[27]_i_1_n_4 ),
        .Q(\mtime_hi_reg[27]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[27]_i_1 
       (.CI(\mtime_hi_reg[23]_i_1_n_0 ),
        .CO({\mtime_hi_reg[27]_i_1_n_0 ,\mtime_hi_reg[27]_i_1_n_1 ,\mtime_hi_reg[27]_i_1_n_2 ,\mtime_hi_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[27]_i_1_n_4 ,\mtime_hi_reg[27]_i_1_n_5 ,\mtime_hi_reg[27]_i_1_n_6 ,\mtime_hi_reg[27]_i_1_n_7 }),
        .S({\mtime_hi[27]_i_2_n_0 ,\mtime_hi[27]_i_3_n_0 ,\mtime_hi[27]_i_4_n_0 ,\mtime_hi[27]_i_5_n_0 }));
  FDCE \mtime_hi_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_7 ),
        .Q(\mtime_hi_reg[28]_0 ));
  FDCE \mtime_hi_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_6 ),
        .Q(\mtime_hi_reg[29]_0 ));
  FDCE \mtime_hi_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_5 ),
        .Q(\mtime_hi_reg[2]_0 ));
  FDCE \mtime_hi_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_5 ),
        .Q(\mtime_hi_reg[30]_0 ));
  FDCE \mtime_hi_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[31]_i_1_n_4 ),
        .Q(\mtime_hi_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[31]_i_1 
       (.CI(\mtime_hi_reg[27]_i_1_n_0 ),
        .CO({\NLW_mtime_hi_reg[31]_i_1_CO_UNCONNECTED [3],\mtime_hi_reg[31]_i_1_n_1 ,\mtime_hi_reg[31]_i_1_n_2 ,\mtime_hi_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[31]_i_1_n_4 ,\mtime_hi_reg[31]_i_1_n_5 ,\mtime_hi_reg[31]_i_1_n_6 ,\mtime_hi_reg[31]_i_1_n_7 }),
        .S({\mtime_hi[31]_i_2_n_0 ,\mtime_hi[31]_i_3_n_0 ,\mtime_hi[31]_i_4_n_0 ,\mtime_hi[31]_i_5_n_0 }));
  FDCE \mtime_hi_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[3]_i_1_n_4 ),
        .Q(\mtime_hi_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mtime_hi_reg[3]_i_1_n_0 ,\mtime_hi_reg[3]_i_1_n_1 ,\mtime_hi_reg[3]_i_1_n_2 ,\mtime_hi_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mtime_hi[3]_i_2_n_0 }),
        .O({\mtime_hi_reg[3]_i_1_n_4 ,\mtime_hi_reg[3]_i_1_n_5 ,\mtime_hi_reg[3]_i_1_n_6 ,\mtime_hi_reg[3]_i_1_n_7 }),
        .S({\mtime_hi[3]_i_3_n_0 ,\mtime_hi[3]_i_4_n_0 ,\mtime_hi[3]_i_5_n_0 ,\mtime_hi[3]_i_6_n_0 }));
  FDCE \mtime_hi_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_7 ),
        .Q(\mtime_hi_reg[4]_0 ));
  FDCE \mtime_hi_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_6 ),
        .Q(\mtime_hi_reg[5]_0 ));
  FDCE \mtime_hi_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_5 ),
        .Q(\mtime_hi_reg[6]_0 ));
  FDCE \mtime_hi_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[7]_i_1_n_4 ),
        .Q(\mtime_hi_reg[7]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \mtime_hi_reg[7]_i_1 
       (.CI(\mtime_hi_reg[3]_i_1_n_0 ),
        .CO({\mtime_hi_reg[7]_i_1_n_0 ,\mtime_hi_reg[7]_i_1_n_1 ,\mtime_hi_reg[7]_i_1_n_2 ,\mtime_hi_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mtime_hi_reg[7]_i_1_n_4 ,\mtime_hi_reg[7]_i_1_n_5 ,\mtime_hi_reg[7]_i_1_n_6 ,\mtime_hi_reg[7]_i_1_n_7 }),
        .S({\mtime_hi[7]_i_2_n_0 ,\mtime_hi[7]_i_3_n_0 ,\mtime_hi[7]_i_4_n_0 ,\mtime_hi[7]_i_5_n_0 }));
  FDCE \mtime_hi_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_7 ),
        .Q(\mtime_hi_reg[8]_0 ));
  FDCE \mtime_hi_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_hi_reg[11]_i_1_n_6 ),
        .Q(\mtime_hi_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \mtime_lo[0]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [0]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\mtime_lo[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[10]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [10]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_6),
        .O(\mtime_lo[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[11]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [11]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_5),
        .O(\mtime_lo[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[12]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [12]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_4),
        .O(\mtime_lo[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[13]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [13]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_7),
        .O(\mtime_lo[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[14]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [14]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_6),
        .O(\mtime_lo[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[15]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [15]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_5),
        .O(\mtime_lo[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[16]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [16]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__2_n_4),
        .O(\mtime_lo[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[17]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [17]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_7),
        .O(\mtime_lo[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[18]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [18]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_6),
        .O(\mtime_lo[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[19]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [19]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_5),
        .O(\mtime_lo[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[1]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [1]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_7),
        .O(\mtime_lo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[20]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [20]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__3_n_4),
        .O(\mtime_lo[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[21]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [21]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_7),
        .O(\mtime_lo[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[22]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [22]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_6),
        .O(\mtime_lo[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[23]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [23]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_5),
        .O(\mtime_lo[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[24]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [24]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__4_n_4),
        .O(\mtime_lo[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[25]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [25]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_7),
        .O(\mtime_lo[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[26]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [26]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_6),
        .O(\mtime_lo[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[27]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [27]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_5),
        .O(\mtime_lo[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[28]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [28]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__5_n_4),
        .O(\mtime_lo[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[29]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [29]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_7),
        .O(\mtime_lo[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[2]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [2]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_6),
        .O(\mtime_lo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[30]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [30]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_6),
        .O(\mtime_lo[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[31]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [31]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__6_n_5),
        .O(\mtime_lo[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[3]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [3]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_5),
        .O(\mtime_lo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[4]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [4]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry_n_4),
        .O(\mtime_lo[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[5]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [5]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_7),
        .O(\mtime_lo[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[6]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [6]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_6),
        .O(\mtime_lo[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[7]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [7]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_5),
        .O(\mtime_lo[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[8]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [8]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__0_n_4),
        .O(\mtime_lo[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mtime_lo[9]_i_1 
       (.I0(\mtimecmp_hi_reg[31]_0 [9]),
        .I1(\mtime_we_reg_n_0_[0] ),
        .I2(plusOp_carry__1_n_7),
        .O(\mtime_lo[9]_i_1_n_0 ));
  FDCE \mtime_lo_cry_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in),
        .Q(mtime_lo_cry));
  FDCE \mtime_lo_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \mtime_lo_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \mtime_lo_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \mtime_lo_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \mtime_lo_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \mtime_lo_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \mtime_lo_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[15]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE \mtime_lo_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[16]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE \mtime_lo_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE \mtime_lo_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE \mtime_lo_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE \mtime_lo_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \mtime_lo_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE \mtime_lo_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE \mtime_lo_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE \mtime_lo_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE \mtime_lo_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[24]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE \mtime_lo_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE \mtime_lo_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE \mtime_lo_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE \mtime_lo_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE \mtime_lo_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE \mtime_lo_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \mtime_lo_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE \mtime_lo_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[31]_i_1_n_0 ),
        .Q(Q[31]));
  FDCE \mtime_lo_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \mtime_lo_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \mtime_lo_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \mtime_lo_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \mtime_lo_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \mtime_lo_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \mtime_lo_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\mtime_lo[9]_i_1_n_0 ),
        .Q(Q[9]));
  FDCE \mtime_we_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(\mtime_we_reg_n_0_[0] ));
  FDCE \mtime_we_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(load));
  FDCE \mtimecmp_hi_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_hi_reg_n_0_[0] ));
  FDCE \mtimecmp_hi_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_hi_reg_n_0_[10] ));
  FDCE \mtimecmp_hi_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_hi_reg_n_0_[11] ));
  FDCE \mtimecmp_hi_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_hi_reg_n_0_[12] ));
  FDCE \mtimecmp_hi_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_hi_reg_n_0_[13] ));
  FDCE \mtimecmp_hi_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_hi_reg_n_0_[14] ));
  FDCE \mtimecmp_hi_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_hi_reg_n_0_[15] ));
  FDCE \mtimecmp_hi_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_hi_reg_n_0_[16] ));
  FDCE \mtimecmp_hi_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_hi_reg_n_0_[17] ));
  FDCE \mtimecmp_hi_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_hi_reg_n_0_[18] ));
  FDCE \mtimecmp_hi_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_hi_reg_n_0_[19] ));
  FDCE \mtimecmp_hi_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_hi_reg_n_0_[1] ));
  FDCE \mtimecmp_hi_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_hi_reg_n_0_[20] ));
  FDCE \mtimecmp_hi_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_hi_reg_n_0_[21] ));
  FDCE \mtimecmp_hi_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_hi_reg_n_0_[22] ));
  FDCE \mtimecmp_hi_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_hi_reg_n_0_[23] ));
  FDCE \mtimecmp_hi_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_hi_reg_n_0_[24] ));
  FDCE \mtimecmp_hi_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_hi_reg_n_0_[25] ));
  FDCE \mtimecmp_hi_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_hi_reg_n_0_[26] ));
  FDCE \mtimecmp_hi_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_hi_reg_n_0_[27] ));
  FDCE \mtimecmp_hi_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_hi_reg_n_0_[28] ));
  FDCE \mtimecmp_hi_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_hi_reg_n_0_[29] ));
  FDCE \mtimecmp_hi_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_hi_reg_n_0_[2] ));
  FDCE \mtimecmp_hi_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_hi_reg_n_0_[30] ));
  FDCE \mtimecmp_hi_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_hi_reg_n_0_[31] ));
  FDCE \mtimecmp_hi_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_hi_reg_n_0_[3] ));
  FDCE \mtimecmp_hi_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_hi_reg_n_0_[4] ));
  FDCE \mtimecmp_hi_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_hi_reg_n_0_[5] ));
  FDCE \mtimecmp_hi_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_hi_reg_n_0_[6] ));
  FDCE \mtimecmp_hi_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_hi_reg_n_0_[7] ));
  FDCE \mtimecmp_hi_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_hi_reg_n_0_[8] ));
  FDCE \mtimecmp_hi_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_hi_reg_n_0_[9] ));
  FDCE \mtimecmp_lo_reg[0] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [0]),
        .Q(\mtimecmp_lo_reg_n_0_[0] ));
  FDCE \mtimecmp_lo_reg[10] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [10]),
        .Q(\mtimecmp_lo_reg_n_0_[10] ));
  FDCE \mtimecmp_lo_reg[11] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [11]),
        .Q(\mtimecmp_lo_reg_n_0_[11] ));
  FDCE \mtimecmp_lo_reg[12] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [12]),
        .Q(\mtimecmp_lo_reg_n_0_[12] ));
  FDCE \mtimecmp_lo_reg[13] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [13]),
        .Q(\mtimecmp_lo_reg_n_0_[13] ));
  FDCE \mtimecmp_lo_reg[14] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [14]),
        .Q(\mtimecmp_lo_reg_n_0_[14] ));
  FDCE \mtimecmp_lo_reg[15] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [15]),
        .Q(\mtimecmp_lo_reg_n_0_[15] ));
  FDCE \mtimecmp_lo_reg[16] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [16]),
        .Q(\mtimecmp_lo_reg_n_0_[16] ));
  FDCE \mtimecmp_lo_reg[17] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [17]),
        .Q(\mtimecmp_lo_reg_n_0_[17] ));
  FDCE \mtimecmp_lo_reg[18] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [18]),
        .Q(\mtimecmp_lo_reg_n_0_[18] ));
  FDCE \mtimecmp_lo_reg[19] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [19]),
        .Q(\mtimecmp_lo_reg_n_0_[19] ));
  FDCE \mtimecmp_lo_reg[1] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [1]),
        .Q(\mtimecmp_lo_reg_n_0_[1] ));
  FDCE \mtimecmp_lo_reg[20] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [20]),
        .Q(\mtimecmp_lo_reg_n_0_[20] ));
  FDCE \mtimecmp_lo_reg[21] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [21]),
        .Q(\mtimecmp_lo_reg_n_0_[21] ));
  FDCE \mtimecmp_lo_reg[22] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [22]),
        .Q(\mtimecmp_lo_reg_n_0_[22] ));
  FDCE \mtimecmp_lo_reg[23] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [23]),
        .Q(\mtimecmp_lo_reg_n_0_[23] ));
  FDCE \mtimecmp_lo_reg[24] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [24]),
        .Q(\mtimecmp_lo_reg_n_0_[24] ));
  FDCE \mtimecmp_lo_reg[25] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [25]),
        .Q(\mtimecmp_lo_reg_n_0_[25] ));
  FDCE \mtimecmp_lo_reg[26] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [26]),
        .Q(\mtimecmp_lo_reg_n_0_[26] ));
  FDCE \mtimecmp_lo_reg[27] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [27]),
        .Q(\mtimecmp_lo_reg_n_0_[27] ));
  FDCE \mtimecmp_lo_reg[28] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [28]),
        .Q(\mtimecmp_lo_reg_n_0_[28] ));
  FDCE \mtimecmp_lo_reg[29] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [29]),
        .Q(\mtimecmp_lo_reg_n_0_[29] ));
  FDCE \mtimecmp_lo_reg[2] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [2]),
        .Q(\mtimecmp_lo_reg_n_0_[2] ));
  FDCE \mtimecmp_lo_reg[30] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [30]),
        .Q(\mtimecmp_lo_reg_n_0_[30] ));
  FDCE \mtimecmp_lo_reg[31] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [31]),
        .Q(\mtimecmp_lo_reg_n_0_[31] ));
  FDCE \mtimecmp_lo_reg[3] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [3]),
        .Q(\mtimecmp_lo_reg_n_0_[3] ));
  FDCE \mtimecmp_lo_reg[4] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [4]),
        .Q(\mtimecmp_lo_reg_n_0_[4] ));
  FDCE \mtimecmp_lo_reg[5] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [5]),
        .Q(\mtimecmp_lo_reg_n_0_[5] ));
  FDCE \mtimecmp_lo_reg[6] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [6]),
        .Q(\mtimecmp_lo_reg_n_0_[6] ));
  FDCE \mtimecmp_lo_reg[7] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [7]),
        .Q(\mtimecmp_lo_reg_n_0_[7] ));
  FDCE \mtimecmp_lo_reg[8] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [8]),
        .Q(\mtimecmp_lo_reg_n_0_[8] ));
  FDCE \mtimecmp_lo_reg[9] 
       (.C(clk),
        .CE(\mtimecmp_lo_reg[31]_0 ),
        .CLR(rstn_sys),
        .D(\mtimecmp_hi_reg[31]_0 [9]),
        .Q(\mtimecmp_lo_reg_n_0_[9] ));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(Q[4:1]));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(Q[8:5]));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(Q[12:9]));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(Q[16:13]));
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(Q[20:17]));
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(Q[24:21]));
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(Q[28:25]));
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({p_0_in,NLW_plusOp_carry__6_CO_UNCONNECTED[2],plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__6_O_UNCONNECTED[3],plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S({1'b1,Q[31:29]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo
   (\iodev_rsp[1][ack] ,
    Q,
    \bus_rsp_o_reg[ack]_0 ,
    clk,
    rstn_sys,
    D);
  output \iodev_rsp[1][ack] ;
  output [4:0]Q;
  input \bus_rsp_o_reg[ack]_0 ;
  input clk;
  input rstn_sys;
  input [4:0]D;

  wire [4:0]D;
  wire [4:0]Q;
  wire \bus_rsp_o_reg[ack]_0 ;
  wire clk;
  wire \iodev_rsp[1][ack] ;
  wire rstn_sys;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[ack]_0 ),
        .Q(\iodev_rsp[1][ack] ));
  FDCE \bus_rsp_o_reg[data][16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(D[2]),
        .Q(Q[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top
   (Q,
    uart0_txd_o,
    uart0_rts_o,
    resetn_0,
    m_axi_rready,
    \mar_reg[26] ,
    \mar_reg[29] ,
    \mar_reg[28] ,
    \mar_reg[30] ,
    sel,
    \mar_reg[2] ,
    m_axi_wstrb,
    m_axi_awready_0,
    m_axi_wready_0,
    m_axi_arready_0,
    gpio_o,
    mtime_time_o,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_araddr,
    clk,
    xirq_i,
    m_axi_awready,
    m_axi_awvalid_0,
    m_axi_wready,
    \axi_ctrl_reg[wdat_received] ,
    m_axi_arready,
    \axi_ctrl_reg[radr_received] ,
    resetn,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_rdata,
    D);
  output [31:0]Q;
  output uart0_txd_o;
  output uart0_rts_o;
  output resetn_0;
  output m_axi_rready;
  output \mar_reg[26] ;
  output \mar_reg[29] ;
  output \mar_reg[28] ;
  output \mar_reg[30] ;
  output [12:0]sel;
  output \mar_reg[2] ;
  output [3:0]m_axi_wstrb;
  output m_axi_awready_0;
  output m_axi_wready_0;
  output m_axi_arready_0;
  output [7:0]gpio_o;
  output [63:0]mtime_time_o;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_bready;
  output [13:0]m_axi_araddr;
  input clk;
  input [0:0]xirq_i;
  input m_axi_awready;
  input m_axi_awvalid_0;
  input m_axi_wready;
  input \axi_ctrl_reg[wdat_received] ;
  input m_axi_arready;
  input \axi_ctrl_reg[radr_received] ;
  input resetn;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [1:0]D;

  wire [1:0]D;
  wire \FSM_sequential_execute_engine[state][3]_i_10_n_0 ;
  wire [31:0]Q;
  wire and_reduce_f__0;
  wire \arbiter_reg[b_req]0 ;
  wire \arbiter_reg[b_req]__0 ;
  wire [1:1]\arbiter_reg[state] ;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire cg_en_9;
  wire clk;
  wire \core_complex.neorv32_core_bus_switch_inst_n_1 ;
  wire \core_complex.neorv32_core_bus_switch_inst_n_3 ;
  wire \core_complex.neorv32_cpu_inst_n_1 ;
  wire \core_complex.neorv32_cpu_inst_n_100 ;
  wire \core_complex.neorv32_cpu_inst_n_105 ;
  wire \core_complex.neorv32_cpu_inst_n_106 ;
  wire \core_complex.neorv32_cpu_inst_n_107 ;
  wire \core_complex.neorv32_cpu_inst_n_108 ;
  wire \core_complex.neorv32_cpu_inst_n_109 ;
  wire \core_complex.neorv32_cpu_inst_n_110 ;
  wire \core_complex.neorv32_cpu_inst_n_111 ;
  wire \core_complex.neorv32_cpu_inst_n_113 ;
  wire \core_complex.neorv32_cpu_inst_n_115 ;
  wire \core_complex.neorv32_cpu_inst_n_116 ;
  wire \core_complex.neorv32_cpu_inst_n_117 ;
  wire \core_complex.neorv32_cpu_inst_n_118 ;
  wire \core_complex.neorv32_cpu_inst_n_119 ;
  wire \core_complex.neorv32_cpu_inst_n_120 ;
  wire \core_complex.neorv32_cpu_inst_n_121 ;
  wire \core_complex.neorv32_cpu_inst_n_122 ;
  wire \core_complex.neorv32_cpu_inst_n_125 ;
  wire \core_complex.neorv32_cpu_inst_n_128 ;
  wire \core_complex.neorv32_cpu_inst_n_129 ;
  wire \core_complex.neorv32_cpu_inst_n_130 ;
  wire \core_complex.neorv32_cpu_inst_n_131 ;
  wire \core_complex.neorv32_cpu_inst_n_132 ;
  wire \core_complex.neorv32_cpu_inst_n_133 ;
  wire \core_complex.neorv32_cpu_inst_n_134 ;
  wire \core_complex.neorv32_cpu_inst_n_135 ;
  wire \core_complex.neorv32_cpu_inst_n_136 ;
  wire \core_complex.neorv32_cpu_inst_n_137 ;
  wire \core_complex.neorv32_cpu_inst_n_138 ;
  wire \core_complex.neorv32_cpu_inst_n_139 ;
  wire \core_complex.neorv32_cpu_inst_n_140 ;
  wire \core_complex.neorv32_cpu_inst_n_141 ;
  wire \core_complex.neorv32_cpu_inst_n_142 ;
  wire \core_complex.neorv32_cpu_inst_n_143 ;
  wire \core_complex.neorv32_cpu_inst_n_144 ;
  wire \core_complex.neorv32_cpu_inst_n_145 ;
  wire \core_complex.neorv32_cpu_inst_n_146 ;
  wire \core_complex.neorv32_cpu_inst_n_147 ;
  wire \core_complex.neorv32_cpu_inst_n_148 ;
  wire \core_complex.neorv32_cpu_inst_n_149 ;
  wire \core_complex.neorv32_cpu_inst_n_150 ;
  wire \core_complex.neorv32_cpu_inst_n_151 ;
  wire \core_complex.neorv32_cpu_inst_n_152 ;
  wire \core_complex.neorv32_cpu_inst_n_153 ;
  wire \core_complex.neorv32_cpu_inst_n_154 ;
  wire \core_complex.neorv32_cpu_inst_n_155 ;
  wire \core_complex.neorv32_cpu_inst_n_156 ;
  wire \core_complex.neorv32_cpu_inst_n_157 ;
  wire \core_complex.neorv32_cpu_inst_n_158 ;
  wire \core_complex.neorv32_cpu_inst_n_159 ;
  wire \core_complex.neorv32_cpu_inst_n_160 ;
  wire \core_complex.neorv32_cpu_inst_n_161 ;
  wire \core_complex.neorv32_cpu_inst_n_178 ;
  wire \core_complex.neorv32_cpu_inst_n_179 ;
  wire \core_complex.neorv32_cpu_inst_n_180 ;
  wire \core_complex.neorv32_cpu_inst_n_181 ;
  wire \core_complex.neorv32_cpu_inst_n_183 ;
  wire \core_complex.neorv32_cpu_inst_n_20 ;
  wire \core_complex.neorv32_cpu_inst_n_21 ;
  wire \core_complex.neorv32_cpu_inst_n_23 ;
  wire \core_complex.neorv32_cpu_inst_n_27 ;
  wire \core_complex.neorv32_cpu_inst_n_36 ;
  wire \core_complex.neorv32_cpu_inst_n_6 ;
  wire \core_complex.neorv32_cpu_inst_n_7 ;
  wire \core_complex.neorv32_cpu_inst_n_72 ;
  wire \core_complex.neorv32_cpu_inst_n_73 ;
  wire \core_complex.neorv32_cpu_inst_n_74 ;
  wire \core_complex.neorv32_cpu_inst_n_75 ;
  wire \core_complex.neorv32_cpu_inst_n_76 ;
  wire \core_complex.neorv32_cpu_inst_n_77 ;
  wire \core_complex.neorv32_cpu_inst_n_78 ;
  wire \core_complex.neorv32_cpu_inst_n_79 ;
  wire \core_complex.neorv32_cpu_inst_n_80 ;
  wire \core_complex.neorv32_cpu_inst_n_81 ;
  wire \core_complex.neorv32_cpu_inst_n_82 ;
  wire \core_complex.neorv32_cpu_inst_n_83 ;
  wire \core_complex.neorv32_cpu_inst_n_84 ;
  wire \core_complex.neorv32_cpu_inst_n_85 ;
  wire \core_complex.neorv32_cpu_inst_n_86 ;
  wire \core_complex.neorv32_cpu_inst_n_87 ;
  wire \core_complex.neorv32_cpu_inst_n_88 ;
  wire \core_complex.neorv32_cpu_inst_n_89 ;
  wire \core_complex.neorv32_cpu_inst_n_90 ;
  wire \core_complex.neorv32_cpu_inst_n_91 ;
  wire \core_complex.neorv32_cpu_inst_n_92 ;
  wire \core_complex.neorv32_cpu_inst_n_93 ;
  wire \core_complex.neorv32_cpu_inst_n_94 ;
  wire \core_complex.neorv32_cpu_inst_n_95 ;
  wire \core_complex.neorv32_cpu_inst_n_96 ;
  wire \core_complex.neorv32_cpu_inst_n_97 ;
  wire \core_complex.neorv32_cpu_inst_n_98 ;
  wire \core_complex.neorv32_cpu_inst_n_99 ;
  wire [1:1]\cpu_d_req[addr] ;
  wire \cpu_d_rsp[err] ;
  wire [8:2]cpu_firq;
  wire \cpu_i_rsp[err] ;
  wire \ctrl[alu_op][1]_i_3_n_0 ;
  wire [0:0]\ctrl[ir_funct3] ;
  wire \ctrl[lsu_req] ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]din;
  wire \dmem_rsp[ack] ;
  wire \generators.clk_div_ff_reg_n_0_[0] ;
  wire \generators.clk_div_ff_reg_n_0_[11] ;
  wire [11:0]\generators.clk_div_reg ;
  wire \generators.clk_div_reg_n_0_[3] ;
  wire \generators.clk_div_reg_n_0_[4] ;
  wire \generators.clk_div_reg_n_0_[7] ;
  wire \generators.clk_div_reg_n_0_[8] ;
  wire \generators.rstn_sys_sreg_reg_n_0_[0] ;
  wire \generators.rstn_sys_sreg_reg_n_0_[3] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire [25:5]\imem_rom.rdata_reg ;
  wire \imem_rsp[ack] ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_65 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ;
  wire \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_65 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_66 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_67 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ;
  wire \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 ;
  wire \io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_req[11][stb] ;
  wire \iodev_req[12][stb] ;
  wire \iodev_req[3][stb] ;
  wire \iodev_rsp[10][ack] ;
  wire [31:0]\iodev_rsp[10][data] ;
  wire [31:0]\iodev_rsp[11][data] ;
  wire \iodev_rsp[12][ack] ;
  wire \iodev_rsp[1][ack] ;
  wire [18:1]\iodev_rsp[1][data] ;
  wire \iodev_rsp[3][ack] ;
  wire [7:0]\iodev_rsp[3][data] ;
  wire \keeper_reg[busy]__0 ;
  wire [13:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire [31:0]\main_rsp[data] ;
  wire \main_rsp[err] ;
  wire \mar_reg[26] ;
  wire \mar_reg[28] ;
  wire \mar_reg[29] ;
  wire \mar_reg[2] ;
  wire \mar_reg[30] ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ;
  wire \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_1 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ;
  wire \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_2 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_38 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_39 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_40 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_41 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_42 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_43 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_44 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_45 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_46 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ;
  wire \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ;
  wire mtime_irq;
  wire [31:0]mtime_time;
  wire [63:0]mtime_time_o;
  wire mtimecmp_hi;
  wire mtimecmp_lo;
  wire neorv32_bus_gateway_inst_n_4;
  wire neorv32_bus_gateway_inst_n_5;
  wire \neorv32_cpu_lsu_inst/misaligned ;
  wire [7:7]p_0_in;
  wire p_0_in_0;
  wire [16:4]p_0_in_1;
  wire p_10_in;
  wire p_12_in;
  wire p_1_in;
  wire [1:0]p_1_out;
  wire p_2_in;
  wire [0:0]p_2_in_2;
  wire [0:0]p_3_in;
  wire p_4_in;
  wire p_6_in;
  wire p_8_in;
  wire pending;
  wire port_sel_reg;
  wire r_pnt;
  wire [31:0]rdata_reg;
  wire rden;
  wire rden0;
  wire resetn;
  wire resetn_0;
  wire rstn_sys;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire [12:0]sel;
  wire [6:6]timeout_cnt_reg;
  wire \tx_engine_fifo_inst/we ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire w_pnt;
  wire \wb_core[we] ;
  wire [0:0]xirq_i;
  wire [3:3]\NLW_i_/i_/i__carry__1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_execute_engine[state][3]_i_10 
       (.I0(\ctrl[ir_funct3] ),
        .I1(\core_complex.neorv32_cpu_inst_n_1 ),
        .O(\FSM_sequential_execute_engine[state][3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    and_reduce_f
       (.I0(\generators.rstn_sys_sreg_reg_n_0_[0] ),
        .I1(\generators.rstn_sys_sreg_reg_n_0_[3] ),
        .I2(p_0_in_0),
        .I3(p_1_in),
        .O(and_reduce_f__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_switch \core_complex.neorv32_core_bus_switch_inst 
       (.\FSM_onehot_arbiter_reg[state][2]_0 (\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .\FSM_onehot_arbiter_reg[state][2]_1 (\arbiter_reg[state] ),
        .\FSM_onehot_arbiter_reg[state][2]_2 (\core_complex.neorv32_core_bus_switch_inst_n_3 ),
        .\FSM_onehot_arbiter_reg[state][2]_3 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ),
        .arbiter_err_reg(\core_complex.neorv32_cpu_inst_n_179 ),
        .arbiter_err_reg_0(\core_complex.neorv32_cpu_inst_n_183 ),
        .arbiter_err_reg_1(\core_complex.neorv32_cpu_inst_n_180 ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .clk(clk),
        .\ctrl_o[lsu_req] (\ctrl[lsu_req] ),
        .\keeper_reg[busy] (\core_complex.neorv32_cpu_inst_n_178 ),
        .\main_rsp[err] (\main_rsp[err] ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_cpu \core_complex.neorv32_cpu_inst 
       (.ADDRARDADDR({sel[12:1],\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_21 }),
        .D({\core_complex.neorv32_cpu_inst_n_23 ,p_0_in_1[16],p_0_in_1[8],p_0_in_1[4],\core_complex.neorv32_cpu_inst_n_27 }),
        .E(mtimecmp_hi),
        .\FSM_sequential_execute_engine_reg[state][3] (\FSM_sequential_execute_engine[state][3]_i_10_n_0 ),
        .\FSM_sequential_fetch_engine_reg[state][0] (\core_complex.neorv32_cpu_inst_n_179 ),
        .Q(Q),
        .WEA(\core_complex.neorv32_cpu_inst_n_100 ),
        .\arbiter_reg[b_req] (\arbiter_reg[state] ),
        .\arbiter_reg[b_req]0 (\arbiter_reg[b_req]0 ),
        .\arbiter_reg[b_req]__0 (\arbiter_reg[b_req]__0 ),
        .arbiter_req_reg(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ),
        .\bus_req_o_reg[ben][0] (\core_complex.neorv32_cpu_inst_n_107 ),
        .\bus_req_o_reg[ben][1] (\core_complex.neorv32_cpu_inst_n_106 ),
        .\bus_req_o_reg[ben][2] (\core_complex.neorv32_cpu_inst_n_105 ),
        .\bus_req_o_reg[data][0] (\core_complex.neorv32_cpu_inst_n_36 ),
        .\bus_req_o_reg[data][0]_0 (\core_complex.neorv32_cpu_inst_n_72 ),
        .\bus_req_o_reg[rw] (p_0_in),
        .\bus_req_o_reg[rw]_0 (mtimecmp_lo),
        .\bus_req_o_reg[rw]_1 ({\core_complex.neorv32_cpu_inst_n_128 ,\core_complex.neorv32_cpu_inst_n_129 ,\core_complex.neorv32_cpu_inst_n_130 ,\core_complex.neorv32_cpu_inst_n_131 ,\core_complex.neorv32_cpu_inst_n_132 ,\core_complex.neorv32_cpu_inst_n_133 ,\core_complex.neorv32_cpu_inst_n_134 ,\core_complex.neorv32_cpu_inst_n_135 ,\core_complex.neorv32_cpu_inst_n_136 ,\core_complex.neorv32_cpu_inst_n_137 ,\core_complex.neorv32_cpu_inst_n_138 ,\core_complex.neorv32_cpu_inst_n_139 ,\core_complex.neorv32_cpu_inst_n_140 ,\core_complex.neorv32_cpu_inst_n_141 ,\core_complex.neorv32_cpu_inst_n_142 ,\core_complex.neorv32_cpu_inst_n_143 ,\core_complex.neorv32_cpu_inst_n_144 ,\core_complex.neorv32_cpu_inst_n_145 ,\core_complex.neorv32_cpu_inst_n_146 ,\core_complex.neorv32_cpu_inst_n_147 ,\core_complex.neorv32_cpu_inst_n_148 ,\core_complex.neorv32_cpu_inst_n_149 ,\core_complex.neorv32_cpu_inst_n_150 ,\core_complex.neorv32_cpu_inst_n_151 ,\core_complex.neorv32_cpu_inst_n_152 ,\core_complex.neorv32_cpu_inst_n_153 ,\core_complex.neorv32_cpu_inst_n_154 ,\core_complex.neorv32_cpu_inst_n_155 ,\core_complex.neorv32_cpu_inst_n_156 ,\core_complex.neorv32_cpu_inst_n_157 ,\core_complex.neorv32_cpu_inst_n_158 ,\core_complex.neorv32_cpu_inst_n_159 }),
        .\bus_rsp_o[data][18]_i_2 (\core_complex.neorv32_cpu_inst_n_160 ),
        .\bus_rsp_o_reg[data][0] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ),
        .\bus_rsp_o_reg[data][10] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ),
        .\bus_rsp_o_reg[data][11] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ),
        .\bus_rsp_o_reg[data][12] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ),
        .\bus_rsp_o_reg[data][13] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ),
        .\bus_rsp_o_reg[data][14] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ),
        .\bus_rsp_o_reg[data][15] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_66 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_67 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 }),
        .\bus_rsp_o_reg[data][15]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ),
        .\bus_rsp_o_reg[data][16] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ),
        .\bus_rsp_o_reg[data][17] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ),
        .\bus_rsp_o_reg[data][18] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ),
        .\bus_rsp_o_reg[data][19] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ),
        .\bus_rsp_o_reg[data][1] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ),
        .\bus_rsp_o_reg[data][20] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ),
        .\bus_rsp_o_reg[data][21] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ),
        .\bus_rsp_o_reg[data][22] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ),
        .\bus_rsp_o_reg[data][23] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ),
        .\bus_rsp_o_reg[data][24] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ),
        .\bus_rsp_o_reg[data][25] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ),
        .\bus_rsp_o_reg[data][26] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_65 ),
        .\bus_rsp_o_reg[data][27] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ),
        .\bus_rsp_o_reg[data][28] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ),
        .\bus_rsp_o_reg[data][29] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ),
        .\bus_rsp_o_reg[data][2] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ),
        .\bus_rsp_o_reg[data][30] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ),
        .\bus_rsp_o_reg[data][30]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ),
        .\bus_rsp_o_reg[data][31] (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ),
        .\bus_rsp_o_reg[data][31]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ),
        .\bus_rsp_o_reg[data][31]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ),
        .\bus_rsp_o_reg[data][3] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ),
        .\bus_rsp_o_reg[data][4] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ),
        .\bus_rsp_o_reg[data][5] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 }),
        .\bus_rsp_o_reg[data][5]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ),
        .\bus_rsp_o_reg[data][6] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ),
        .\bus_rsp_o_reg[data][7] (din),
        .\bus_rsp_o_reg[data][7]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 }),
        .\bus_rsp_o_reg[data][7]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ),
        .\bus_rsp_o_reg[data][8] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ),
        .\bus_rsp_o_reg[data][9] (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\ctrl_o[lsu_req] (\ctrl[lsu_req] ),
        .\ctrl_reg[alu_op][1] (\ctrl[alu_op][1]_i_3_n_0 ),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\dout_reg[7] ({\core_complex.neorv32_cpu_inst_n_115 ,\core_complex.neorv32_cpu_inst_n_116 ,\core_complex.neorv32_cpu_inst_n_117 ,\core_complex.neorv32_cpu_inst_n_118 ,\core_complex.neorv32_cpu_inst_n_119 ,\core_complex.neorv32_cpu_inst_n_120 ,\core_complex.neorv32_cpu_inst_n_121 ,\core_complex.neorv32_cpu_inst_n_122 }),
        .\execute_engine_reg[ir] (\ctrl[ir_funct3] ),
        .\execute_engine_reg[ir][13]_rep (\core_complex.neorv32_cpu_inst_n_1 ),
        .\execute_engine_reg[ir][13]_rep__0 (\core_complex.neorv32_cpu_inst_n_181 ),
        .\fetch_engine_reg[pc][15] (\core_complex.neorv32_cpu_inst_n_6 ),
        .\fifo_read_sync.half_o_reg ({\core_complex.neorv32_cpu_inst_n_73 ,\core_complex.neorv32_cpu_inst_n_74 ,\core_complex.neorv32_cpu_inst_n_75 ,\core_complex.neorv32_cpu_inst_n_76 ,\core_complex.neorv32_cpu_inst_n_77 ,\core_complex.neorv32_cpu_inst_n_78 ,\core_complex.neorv32_cpu_inst_n_79 ,\core_complex.neorv32_cpu_inst_n_80 ,\core_complex.neorv32_cpu_inst_n_81 ,\core_complex.neorv32_cpu_inst_n_82 ,\core_complex.neorv32_cpu_inst_n_83 ,\core_complex.neorv32_cpu_inst_n_84 ,\core_complex.neorv32_cpu_inst_n_85 ,\core_complex.neorv32_cpu_inst_n_86 ,\core_complex.neorv32_cpu_inst_n_87 ,\core_complex.neorv32_cpu_inst_n_88 ,\core_complex.neorv32_cpu_inst_n_89 ,\core_complex.neorv32_cpu_inst_n_90 ,\core_complex.neorv32_cpu_inst_n_91 ,\core_complex.neorv32_cpu_inst_n_92 ,\core_complex.neorv32_cpu_inst_n_93 ,\core_complex.neorv32_cpu_inst_n_94 ,\core_complex.neorv32_cpu_inst_n_95 ,\core_complex.neorv32_cpu_inst_n_96 ,\core_complex.neorv32_cpu_inst_n_97 ,\core_complex.neorv32_cpu_inst_n_98 ,\core_complex.neorv32_cpu_inst_n_99 }),
        .firq_i({cpu_firq[8],cpu_firq[3:2]}),
        .gpio_o(gpio_o),
        .\imem_rom.rdata_reg_9 (\core_complex.neorv32_core_bus_switch_inst_n_3 ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\irq_enable_reg[0] (\core_complex.neorv32_cpu_inst_n_161 ),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_bready(m_axi_bready),
        .m_axi_bready_0(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_2 ),
        .m_axi_bresp(m_axi_bresp),
        .\m_axi_bresp[0]_0 (\core_complex.neorv32_cpu_inst_n_110 ),
        .m_axi_bresp_0_sp_1(\core_complex.neorv32_cpu_inst_n_109 ),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wstrb(m_axi_wstrb),
        .\main_rsp[data] (\main_rsp[data] ),
        .\main_rsp[err] (\main_rsp[err] ),
        .\mar_reg[1] (\cpu_d_req[addr] ),
        .\mar_reg[26] (\mar_reg[26] ),
        .\mar_reg[28] (\mar_reg[28] ),
        .\mar_reg[29] (\mar_reg[29] ),
        .\mar_reg[2] (\core_complex.neorv32_cpu_inst_n_7 ),
        .\mar_reg[2]_0 (\mar_reg[2] ),
        .\mar_reg[2]_1 (\core_complex.neorv32_cpu_inst_n_125 ),
        .\mar_reg[30] (\mar_reg[30] ),
        .\mar_reg[31] (\core_complex.neorv32_cpu_inst_n_113 ),
        .\mar_reg[3] (sel[0]),
        .\mar_reg[3]_0 (p_1_out),
        .mem_ram_b0_reg_1(\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .misaligned(\neorv32_cpu_lsu_inst/misaligned ),
        .mti_i(mtime_irq),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .pending(pending),
        .pending_reg(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .pending_reg_0(timeout_cnt_reg),
        .pending_reg_1(neorv32_bus_gateway_inst_n_4),
        .port_sel_reg(port_sel_reg),
        .r_pnt(r_pnt),
        .\r_pnt_reg[0] (\tx_engine_fifo_inst/we ),
        .\r_pnt_reg[1] (\core_complex.neorv32_cpu_inst_n_178 ),
        .\rdata_o_reg[23] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_46 ),
        .\rdata_o_reg[30] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_45 ),
        .rden0(rden0),
        .rstn_sys(rstn_sys),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\timeout_cnt_reg[6] (\core_complex.neorv32_cpu_inst_n_108 ),
        .\trap_ctrl_reg[irq_pnd][2] (D),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\core_complex.neorv32_cpu_inst_n_111 ),
        .\w_pnt_reg[0]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ),
        .\w_pnt_reg[1] (\core_complex.neorv32_cpu_inst_n_180 ),
        .\w_pnt_reg[1]_0 (\core_complex.neorv32_cpu_inst_n_183 ),
        .\wb_core[we] (\wb_core[we] ),
        .wdata_i(\cpu_i_rsp[err] ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ctrl[alu_op][1]_i_3 
       (.I0(\core_complex.neorv32_cpu_inst_n_181 ),
        .I1(\ctrl[ir_funct3] ),
        .O(\ctrl[alu_op][1]_i_3_n_0 ));
  FDCE \generators.clk_div_ff_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [0]),
        .Q(\generators.clk_div_ff_reg_n_0_[0] ));
  FDCE \generators.clk_div_ff_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [10]),
        .Q(p_12_in));
  FDCE \generators.clk_div_ff_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [11]),
        .Q(\generators.clk_div_ff_reg_n_0_[11] ));
  FDCE \generators.clk_div_ff_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [1]),
        .Q(p_2_in));
  FDCE \generators.clk_div_ff_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [2]),
        .Q(p_4_in));
  FDCE \generators.clk_div_ff_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [5]),
        .Q(p_6_in));
  FDCE \generators.clk_div_ff_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [6]),
        .Q(p_8_in));
  FDCE \generators.clk_div_ff_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\generators.clk_div_reg [9]),
        .Q(p_10_in));
  FDCE \generators.clk_div_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_7 ),
        .Q(\generators.clk_div_reg [0]));
  FDCE \generators.clk_div_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_5 ),
        .Q(\generators.clk_div_reg [10]));
  FDCE \generators.clk_div_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_4 ),
        .Q(\generators.clk_div_reg [11]));
  FDCE \generators.clk_div_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_6 ),
        .Q(\generators.clk_div_reg [1]));
  FDCE \generators.clk_div_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_5 ),
        .Q(\generators.clk_div_reg [2]));
  FDCE \generators.clk_div_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[3] ));
  FDCE \generators.clk_div_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[4] ));
  FDCE \generators.clk_div_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_6 ),
        .Q(\generators.clk_div_reg [5]));
  FDCE \generators.clk_div_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_5 ),
        .Q(\generators.clk_div_reg [6]));
  FDCE \generators.clk_div_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__0_n_4 ),
        .Q(\generators.clk_div_reg_n_0_[7] ));
  FDCE \generators.clk_div_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_7 ),
        .Q(\generators.clk_div_reg_n_0_[8] ));
  FDCE \generators.clk_div_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\i_/i_/i__carry__1_n_6 ),
        .Q(\generators.clk_div_reg [9]));
  (* inverted = "yes" *) 
  FDPE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_reg_inv 
       (.C(clk),
        .CE(1'b1),
        .D(and_reduce_f__0),
        .PRE(resetn_0),
        .Q(rstn_sys));
  LUT1 #(
    .INIT(2'h1)) 
    \generators.rstn_sys_sreg[3]_i_1 
       (.I0(resetn),
        .O(resetn_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(1'b1),
        .Q(\generators.rstn_sys_sreg_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(\generators.rstn_sys_sreg_reg_n_0_[0] ),
        .Q(p_1_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_1_in),
        .Q(p_0_in_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \generators.rstn_sys_sreg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(resetn_0),
        .D(p_0_in_0),
        .Q(\generators.rstn_sys_sreg_reg_n_0_[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry 
       (.CI(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 }),
        .O({\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CO({\NLW_i_/i_/i__carry__1_CO_UNCONNECTED [3],\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_gpio \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst 
       (.D({\core_complex.neorv32_cpu_inst_n_115 ,\core_complex.neorv32_cpu_inst_n_116 ,\core_complex.neorv32_cpu_inst_n_117 ,\core_complex.neorv32_cpu_inst_n_118 ,\core_complex.neorv32_cpu_inst_n_119 ,\core_complex.neorv32_cpu_inst_n_120 ,\core_complex.neorv32_cpu_inst_n_121 ,\core_complex.neorv32_cpu_inst_n_122 }),
        .E(p_0_in),
        .Q(din),
        .\bus_req_i[data] (Q[7:0]),
        .\bus_rsp_o_reg[data][7]_0 (\iodev_rsp[3][data] ),
        .clk(clk),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .\iodev_req[3][stb] (\iodev_req[3][stb] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .rstn_sys(rstn_sys));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[0]),
        .Q(mtime_time_o[0]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[10]),
        .Q(mtime_time_o[10]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[11]),
        .Q(mtime_time_o[11]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[12]),
        .Q(mtime_time_o[12]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[13]),
        .Q(mtime_time_o[13]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[14]),
        .Q(mtime_time_o[14]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[15]),
        .Q(mtime_time_o[15]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[16]),
        .Q(mtime_time_o[16]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[17]),
        .Q(mtime_time_o[17]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[18]),
        .Q(mtime_time_o[18]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[19]),
        .Q(mtime_time_o[19]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[1]),
        .Q(mtime_time_o[1]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[20]),
        .Q(mtime_time_o[20]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[21]),
        .Q(mtime_time_o[21]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[22]),
        .Q(mtime_time_o[22]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[23]),
        .Q(mtime_time_o[23]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[24]),
        .Q(mtime_time_o[24]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[25]),
        .Q(mtime_time_o[25]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[26]),
        .Q(mtime_time_o[26]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[27]),
        .Q(mtime_time_o[27]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[28]),
        .Q(mtime_time_o[28]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[29]),
        .Q(mtime_time_o[29]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[2]),
        .Q(mtime_time_o[2]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[30]),
        .Q(mtime_time_o[30]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[31]),
        .Q(mtime_time_o[31]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[3]),
        .Q(mtime_time_o[3]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[4]),
        .Q(mtime_time_o[4]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[5]),
        .Q(mtime_time_o[5]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[6]),
        .Q(mtime_time_o[6]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[7]),
        .Q(mtime_time_o[7]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[8]),
        .Q(mtime_time_o[8]));
  FDCE \io_system.neorv32_mtime_inst_true.mtime_time_o_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(mtime_time[9]),
        .Q(mtime_time_o[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_mtime \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst 
       (.ADDRARDADDR(\core_complex.neorv32_cpu_inst_n_20 ),
        .D(p_1_out),
        .E(mtimecmp_hi),
        .Q(mtime_time),
        .\bus_rsp_o_reg[ack]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ),
        .\bus_rsp_o_reg[data][26]_0 (\mar_reg[2] ),
        .\bus_rsp_o_reg[data][2]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[11][data] [31:4],\iodev_rsp[11][data] [1:0]}),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_128 ,\core_complex.neorv32_cpu_inst_n_129 ,\core_complex.neorv32_cpu_inst_n_130 ,\core_complex.neorv32_cpu_inst_n_131 ,\core_complex.neorv32_cpu_inst_n_132 ,\core_complex.neorv32_cpu_inst_n_133 ,\core_complex.neorv32_cpu_inst_n_134 ,\core_complex.neorv32_cpu_inst_n_135 ,\core_complex.neorv32_cpu_inst_n_136 ,\core_complex.neorv32_cpu_inst_n_137 ,\core_complex.neorv32_cpu_inst_n_138 ,\core_complex.neorv32_cpu_inst_n_139 ,\core_complex.neorv32_cpu_inst_n_140 ,\core_complex.neorv32_cpu_inst_n_141 ,\core_complex.neorv32_cpu_inst_n_142 ,\core_complex.neorv32_cpu_inst_n_143 ,\core_complex.neorv32_cpu_inst_n_144 ,\core_complex.neorv32_cpu_inst_n_145 ,\core_complex.neorv32_cpu_inst_n_146 ,\core_complex.neorv32_cpu_inst_n_147 ,\core_complex.neorv32_cpu_inst_n_148 ,\core_complex.neorv32_cpu_inst_n_149 ,\core_complex.neorv32_cpu_inst_n_150 ,\core_complex.neorv32_cpu_inst_n_151 ,\core_complex.neorv32_cpu_inst_n_152 ,\core_complex.neorv32_cpu_inst_n_153 ,\core_complex.neorv32_cpu_inst_n_154 ,\core_complex.neorv32_cpu_inst_n_155 ,\core_complex.neorv32_cpu_inst_n_156 ,\core_complex.neorv32_cpu_inst_n_157 ,\core_complex.neorv32_cpu_inst_n_158 ,\core_complex.neorv32_cpu_inst_n_159 }),
        .\bus_rsp_o_reg[data][3]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ),
        .\bus_rsp_o_reg[data][8]_0 (sel[0]),
        .clk(clk),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\iodev_req[11][stb] (\iodev_req[11][stb] ),
        .\iodev_rsp[12][ack] (\iodev_rsp[12][ack] ),
        .\iodev_rsp[3][ack] (\iodev_rsp[3][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4 (\iodev_rsp[10][data] [3:2]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4_0 (\iodev_rsp[3][data] [3:2]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5 (\iodev_rsp[1][data] [1]),
        .mti_i(mtime_irq),
        .\mtime_hi_reg[0]_0 (mtime_time_o[32]),
        .\mtime_hi_reg[0]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_69 ),
        .\mtime_hi_reg[10]_0 (mtime_time_o[42]),
        .\mtime_hi_reg[10]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_78 ),
        .\mtime_hi_reg[11]_0 (mtime_time_o[43]),
        .\mtime_hi_reg[11]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_79 ),
        .\mtime_hi_reg[12]_0 (mtime_time_o[44]),
        .\mtime_hi_reg[13]_0 (mtime_time_o[45]),
        .\mtime_hi_reg[13]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_81 ),
        .\mtime_hi_reg[14]_0 (mtime_time_o[46]),
        .\mtime_hi_reg[14]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_67 ),
        .\mtime_hi_reg[15]_0 (mtime_time_o[47]),
        .\mtime_hi_reg[16]_0 (mtime_time_o[48]),
        .\mtime_hi_reg[17]_0 (mtime_time_o[49]),
        .\mtime_hi_reg[17]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_84 ),
        .\mtime_hi_reg[18]_0 (mtime_time_o[50]),
        .\mtime_hi_reg[18]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_85 ),
        .\mtime_hi_reg[19]_0 (mtime_time_o[51]),
        .\mtime_hi_reg[1]_0 (mtime_time_o[33]),
        .\mtime_hi_reg[20]_0 (mtime_time_o[52]),
        .\mtime_hi_reg[20]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_66 ),
        .\mtime_hi_reg[21]_0 (mtime_time_o[53]),
        .\mtime_hi_reg[22]_0 (mtime_time_o[54]),
        .\mtime_hi_reg[22]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_88 ),
        .\mtime_hi_reg[23]_0 (mtime_time_o[55]),
        .\mtime_hi_reg[24]_0 (mtime_time_o[56]),
        .\mtime_hi_reg[25]_0 (mtime_time_o[57]),
        .\mtime_hi_reg[25]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_91 ),
        .\mtime_hi_reg[26]_0 (mtime_time_o[58]),
        .\mtime_hi_reg[26]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_65 ),
        .\mtime_hi_reg[27]_0 (mtime_time_o[59]),
        .\mtime_hi_reg[28]_0 (mtime_time_o[60]),
        .\mtime_hi_reg[28]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_93 ),
        .\mtime_hi_reg[29]_0 (mtime_time_o[61]),
        .\mtime_hi_reg[29]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_94 ),
        .\mtime_hi_reg[2]_0 (mtime_time_o[34]),
        .\mtime_hi_reg[30]_0 (mtime_time_o[62]),
        .\mtime_hi_reg[30]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_95 ),
        .\mtime_hi_reg[31]_0 (mtime_time_o[63]),
        .\mtime_hi_reg[31]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_96 ),
        .\mtime_hi_reg[3]_0 (mtime_time_o[35]),
        .\mtime_hi_reg[4]_0 (mtime_time_o[36]),
        .\mtime_hi_reg[4]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_73 ),
        .\mtime_hi_reg[5]_0 (mtime_time_o[37]),
        .\mtime_hi_reg[5]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_74 ),
        .\mtime_hi_reg[6]_0 (mtime_time_o[38]),
        .\mtime_hi_reg[6]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_75 ),
        .\mtime_hi_reg[7]_0 (mtime_time_o[39]),
        .\mtime_hi_reg[8]_0 (mtime_time_o[40]),
        .\mtime_hi_reg[8]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_68 ),
        .\mtime_hi_reg[9]_0 (mtime_time_o[41]),
        .\mtime_hi_reg[9]_1 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_77 ),
        .\mtime_lo_reg[12]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_80 ),
        .\mtime_lo_reg[15]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_82 ),
        .\mtime_lo_reg[16]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_83 ),
        .\mtime_lo_reg[19]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_86 ),
        .\mtime_lo_reg[1]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_70 ),
        .\mtime_lo_reg[21]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_87 ),
        .\mtime_lo_reg[23]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_89 ),
        .\mtime_lo_reg[24]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_90 ),
        .\mtime_lo_reg[27]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_92 ),
        .\mtime_lo_reg[2]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_71 ),
        .\mtime_lo_reg[3]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_72 ),
        .\mtime_lo_reg[7]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_76 ),
        .\mtimecmp_hi_reg[31]_0 (Q),
        .\mtimecmp_lo_reg[31]_0 (mtimecmp_lo),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_sysinfo \io_system.neorv32_sysinfo_inst 
       (.D({\core_complex.neorv32_cpu_inst_n_23 ,p_0_in_1[16],p_0_in_1[8],p_0_in_1[4],\core_complex.neorv32_cpu_inst_n_27 }),
        .Q({\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16],\iodev_rsp[1][data] [8],\iodev_rsp[1][data] [4],\iodev_rsp[1][data] [1]}),
        .\bus_rsp_o_reg[ack]_0 (\core_complex.neorv32_cpu_inst_n_160 ),
        .clk(clk),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst 
       (.D({\generators.clk_div_reg [11:9],\generators.clk_div_reg [6:5],\generators.clk_div_reg [2:0]}),
        .E(\tx_engine_fifo_inst/we ),
        .Q({Q[26:22],Q[15:0]}),
        .S({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_27 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_28 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_29 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_30 }),
        .addr(\core_complex.neorv32_cpu_inst_n_21 ),
        .\bus_rsp_o_reg[data][1]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_65 ),
        .\bus_rsp_o_reg[data][31]_0 ({\iodev_rsp[10][data] [31:30],\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [19:17],\iodev_rsp[10][data] [15:5],\iodev_rsp[10][data] [3:2],\iodev_rsp[10][data] [0]}),
        .\bus_rsp_o_reg[data][31]_1 ({\core_complex.neorv32_cpu_inst_n_73 ,\core_complex.neorv32_cpu_inst_n_74 ,\core_complex.neorv32_cpu_inst_n_75 ,\core_complex.neorv32_cpu_inst_n_76 ,\core_complex.neorv32_cpu_inst_n_77 ,\core_complex.neorv32_cpu_inst_n_78 ,\core_complex.neorv32_cpu_inst_n_79 ,\core_complex.neorv32_cpu_inst_n_80 ,\core_complex.neorv32_cpu_inst_n_81 ,\core_complex.neorv32_cpu_inst_n_82 ,\core_complex.neorv32_cpu_inst_n_83 ,\core_complex.neorv32_cpu_inst_n_84 ,\core_complex.neorv32_cpu_inst_n_85 ,\core_complex.neorv32_cpu_inst_n_86 ,\core_complex.neorv32_cpu_inst_n_87 ,\core_complex.neorv32_cpu_inst_n_88 ,\core_complex.neorv32_cpu_inst_n_89 ,\core_complex.neorv32_cpu_inst_n_90 ,\core_complex.neorv32_cpu_inst_n_91 ,\core_complex.neorv32_cpu_inst_n_92 ,\core_complex.neorv32_cpu_inst_n_93 ,\core_complex.neorv32_cpu_inst_n_94 ,\core_complex.neorv32_cpu_inst_n_95 ,\core_complex.neorv32_cpu_inst_n_96 ,\core_complex.neorv32_cpu_inst_n_97 ,\core_complex.neorv32_cpu_inst_n_98 ,\core_complex.neorv32_cpu_inst_n_99 }),
        .\bus_rsp_o_reg[data][4]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ),
        .cg_en_9(cg_en_9),
        .clk(clk),
        .\ctrl_reg[baud][9]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_66 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_67 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_68 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_69 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_70 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_71 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_72 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_73 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_74 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_75 }),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[prsc][2]_0 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_24 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_25 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_26 }),
        .\ctrl_reg[prsc][2]_1 (\core_complex.neorv32_cpu_inst_n_7 ),
        .\ctrl_reg[sim_mode]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_23 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_76 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_77 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_78 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_79 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_80 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_81 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_82 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_83 }),
        .firq_i(cpu_firq[3:2]),
        .\generators.clk_div_reg[11] (\generators.clk_div_reg_n_0_[8] ),
        .\generators.clk_div_reg[3] (\generators.clk_div_reg_n_0_[3] ),
        .\generators.clk_div_reg[7] (\generators.clk_div_reg_n_0_[4] ),
        .\generators.clk_div_reg[7]_0 (\generators.clk_div_reg_n_0_[7] ),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .\iodev_rsp[10][ack] (\iodev_rsp[10][ack] ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ({\iodev_rsp[3][data] [4],\iodev_rsp[3][data] [1]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ({\iodev_rsp[1][data] [4],\iodev_rsp[1][data] [1]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ({\iodev_rsp[11][data] [4],\iodev_rsp[11][data] [1]}),
        .r_pnt(r_pnt),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[over]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_20 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\tx_engine[baudcnt][9]_i_3_0 ({\generators.clk_div_ff_reg_n_0_[11] ,p_12_in,p_10_in,p_8_in,p_6_in,p_4_in,p_2_in,\generators.clk_div_ff_reg_n_0_[0] }),
        .\tx_engine_reg[state][0]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_22 ),
        .\tx_engine_reg[state][1]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_21 ),
        .\tx_engine_reg[state][2]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_17 ),
        .\tx_engine_reg[state][2]_1 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_31 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_32 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_33 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_34 }),
        .\tx_engine_reg[state][2]_2 ({\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37 ,\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_38 }),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .w_pnt(w_pnt),
        .\w_pnt_reg[0] (\core_complex.neorv32_cpu_inst_n_111 ),
        .\wb_core[we] (\wb_core[we] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq \io_system.neorv32_xirq_inst_true.neorv32_xirq_inst 
       (.\bus_rsp_o_reg[data][0]_0 (\io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ),
        .\bus_rsp_o_reg[data][0]_1 (\core_complex.neorv32_cpu_inst_n_161 ),
        .clk(clk),
        .firq_i(cpu_firq[8]),
        .\iodev_req[12][stb] (\iodev_req[12][stb] ),
        .\iodev_rsp[12][ack] (\iodev_rsp[12][ack] ),
        .irq_active_reg_0(\core_complex.neorv32_cpu_inst_n_125 ),
        .\irq_enable_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_36 ),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 (\iodev_rsp[11][data] [0]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 (\iodev_rsp[10][data] [0]),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_1 (\iodev_rsp[3][data] [0]),
        .\nclr_pending_reg[0]_0 (\core_complex.neorv32_cpu_inst_n_72 ),
        .p_2_in(p_2_in_2),
        .p_3_in(p_3_in),
        .rstn_sys(rstn_sys),
        .\wb_core[we] (\wb_core[we] ),
        .xirq_i(xirq_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_dmem \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst 
       (.ADDRARDADDR(\core_complex.neorv32_cpu_inst_n_20 ),
        .Q(Q),
        .WEA(\core_complex.neorv32_cpu_inst_n_100 ),
        .addr({sel[11:0],\core_complex.neorv32_cpu_inst_n_21 }),
        .\bus_rsp_o_reg[ack]_0 (\core_complex.neorv32_cpu_inst_n_6 ),
        .clk(clk),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .mem_ram_b0_reg_1_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .mem_ram_b0_reg_1_1(\core_complex.neorv32_cpu_inst_n_107 ),
        .mem_ram_b1_reg_1_0(\core_complex.neorv32_cpu_inst_n_106 ),
        .mem_ram_b2_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .mem_ram_b2_reg_1_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ),
        .mem_ram_b2_reg_1_1(\core_complex.neorv32_cpu_inst_n_105 ),
        .mem_ram_b3_reg_0_0(\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ),
        .mem_ram_b3_reg_1_0({rdata_reg[31:26],rdata_reg[24:23],rdata_reg[21:17],rdata_reg[15:6],rdata_reg[4:0]}),
        .out({\imem_rom.rdata_reg [25],\imem_rom.rdata_reg [22],\imem_rom.rdata_reg [16],\imem_rom.rdata_reg [5]}),
        .rden(rden),
        .rden0(rden0),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_imem \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst 
       (.ADDRARDADDR({sel[12:1],\core_complex.neorv32_cpu_inst_n_20 ,\core_complex.neorv32_cpu_inst_n_21 }),
        .Q(\iodev_rsp[1][data] [1]),
        .clk(clk),
        .\imem_rom.rdata_reg_10_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ),
        .\imem_rom.rdata_reg_10_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ),
        .\imem_rom.rdata_reg_11_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ),
        .\imem_rom.rdata_reg_12_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ),
        .\imem_rom.rdata_reg_13_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ),
        .\imem_rom.rdata_reg_13_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ),
        .\imem_rom.rdata_reg_15_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_1 ),
        .\imem_rom.rdata_reg_15_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ),
        .\imem_rom.rdata_reg_15_2 (sel[0]),
        .\imem_rom.rdata_reg_3_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .\imem_rom.rdata_reg_3_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\imem_rom.rdata_reg_4_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .\imem_rom.rdata_reg_4_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .\imem_rom.rdata_reg_5_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .\imem_rom.rdata_reg_5_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .\imem_rom.rdata_reg_6_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .\imem_rom.rdata_reg_6_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .\imem_rom.rdata_reg_7_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .\imem_rom.rdata_reg_7_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .\imem_rom.rdata_reg_8_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ),
        .\imem_rom.rdata_reg_9_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ),
        .\imem_rom.rdata_reg_9_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ),
        .\imem_rsp[ack] (\imem_rsp[ack] ),
        .\main_rsp[data] ({\main_rsp[data] [29:28],\main_rsp[data] [4:0]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 ({\iodev_rsp[10][data] [31:30],\iodev_rsp[10][data] [19],\iodev_rsp[10][data] [12]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_0 ({\iodev_rsp[11][data] [31:27],\iodev_rsp[11][data] [19],\iodev_rsp[11][data] [12]}),
        .\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3_1 ({rdata_reg[31:26],rdata_reg[24:23],rdata_reg[21:17],rdata_reg[15:6],rdata_reg[4:0]}),
        .out({\imem_rom.rdata_reg [25],\imem_rom.rdata_reg [22],\imem_rom.rdata_reg [16],\imem_rom.rdata_reg [5]}),
        .\rdata_o_reg[0] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_38 ),
        .\rdata_o_reg[0]_0 (\io_system.neorv32_xirq_inst_true.neorv32_xirq_inst_n_4 ),
        .\rdata_o_reg[12] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_43 ),
        .\rdata_o_reg[13] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_44 ),
        .\rdata_o_reg[1] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_39 ),
        .\rdata_o_reg[1]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_65 ),
        .\rdata_o_reg[2] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_40 ),
        .\rdata_o_reg[2]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_129 ),
        .\rdata_o_reg[3] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_41 ),
        .\rdata_o_reg[3]_0 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_98 ),
        .\rdata_o_reg[4] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_42 ),
        .\rdata_o_reg[4]_0 (\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39 ),
        .rden(rden),
        .rden_reg_0(\core_complex.neorv32_cpu_inst_n_113 ),
        .rstn_sys(rstn_sys));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus \memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst 
       (.Q(timeout_cnt_reg),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received] ),
        .clk(clk),
        .\dmem_rsp[ack] (\dmem_rsp[ack] ),
        .\iodev_rsp[10][ack] (\iodev_rsp[10][ack] ),
        .\iodev_rsp[1][ack] (\iodev_rsp[1][ack] ),
        .\keeper_reg[busy] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ),
        .\keeper_reg[busy]_0 (\core_complex.neorv32_core_bus_switch_inst_n_1 ),
        .\keeper_reg[busy]_1 (\core_complex.neorv32_cpu_inst_n_109 ),
        .\keeper_reg[busy]_2 (\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst_n_97 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[err] (\core_complex.neorv32_cpu_inst_n_110 ),
        .\keeper_reg[err]_0 (neorv32_bus_gateway_inst_n_5),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(m_axi_arready_0),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(m_axi_awready_0),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(m_axi_awvalid_0),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rdata_0_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_38 ),
        .m_axi_rdata_1_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_39 ),
        .m_axi_rdata_28_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_43 ),
        .m_axi_rdata_29_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_44 ),
        .m_axi_rdata_2_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_40 ),
        .m_axi_rdata_3_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_41 ),
        .m_axi_rdata_4_sp_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_42 ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(m_axi_wready_0),
        .m_axi_wvalid(m_axi_wvalid),
        .\main_rsp[data] ({\main_rsp[data] [31:30],\main_rsp[data] [27:5]}),
        .\mar_reg[1] (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_45 ),
        .\mar_reg[1]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_46 ),
        .pending(pending),
        .pending_reg_0(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ),
        .pending_reg_1(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_2 ),
        .pending_reg_2(\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_6 ),
        .pending_reg_3(\core_complex.neorv32_cpu_inst_n_108 ),
        .port_sel_reg(port_sel_reg),
        .\rdata_o_reg[10] ({\iodev_rsp[10][data] [26:21],\iodev_rsp[10][data] [19:17],\iodev_rsp[10][data] [15:13],\iodev_rsp[10][data] [11:5]}),
        .\rdata_o_reg[10]_0 ({\iodev_rsp[11][data] [26:20],\iodev_rsp[11][data] [18:13],\iodev_rsp[11][data] [11:5]}),
        .\rdata_o_reg[10]_1 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_28 ),
        .\rdata_o_reg[10]_2 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_15 ),
        .\rdata_o_reg[11] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_27 ),
        .\rdata_o_reg[11]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_14 ),
        .\rdata_o_reg[12] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_26 ),
        .\rdata_o_reg[13] ({\iodev_rsp[1][data] [18],\iodev_rsp[1][data] [16],\iodev_rsp[1][data] [8],\iodev_rsp[1][data] [4],\iodev_rsp[1][data] [1]}),
        .\rdata_o_reg[13]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_25 ),
        .\rdata_o_reg[14] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_24 ),
        .\rdata_o_reg[14]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_13 ),
        .\rdata_o_reg[15] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_1 ),
        .\rdata_o_reg[16] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32 ),
        .\rdata_o_reg[17] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_22 ),
        .\rdata_o_reg[18] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_21 ),
        .\rdata_o_reg[19] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_20 ),
        .\rdata_o_reg[20] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_19 ),
        .\rdata_o_reg[21] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_18 ),
        .\rdata_o_reg[22] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_31 ),
        .\rdata_o_reg[23] (\iodev_rsp[3][data] [7:5]),
        .\rdata_o_reg[23]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_31 ),
        .\rdata_o_reg[23]_1 (\cpu_d_req[addr] ),
        .\rdata_o_reg[31] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_23 ),
        .\rdata_o_reg[5] (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33 ),
        .\rdata_o_reg[6] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32 ),
        .\rdata_o_reg[7] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_17 ),
        .\rdata_o_reg[8] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_30 ),
        .\rdata_o_reg[8]_0 (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_16 ),
        .\rdata_o_reg[9] (\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_29 ),
        .\rdata_o_reg[9]_0 (\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_2 ),
        .rstn_sys(rstn_sys),
        .\timeout_cnt_reg[4]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_4 ),
        .\wb_core[we] (\wb_core[we] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_bus_gateway neorv32_bus_gateway_inst
       (.arbiter_err_reg(\core_complex.neorv32_core_bus_switch_inst_n_3 ),
        .clk(clk),
        .\cpu_d_rsp[err] (\cpu_d_rsp[err] ),
        .\keeper_reg[busy]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_5 ),
        .\keeper_reg[busy]__0 (\keeper_reg[busy]__0 ),
        .\keeper_reg[cnt][4]_0 (neorv32_bus_gateway_inst_n_5),
        .\keeper_reg[err]_0 (\memory_system.neorv32_xbus_inst_true.neorv32_xbus_inst_n_1 ),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rresp_1_sp_1(neorv32_bus_gateway_inst_n_4),
        .\main_rsp[err] (\main_rsp[err] ),
        .port_sel_reg(port_sel_reg),
        .rstn_sys(rstn_sys),
        .wdata_i(\cpu_i_rsp[err] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_uart
   (\tx_fifo[avail] ,
    \tx_fifo[free] ,
    \rx_fifo[avail] ,
    \rx_fifo[free] ,
    cg_en_9,
    \ctrl_reg[sim_mode]__0 ,
    \ctrl_reg[hwfc_en]__0 ,
    \ctrl_reg[irq_rx_nempty]__0 ,
    \ctrl_reg[irq_rx_half]__0 ,
    \ctrl_reg[irq_rx_full]__0 ,
    \ctrl_reg[irq_tx_empty]__0 ,
    \ctrl_reg[irq_tx_nhalf]__0 ,
    \iodev_rsp[10][ack] ,
    uart0_txd_o,
    uart0_rts_o,
    firq_i,
    \tx_engine_reg[state][2]_0 ,
    w_pnt,
    r_pnt,
    \rx_engine_reg[over]_0 ,
    \tx_engine_reg[state][1]_0 ,
    \tx_engine_reg[state][0]_0 ,
    \ctrl_reg[sim_mode]_0 ,
    \ctrl_reg[prsc][2]_0 ,
    S,
    \tx_engine_reg[state][2]_1 ,
    \tx_engine_reg[state][2]_2 ,
    \bus_rsp_o_reg[data][4]_0 ,
    \bus_rsp_o_reg[data][31]_0 ,
    \bus_rsp_o_reg[data][1]_0 ,
    \ctrl_reg[baud][9]_0 ,
    \fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ,
    clk,
    rstn_sys,
    \ctrl_reg[prsc][2]_1 ,
    Q,
    \iodev_req[10][stb] ,
    \w_pnt_reg[0] ,
    addr,
    \wb_core[we] ,
    \tx_engine[baudcnt][9]_i_3_0 ,
    D,
    \generators.clk_div_reg[3] ,
    \generators.clk_div_reg[7] ,
    \generators.clk_div_reg[7]_0 ,
    \generators.clk_div_reg[11] ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ,
    uart0_cts_i,
    uart0_rxd_i,
    \bus_rsp_o_reg[data][31]_1 ,
    E);
  output \tx_fifo[avail] ;
  output \tx_fifo[free] ;
  output \rx_fifo[avail] ;
  output \rx_fifo[free] ;
  output cg_en_9;
  output \ctrl_reg[sim_mode]__0 ;
  output \ctrl_reg[hwfc_en]__0 ;
  output \ctrl_reg[irq_rx_nempty]__0 ;
  output \ctrl_reg[irq_rx_half]__0 ;
  output \ctrl_reg[irq_rx_full]__0 ;
  output \ctrl_reg[irq_tx_empty]__0 ;
  output \ctrl_reg[irq_tx_nhalf]__0 ;
  output \iodev_rsp[10][ack] ;
  output uart0_txd_o;
  output uart0_rts_o;
  output [1:0]firq_i;
  output \tx_engine_reg[state][2]_0 ;
  output w_pnt;
  output r_pnt;
  output \rx_engine_reg[over]_0 ;
  output \tx_engine_reg[state][1]_0 ;
  output \tx_engine_reg[state][0]_0 ;
  output \ctrl_reg[sim_mode]_0 ;
  output [2:0]\ctrl_reg[prsc][2]_0 ;
  output [3:0]S;
  output [3:0]\tx_engine_reg[state][2]_1 ;
  output [3:0]\tx_engine_reg[state][2]_2 ;
  output \bus_rsp_o_reg[data][4]_0 ;
  output [24:0]\bus_rsp_o_reg[data][31]_0 ;
  output \bus_rsp_o_reg[data][1]_0 ;
  output [9:0]\ctrl_reg[baud][9]_0 ;
  output [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ;
  input clk;
  input rstn_sys;
  input \ctrl_reg[prsc][2]_1 ;
  input [20:0]Q;
  input \iodev_req[10][stb] ;
  input \w_pnt_reg[0] ;
  input [0:0]addr;
  input \wb_core[we] ;
  input [7:0]\tx_engine[baudcnt][9]_i_3_0 ;
  input [7:0]D;
  input \generators.clk_div_reg[3] ;
  input \generators.clk_div_reg[7] ;
  input \generators.clk_div_reg[7]_0 ;
  input \generators.clk_div_reg[11] ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  input [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [26:0]\bus_rsp_o_reg[data][31]_1 ;
  input [0:0]E;

  wire [7:0]D;
  wire [0:0]E;
  wire [20:0]Q;
  wire [3:0]S;
  wire [0:0]addr;
  wire \bus_rsp_o_reg[data][1]_0 ;
  wire [24:0]\bus_rsp_o_reg[data][31]_0 ;
  wire [26:0]\bus_rsp_o_reg[data][31]_1 ;
  wire \bus_rsp_o_reg[data][4]_0 ;
  wire cg_en_9;
  wire clk;
  wire [9:0]\ctrl_reg[baud][9]_0 ;
  wire \ctrl_reg[hwfc_en]__0 ;
  wire \ctrl_reg[irq_rx_full]__0 ;
  wire \ctrl_reg[irq_rx_half]__0 ;
  wire \ctrl_reg[irq_rx_nempty]__0 ;
  wire \ctrl_reg[irq_tx_empty]__0 ;
  wire \ctrl_reg[irq_tx_nhalf]__0 ;
  wire [2:0]\ctrl_reg[prsc][2]_0 ;
  wire \ctrl_reg[prsc][2]_1 ;
  wire \ctrl_reg[sim_mode]_0 ;
  wire \ctrl_reg[sim_mode]__0 ;
  wire [7:0]\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ;
  wire [1:0]firq_i;
  wire \generators.clk_div_reg[11] ;
  wire \generators.clk_div_reg[3] ;
  wire \generators.clk_div_reg[7] ;
  wire \generators.clk_div_reg[7]_0 ;
  wire \iodev_req[10][stb] ;
  wire \iodev_rsp[10][ack] ;
  wire [4:1]\iodev_rsp[10][data] ;
  wire irq_rx_o0;
  wire irq_tx_o0;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 ;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 ;
  wire [1:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 ;
  wire p_0_in;
  wire [9:0]p_1_in;
  wire r_pnt;
  wire rstn_sys;
  wire \rx_engine[baudcnt][0]_i_1_n_0 ;
  wire \rx_engine[baudcnt][1]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_1_n_0 ;
  wire \rx_engine[baudcnt][2]_i_2_n_0 ;
  wire \rx_engine[baudcnt][3]_i_1_n_0 ;
  wire \rx_engine[baudcnt][3]_i_2_n_0 ;
  wire \rx_engine[baudcnt][4]_i_1_n_0 ;
  wire \rx_engine[baudcnt][4]_i_2_n_0 ;
  wire \rx_engine[baudcnt][5]_i_1_n_0 ;
  wire \rx_engine[baudcnt][5]_i_2_n_0 ;
  wire \rx_engine[baudcnt][6]_i_1_n_0 ;
  wire \rx_engine[baudcnt][6]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_1_n_0 ;
  wire \rx_engine[baudcnt][7]_i_2_n_0 ;
  wire \rx_engine[baudcnt][7]_i_3_n_0 ;
  wire \rx_engine[baudcnt][8]_i_1_n_0 ;
  wire \rx_engine[baudcnt][8]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_1_n_0 ;
  wire \rx_engine[baudcnt][9]_i_2_n_0 ;
  wire \rx_engine[baudcnt][9]_i_3_n_0 ;
  wire \rx_engine[bitcnt][0]_i_1_n_0 ;
  wire \rx_engine[bitcnt][1]_i_1_n_0 ;
  wire \rx_engine[bitcnt][2]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_1_n_0 ;
  wire \rx_engine[bitcnt][3]_i_2_n_0 ;
  wire \rx_engine[done]_i_1_n_0 ;
  wire \rx_engine[sreg][8]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_1_n_0 ;
  wire \rx_engine[state][0]_i_2_n_0 ;
  wire \rx_engine[sync][0]_i_1_n_0 ;
  wire \rx_engine[sync][1]_i_1_n_0 ;
  wire rx_engine_fifo_inst_n_2;
  wire rx_engine_fifo_inst_n_3;
  wire [9:0]\rx_engine_reg[baudcnt] ;
  wire [3:0]\rx_engine_reg[bitcnt] ;
  wire \rx_engine_reg[done]__0 ;
  wire \rx_engine_reg[over]_0 ;
  wire [8:0]\rx_engine_reg[sreg] ;
  wire \rx_engine_reg[state_n_0_][0] ;
  wire [2:2]\rx_engine_reg[sync] ;
  wire \rx_engine_reg[sync_n_0_][0] ;
  wire \rx_engine_reg[sync_n_0_][1] ;
  wire \rx_fifo[avail] ;
  wire \rx_fifo[free] ;
  wire \tx_engine[baudcnt][4]_i_2_n_0 ;
  wire \tx_engine[baudcnt][5]_i_2_n_0 ;
  wire \tx_engine[baudcnt][8]_i_2_n_0 ;
  wire \tx_engine[baudcnt][9]_i_1_n_0 ;
  wire [7:0]\tx_engine[baudcnt][9]_i_3_0 ;
  wire \tx_engine[baudcnt][9]_i_3_n_0 ;
  wire \tx_engine[baudcnt][9]_i_4_n_0 ;
  wire \tx_engine[baudcnt][9]_i_5_n_0 ;
  wire \tx_engine[baudcnt][9]_i_6_n_0 ;
  wire \tx_engine[baudcnt][9]_i_7_n_0 ;
  wire \tx_engine[baudcnt][9]_i_8_n_0 ;
  wire \tx_engine[baudcnt][9]_i_9_n_0 ;
  wire \tx_engine[bitcnt][0]_i_1_n_0 ;
  wire \tx_engine[bitcnt][1]_i_1_n_0 ;
  wire \tx_engine[bitcnt][2]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_1_n_0 ;
  wire \tx_engine[bitcnt][3]_i_2_n_0 ;
  wire \tx_engine[bitcnt][3]_i_3_n_0 ;
  wire \tx_engine[sreg][0]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_1_n_0 ;
  wire \tx_engine[state][1]_i_2_n_0 ;
  wire \tx_engine[state][1]_i_3_n_0 ;
  wire \tx_engine[txd]_i_1_n_0 ;
  wire tx_engine_fifo_inst_n_10;
  wire tx_engine_fifo_inst_n_11;
  wire tx_engine_fifo_inst_n_12;
  wire tx_engine_fifo_inst_n_13;
  wire tx_engine_fifo_inst_n_14;
  wire tx_engine_fifo_inst_n_6;
  wire tx_engine_fifo_inst_n_7;
  wire tx_engine_fifo_inst_n_8;
  wire tx_engine_fifo_inst_n_9;
  wire [9:0]\tx_engine_reg[baudcnt] ;
  wire [3:0]\tx_engine_reg[bitcnt] ;
  wire \tx_engine_reg[cts_sync_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][0] ;
  wire \tx_engine_reg[sreg_n_0_][1] ;
  wire \tx_engine_reg[sreg_n_0_][2] ;
  wire \tx_engine_reg[sreg_n_0_][3] ;
  wire \tx_engine_reg[sreg_n_0_][4] ;
  wire \tx_engine_reg[sreg_n_0_][5] ;
  wire \tx_engine_reg[sreg_n_0_][6] ;
  wire \tx_engine_reg[sreg_n_0_][7] ;
  wire \tx_engine_reg[sreg_n_0_][8] ;
  wire \tx_engine_reg[state][0]_0 ;
  wire \tx_engine_reg[state][1]_0 ;
  wire \tx_engine_reg[state][2]_0 ;
  wire [3:0]\tx_engine_reg[state][2]_1 ;
  wire [3:0]\tx_engine_reg[state][2]_2 ;
  wire \tx_fifo[avail] ;
  wire \tx_fifo[free] ;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire w_pnt;
  wire \w_pnt_reg[0] ;
  wire \wb_core[we] ;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[10][stb] ),
        .Q(\iodev_rsp[10][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [0]),
        .Q(\bus_rsp_o_reg[data][31]_0 [0]));
  FDCE \bus_rsp_o_reg[data][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [10]),
        .Q(\bus_rsp_o_reg[data][31]_0 [8]));
  FDCE \bus_rsp_o_reg[data][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [11]),
        .Q(\bus_rsp_o_reg[data][31]_0 [9]));
  FDCE \bus_rsp_o_reg[data][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [12]),
        .Q(\bus_rsp_o_reg[data][31]_0 [10]));
  FDCE \bus_rsp_o_reg[data][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [13]),
        .Q(\bus_rsp_o_reg[data][31]_0 [11]));
  FDCE \bus_rsp_o_reg[data][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [14]),
        .Q(\bus_rsp_o_reg[data][31]_0 [12]));
  FDCE \bus_rsp_o_reg[data][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [15]),
        .Q(\bus_rsp_o_reg[data][31]_0 [13]));
  FDCE \bus_rsp_o_reg[data][17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [16]),
        .Q(\bus_rsp_o_reg[data][31]_0 [14]));
  FDCE \bus_rsp_o_reg[data][18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [17]),
        .Q(\bus_rsp_o_reg[data][31]_0 [15]));
  FDCE \bus_rsp_o_reg[data][19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [18]),
        .Q(\bus_rsp_o_reg[data][31]_0 [16]));
  FDCE \bus_rsp_o_reg[data][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [1]),
        .Q(\iodev_rsp[10][data] [1]));
  FDCE \bus_rsp_o_reg[data][21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [19]),
        .Q(\bus_rsp_o_reg[data][31]_0 [17]));
  FDCE \bus_rsp_o_reg[data][22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [20]),
        .Q(\bus_rsp_o_reg[data][31]_0 [18]));
  FDCE \bus_rsp_o_reg[data][23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [21]),
        .Q(\bus_rsp_o_reg[data][31]_0 [19]));
  FDCE \bus_rsp_o_reg[data][24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [22]),
        .Q(\bus_rsp_o_reg[data][31]_0 [20]));
  FDCE \bus_rsp_o_reg[data][25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [23]),
        .Q(\bus_rsp_o_reg[data][31]_0 [21]));
  FDCE \bus_rsp_o_reg[data][26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [24]),
        .Q(\bus_rsp_o_reg[data][31]_0 [22]));
  FDCE \bus_rsp_o_reg[data][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [2]),
        .Q(\bus_rsp_o_reg[data][31]_0 [1]));
  FDCE \bus_rsp_o_reg[data][30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [25]),
        .Q(\bus_rsp_o_reg[data][31]_0 [23]));
  FDCE \bus_rsp_o_reg[data][31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [26]),
        .Q(\bus_rsp_o_reg[data][31]_0 [24]));
  FDCE \bus_rsp_o_reg[data][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [3]),
        .Q(\bus_rsp_o_reg[data][31]_0 [2]));
  FDCE \bus_rsp_o_reg[data][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [4]),
        .Q(\iodev_rsp[10][data] [4]));
  FDCE \bus_rsp_o_reg[data][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [5]),
        .Q(\bus_rsp_o_reg[data][31]_0 [3]));
  FDCE \bus_rsp_o_reg[data][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [6]),
        .Q(\bus_rsp_o_reg[data][31]_0 [4]));
  FDCE \bus_rsp_o_reg[data][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [7]),
        .Q(\bus_rsp_o_reg[data][31]_0 [5]));
  FDCE \bus_rsp_o_reg[data][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [8]),
        .Q(\bus_rsp_o_reg[data][31]_0 [6]));
  FDCE \bus_rsp_o_reg[data][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][31]_1 [9]),
        .Q(\bus_rsp_o_reg[data][31]_0 [7]));
  FDCE \ctrl_reg[baud][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[6]),
        .Q(\ctrl_reg[baud][9]_0 [0]));
  FDCE \ctrl_reg[baud][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[7]),
        .Q(\ctrl_reg[baud][9]_0 [1]));
  FDCE \ctrl_reg[baud][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[8]),
        .Q(\ctrl_reg[baud][9]_0 [2]));
  FDCE \ctrl_reg[baud][3] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[9]),
        .Q(\ctrl_reg[baud][9]_0 [3]));
  FDCE \ctrl_reg[baud][4] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[10]),
        .Q(\ctrl_reg[baud][9]_0 [4]));
  FDCE \ctrl_reg[baud][5] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[11]),
        .Q(\ctrl_reg[baud][9]_0 [5]));
  FDCE \ctrl_reg[baud][6] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[12]),
        .Q(\ctrl_reg[baud][9]_0 [6]));
  FDCE \ctrl_reg[baud][7] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[13]),
        .Q(\ctrl_reg[baud][9]_0 [7]));
  FDCE \ctrl_reg[baud][8] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[14]),
        .Q(\ctrl_reg[baud][9]_0 [8]));
  FDCE \ctrl_reg[baud][9] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[15]),
        .Q(\ctrl_reg[baud][9]_0 [9]));
  FDCE \ctrl_reg[enable] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[0]),
        .Q(cg_en_9));
  FDCE \ctrl_reg[hwfc_en] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[2]),
        .Q(\ctrl_reg[hwfc_en]__0 ));
  FDCE \ctrl_reg[irq_rx_full] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[18]),
        .Q(\ctrl_reg[irq_rx_full]__0 ));
  FDCE \ctrl_reg[irq_rx_half] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[17]),
        .Q(\ctrl_reg[irq_rx_half]__0 ));
  FDCE \ctrl_reg[irq_rx_nempty] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[16]),
        .Q(\ctrl_reg[irq_rx_nempty]__0 ));
  FDCE \ctrl_reg[irq_tx_empty] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[19]),
        .Q(\ctrl_reg[irq_tx_empty]__0 ));
  FDCE \ctrl_reg[irq_tx_nhalf] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[20]),
        .Q(\ctrl_reg[irq_tx_nhalf]__0 ));
  FDCE \ctrl_reg[prsc][0] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[3]),
        .Q(\ctrl_reg[prsc][2]_0 [0]));
  FDCE \ctrl_reg[prsc][1] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[4]),
        .Q(\ctrl_reg[prsc][2]_0 [1]));
  FDCE \ctrl_reg[prsc][2] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[5]),
        .Q(\ctrl_reg[prsc][2]_0 [2]));
  FDCE \ctrl_reg[sim_mode] 
       (.C(clk),
        .CE(\ctrl_reg[prsc][2]_1 ),
        .CLR(rstn_sys),
        .D(Q[1]),
        .Q(\ctrl_reg[sim_mode]__0 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7]_0 ),
        .O(\tx_engine_reg[state][2]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[4]),
        .O(\tx_engine_reg[state][2]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[3]),
        .O(\tx_engine_reg[state][2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__0_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[7] ),
        .O(\tx_engine_reg[state][2]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_1__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[7]),
        .O(\tx_engine_reg[state][2]_2 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[6]),
        .O(\tx_engine_reg[state][2]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[5]),
        .O(\tx_engine_reg[state][2]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry__1_i_4__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[11] ),
        .O(\tx_engine_reg[state][2]_2 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\generators.clk_div_reg[3] ),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_2__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_3__0
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(D[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h4)) 
    i__carry_i_4__0
       (.I0(D[0]),
        .I1(\tx_engine_reg[state][2]_0 ),
        .O(S[0]));
  FDCE irq_rx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_rx_o0),
        .Q(firq_i[0]));
  FDCE irq_tx_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_tx_o0),
        .Q(firq_i[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_19 
       (.I0(\iodev_rsp[10][data] [4]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [1]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [1]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [1]),
        .O(\bus_rsp_o_reg[data][4]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_9__0 
       (.I0(\iodev_rsp[10][data] [1]),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7 [0]),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_0 [0]),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7_1 [0]),
        .O(\bus_rsp_o_reg[data][1]_0 ));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \rx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [0]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [0]),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .I4(\ctrl_reg[baud][9]_0 [1]),
        .O(\rx_engine[baudcnt][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \rx_engine[baudcnt][1]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [1]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [2]),
        .O(\rx_engine[baudcnt][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][2]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [2]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [2]),
        .I3(\rx_engine[baudcnt][2]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(\rx_engine[baudcnt][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rx_engine[baudcnt][2]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [1]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .O(\rx_engine[baudcnt][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][3]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [3]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [3]),
        .I3(\rx_engine[baudcnt][3]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [4]),
        .O(\rx_engine[baudcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rx_engine[baudcnt][3]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [0]),
        .I1(\rx_engine_reg[baudcnt] [1]),
        .I2(\rx_engine_reg[baudcnt] [2]),
        .O(\rx_engine[baudcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \rx_engine[baudcnt][4]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [4]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [4]),
        .I3(\rx_engine[baudcnt][4]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [5]),
        .O(\rx_engine[baudcnt][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_engine[baudcnt][4]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .O(\rx_engine[baudcnt][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][5]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [5]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [5]),
        .I3(\rx_engine[baudcnt][5]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [6]),
        .O(\rx_engine[baudcnt][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rx_engine[baudcnt][5]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [4]),
        .I1(\rx_engine_reg[baudcnt] [0]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [2]),
        .I4(\rx_engine_reg[baudcnt] [3]),
        .O(\rx_engine[baudcnt][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][6]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [6]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [6]),
        .I3(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [7]),
        .O(\rx_engine[baudcnt][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rx_engine[baudcnt][6]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [3]),
        .I1(\rx_engine_reg[baudcnt] [2]),
        .I2(\rx_engine_reg[baudcnt] [1]),
        .I3(\rx_engine_reg[baudcnt] [0]),
        .I4(\rx_engine_reg[baudcnt] [4]),
        .I5(\rx_engine_reg[baudcnt] [5]),
        .O(\rx_engine[baudcnt][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \rx_engine[baudcnt][7]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [7]),
        .I1(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .I3(\rx_engine[baudcnt][7]_i_3_n_0 ),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [8]),
        .O(\rx_engine[baudcnt][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \rx_engine[baudcnt][7]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [8]),
        .I1(\rx_engine_reg[baudcnt] [6]),
        .I2(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I3(\rx_engine_reg[baudcnt] [7]),
        .I4(\rx_engine_reg[baudcnt] [9]),
        .O(\rx_engine[baudcnt][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[baudcnt][7]_i_3 
       (.I0(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I1(\rx_engine_reg[baudcnt] [6]),
        .O(\rx_engine[baudcnt][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3C2CFFFF3C2C0000)) 
    \rx_engine[baudcnt][8]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [8]),
        .I1(\rx_engine_reg[baudcnt] [8]),
        .I2(\rx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\rx_engine_reg[baudcnt] [9]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .I5(\ctrl_reg[baud][9]_0 [9]),
        .O(\rx_engine[baudcnt][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rx_engine[baudcnt][8]_i_2 
       (.I0(\rx_engine_reg[baudcnt] [6]),
        .I1(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [7]),
        .O(\rx_engine[baudcnt][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \rx_engine[baudcnt][9]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[baudcnt][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2808)) 
    \rx_engine[baudcnt][9]_i_2 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[baudcnt] [9]),
        .I2(\rx_engine[baudcnt][9]_i_3_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [9]),
        .O(\rx_engine[baudcnt][9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rx_engine[baudcnt][9]_i_3 
       (.I0(\rx_engine_reg[baudcnt] [7]),
        .I1(\rx_engine[baudcnt][6]_i_2_n_0 ),
        .I2(\rx_engine_reg[baudcnt] [6]),
        .I3(\rx_engine_reg[baudcnt] [8]),
        .O(\rx_engine[baudcnt][9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rx_engine[bitcnt][0]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .O(\rx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \rx_engine[bitcnt][1]_i_1 
       (.I0(\rx_engine_reg[state_n_0_][0] ),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .O(\rx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \rx_engine[bitcnt][2]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [1]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \rx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \rx_engine[bitcnt][3]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [0]),
        .I1(\rx_engine_reg[bitcnt] [1]),
        .I2(\rx_engine_reg[bitcnt] [2]),
        .I3(\rx_engine_reg[bitcnt] [3]),
        .I4(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[bitcnt][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rx_engine[done]_i_1 
       (.I0(\rx_engine_reg[bitcnt] [3]),
        .I1(\rx_engine_reg[bitcnt] [0]),
        .I2(\rx_engine_reg[bitcnt] [1]),
        .I3(\rx_engine_reg[bitcnt] [2]),
        .I4(\tx_engine_reg[state][2]_0 ),
        .I5(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[done]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \rx_engine[sreg][8]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I2(\rx_engine[baudcnt][7]_i_2_n_0 ),
        .I3(\rx_engine_reg[state_n_0_][0] ),
        .O(\rx_engine[sreg][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0400F400)) 
    \rx_engine[state][0]_i_1 
       (.I0(\rx_engine_reg[sync_n_0_][1] ),
        .I1(\rx_engine_reg[sync_n_0_][0] ),
        .I2(\rx_engine_reg[state_n_0_][0] ),
        .I3(\tx_engine_reg[state][2]_0 ),
        .I4(\rx_engine[state][0]_i_2_n_0 ),
        .O(\rx_engine[state][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rx_engine[state][0]_i_2 
       (.I0(\rx_engine_reg[bitcnt] [2]),
        .I1(\rx_engine_reg[bitcnt] [1]),
        .I2(\rx_engine_reg[bitcnt] [0]),
        .I3(\rx_engine_reg[bitcnt] [3]),
        .O(\rx_engine[state][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rx_engine[sync][0]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(\rx_engine_reg[sync_n_0_][1] ),
        .I2(\rx_engine_reg[sync_n_0_][0] ),
        .O(\rx_engine[sync][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    \rx_engine[sync][1]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(\rx_engine_reg[sync] ),
        .I2(\rx_engine_reg[sync_n_0_][1] ),
        .O(\rx_engine[sync][1]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0 rx_engine_fifo_inst
       (.Q(\rx_engine_reg[sreg] [7:0]),
        .addr(addr),
        .clk(clk),
        .\ctrl_reg[hwfc_en] (rx_engine_fifo_inst_n_3),
        .\ctrl_reg[hwfc_en]__0 (\ctrl_reg[hwfc_en]__0 ),
        .\ctrl_reg[irq_rx_full]__0 (\ctrl_reg[irq_rx_full]__0 ),
        .\ctrl_reg[irq_rx_half]__0 (\ctrl_reg[irq_rx_half]__0 ),
        .\ctrl_reg[irq_rx_nempty]__0 (\ctrl_reg[irq_rx_nempty]__0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7]_0 (\fifo_read_sync.fifo_read_sync_small.rdata_o_reg[7] ),
        .\fifo_read_sync.free_o_reg_0 (rx_engine_fifo_inst_n_2),
        .\iodev_req[10][stb] (\iodev_req[10][stb] ),
        .irq_rx_o0(irq_rx_o0),
        .irq_rx_o_reg(cg_en_9),
        .\r_pnt_reg[0]_0 (\ctrl_reg[sim_mode]_0 ),
        .rstn_sys(rstn_sys),
        .\rx_engine_reg[done]__0 (\rx_engine_reg[done]__0 ),
        .\rx_engine_reg[over] (\rx_engine_reg[over]_0 ),
        .\rx_fifo[avail] (\rx_fifo[avail] ),
        .\rx_fifo[free] (\rx_fifo[free] ),
        .\wb_core[we] (\wb_core[we] ));
  FDCE \rx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [0]));
  FDCE \rx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [1]));
  FDCE \rx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [2]));
  FDCE \rx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][3]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [3]));
  FDCE \rx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][4]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [4]));
  FDCE \rx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][5]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [5]));
  FDCE \rx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][6]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [6]));
  FDCE \rx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][7]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [7]));
  FDCE \rx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][8]_i_1_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [8]));
  FDCE \rx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\rx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[baudcnt][9]_i_2_n_0 ),
        .Q(\rx_engine_reg[baudcnt] [9]));
  FDCE \rx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [0]));
  FDCE \rx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [1]));
  FDCE \rx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [2]));
  FDCE \rx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\rx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\rx_engine_reg[bitcnt] [3]));
  FDCE \rx_engine_reg[done] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[done]_i_1_n_0 ),
        .Q(\rx_engine_reg[done]__0 ));
  FDCE \rx_engine_reg[over] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_2),
        .Q(\rx_engine_reg[over]_0 ));
  FDCE \rx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [1]),
        .Q(\rx_engine_reg[sreg] [0]));
  FDCE \rx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [2]),
        .Q(\rx_engine_reg[sreg] [1]));
  FDCE \rx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [3]),
        .Q(\rx_engine_reg[sreg] [2]));
  FDCE \rx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [4]),
        .Q(\rx_engine_reg[sreg] [3]));
  FDCE \rx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [5]),
        .Q(\rx_engine_reg[sreg] [4]));
  FDCE \rx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [6]),
        .Q(\rx_engine_reg[sreg] [5]));
  FDCE \rx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [7]),
        .Q(\rx_engine_reg[sreg] [6]));
  FDCE \rx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sreg] [8]),
        .Q(\rx_engine_reg[sreg] [7]));
  FDCE \rx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\rx_engine[sreg][8]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\rx_engine_reg[sync] ),
        .Q(\rx_engine_reg[sreg] [8]));
  FDCE \rx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[state][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[state_n_0_][0] ));
  FDCE \rx_engine_reg[sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][0]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][0] ));
  FDCE \rx_engine_reg[sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\rx_engine[sync][1]_i_1_n_0 ),
        .Q(\rx_engine_reg[sync_n_0_][1] ));
  FDCE \rx_engine_reg[sync][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_rxd_i),
        .Q(\rx_engine_reg[sync] ));
  LUT3 #(
    .INIT(8'h3A)) 
    \tx_engine[baudcnt][0]_i_1 
       (.I0(\ctrl_reg[baud][9]_0 [0]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hE00EEEEE)) 
    \tx_engine[baudcnt][1]_i_1 
       (.I0(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I1(\ctrl_reg[baud][9]_0 [1]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine_reg[state][1]_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \tx_engine[baudcnt][2]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [2]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \tx_engine[baudcnt][3]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [3]),
        .I1(\tx_engine_reg[baudcnt] [2]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hAAA6FFFFAAA60000)) 
    \tx_engine[baudcnt][4]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine[baudcnt][4]_i_2_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [2]),
        .I3(\tx_engine_reg[baudcnt] [3]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tx_engine[baudcnt][4]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [1]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .O(\tx_engine[baudcnt][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \tx_engine[baudcnt][5]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [5]),
        .I1(\tx_engine[baudcnt][5]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tx_engine[baudcnt][5]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [4]),
        .I1(\tx_engine_reg[baudcnt] [0]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [2]),
        .I4(\tx_engine_reg[baudcnt] [3]),
        .O(\tx_engine[baudcnt][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \tx_engine[baudcnt][6]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I3(\ctrl_reg[baud][9]_0 [6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \tx_engine[baudcnt][7]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [7]),
        .I1(\tx_engine_reg[baudcnt] [6]),
        .I2(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \tx_engine[baudcnt][8]_i_1 
       (.I0(\tx_engine_reg[baudcnt] [8]),
        .I1(\tx_engine_reg[baudcnt] [7]),
        .I2(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I3(\tx_engine_reg[baudcnt] [6]),
        .I4(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I5(\ctrl_reg[baud][9]_0 [8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tx_engine[baudcnt][8]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [3]),
        .I1(\tx_engine_reg[baudcnt] [2]),
        .I2(\tx_engine_reg[baudcnt] [1]),
        .I3(\tx_engine_reg[baudcnt] [0]),
        .I4(\tx_engine_reg[baudcnt] [4]),
        .I5(\tx_engine_reg[baudcnt] [5]),
        .O(\tx_engine[baudcnt][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0282)) 
    \tx_engine[baudcnt][9]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine_reg[state][0]_0 ),
        .I2(\tx_engine_reg[state][1]_0 ),
        .I3(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .O(\tx_engine[baudcnt][9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \tx_engine[baudcnt][9]_i_2 
       (.I0(\tx_engine_reg[baudcnt] [9]),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine[baudcnt][9]_i_4_n_0 ),
        .I3(\tx_engine[baudcnt][9]_i_5_n_0 ),
        .I4(\ctrl_reg[baud][9]_0 [9]),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \tx_engine[baudcnt][9]_i_3 
       (.I0(\tx_engine[baudcnt][9]_i_6_n_0 ),
        .I1(\tx_engine[baudcnt][9]_i_7_n_0 ),
        .I2(\tx_engine[baudcnt][9]_i_8_n_0 ),
        .I3(\ctrl_reg[prsc][2]_0 [1]),
        .I4(\tx_engine[baudcnt][9]_i_9_n_0 ),
        .I5(\ctrl_reg[prsc][2]_0 [2]),
        .O(\tx_engine[baudcnt][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \tx_engine[baudcnt][9]_i_4 
       (.I0(\tx_engine_reg[baudcnt] [6]),
        .I1(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I2(\tx_engine_reg[baudcnt] [7]),
        .O(\tx_engine[baudcnt][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \tx_engine[baudcnt][9]_i_5 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[baudcnt] [8]),
        .I2(\tx_engine_reg[baudcnt] [7]),
        .I3(\tx_engine_reg[baudcnt] [9]),
        .I4(\tx_engine_reg[baudcnt] [6]),
        .I5(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .O(\tx_engine[baudcnt][9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_6 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [3]),
        .I1(D[3]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [2]),
        .I4(D[2]),
        .O(\tx_engine[baudcnt][9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_7 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [1]),
        .I1(D[1]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [0]),
        .I4(D[0]),
        .O(\tx_engine[baudcnt][9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_8 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [7]),
        .I1(D[7]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [6]),
        .I4(D[6]),
        .O(\tx_engine[baudcnt][9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \tx_engine[baudcnt][9]_i_9 
       (.I0(\tx_engine[baudcnt][9]_i_3_0 [5]),
        .I1(D[5]),
        .I2(\ctrl_reg[prsc][2]_0 [0]),
        .I3(\tx_engine[baudcnt][9]_i_3_0 [4]),
        .I4(D[4]),
        .O(\tx_engine[baudcnt][9]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tx_engine[bitcnt][0]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .O(\tx_engine[bitcnt][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \tx_engine[bitcnt][1]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [1]),
        .O(\tx_engine[bitcnt][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \tx_engine[bitcnt][2]_i_1 
       (.I0(\tx_engine_reg[bitcnt] [1]),
        .I1(\tx_engine_reg[bitcnt] [0]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[state][1]_0 ),
        .O(\tx_engine[bitcnt][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02820202)) 
    \tx_engine[bitcnt][3]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine_reg[state][0]_0 ),
        .I2(\tx_engine_reg[state][1]_0 ),
        .I3(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I4(\tx_engine[bitcnt][3]_i_3_n_0 ),
        .O(\tx_engine[bitcnt][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    \tx_engine[bitcnt][3]_i_2 
       (.I0(\tx_engine_reg[bitcnt] [0]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [2]),
        .I3(\tx_engine_reg[bitcnt] [3]),
        .I4(\tx_engine_reg[state][1]_0 ),
        .O(\tx_engine[bitcnt][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \tx_engine[bitcnt][3]_i_3 
       (.I0(\tx_engine[baudcnt][8]_i_2_n_0 ),
        .I1(\tx_engine_reg[baudcnt] [6]),
        .I2(\tx_engine_reg[baudcnt] [9]),
        .I3(\tx_engine_reg[baudcnt] [7]),
        .I4(\tx_engine_reg[baudcnt] [8]),
        .O(\tx_engine[bitcnt][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_engine[sreg][0]_i_1 
       (.I0(\tx_engine_reg[state][1]_0 ),
        .I1(\tx_engine_reg[sreg_n_0_][1] ),
        .O(\tx_engine[sreg][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0020A020)) 
    \tx_engine[state][1]_i_1 
       (.I0(\tx_engine_reg[state][2]_0 ),
        .I1(\tx_engine[state][1]_i_2_n_0 ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][1]_0 ),
        .I4(\tx_engine[state][1]_i_3_n_0 ),
        .O(\tx_engine[state][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \tx_engine[state][1]_i_2 
       (.I0(\tx_engine[baudcnt][9]_i_3_n_0 ),
        .I1(p_0_in),
        .I2(\ctrl_reg[hwfc_en]__0 ),
        .O(\tx_engine[state][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tx_engine[state][1]_i_3 
       (.I0(\tx_engine_reg[bitcnt] [2]),
        .I1(\tx_engine_reg[bitcnt] [1]),
        .I2(\tx_engine_reg[bitcnt] [0]),
        .I3(\tx_engine_reg[bitcnt] [3]),
        .O(\tx_engine[state][1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \tx_engine[txd]_i_1 
       (.I0(\tx_engine_reg[sreg_n_0_][0] ),
        .I1(\tx_engine_reg[state][1]_0 ),
        .I2(\tx_engine_reg[state][0]_0 ),
        .I3(\tx_engine_reg[state][2]_0 ),
        .O(\tx_engine[txd]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_fifo__parameterized0_0 tx_engine_fifo_inst
       (.D({tx_engine_fifo_inst_n_6,tx_engine_fifo_inst_n_7,tx_engine_fifo_inst_n_8,tx_engine_fifo_inst_n_9,tx_engine_fifo_inst_n_10,tx_engine_fifo_inst_n_11,tx_engine_fifo_inst_n_12,tx_engine_fifo_inst_n_13}),
        .E(E),
        .Q({\tx_engine_reg[sreg_n_0_][8] ,\tx_engine_reg[sreg_n_0_][7] ,\tx_engine_reg[sreg_n_0_][6] ,\tx_engine_reg[sreg_n_0_][5] ,\tx_engine_reg[sreg_n_0_][4] ,\tx_engine_reg[sreg_n_0_][3] ,\tx_engine_reg[sreg_n_0_][2] }),
        .clk(clk),
        .\ctrl_reg[irq_tx_empty]__0 (\ctrl_reg[irq_tx_empty]__0 ),
        .\ctrl_reg[irq_tx_nhalf]__0 (\ctrl_reg[irq_tx_nhalf]__0 ),
        .\ctrl_reg[sim_mode] (\ctrl_reg[sim_mode]_0 ),
        .\ctrl_reg[sim_mode]__0 (\ctrl_reg[sim_mode]__0 ),
        .irq_tx_o0(irq_tx_o0),
        .irq_tx_o_reg(cg_en_9),
        .\memory_no_reset.fifo_write_noreset_small.fifo_reg_reg[7]_0 (Q[7:0]),
        .\r_pnt_reg[0]_0 (r_pnt),
        .rstn_sys(rstn_sys),
        .\tx_engine_reg[state][0] (\tx_engine_reg[state][2]_0 ),
        .\tx_engine_reg[state][0]_0 (\tx_engine_reg[state][0]_0 ),
        .\tx_engine_reg[state][0]_1 (\tx_engine_reg[state][1]_0 ),
        .\tx_engine_reg[state][0]_2 (\tx_engine[state][1]_i_3_n_0 ),
        .\tx_engine_reg[state][2] (tx_engine_fifo_inst_n_14),
        .\tx_fifo[avail] (\tx_fifo[avail] ),
        .\tx_fifo[free] (\tx_fifo[free] ),
        .\w_pnt_reg[0]_0 (w_pnt),
        .\w_pnt_reg[0]_1 (\w_pnt_reg[0] ));
  FDCE \tx_engine_reg[baudcnt][0] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[0]),
        .Q(\tx_engine_reg[baudcnt] [0]));
  FDCE \tx_engine_reg[baudcnt][1] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[1]),
        .Q(\tx_engine_reg[baudcnt] [1]));
  FDCE \tx_engine_reg[baudcnt][2] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[2]),
        .Q(\tx_engine_reg[baudcnt] [2]));
  FDCE \tx_engine_reg[baudcnt][3] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[3]),
        .Q(\tx_engine_reg[baudcnt] [3]));
  FDCE \tx_engine_reg[baudcnt][4] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[4]),
        .Q(\tx_engine_reg[baudcnt] [4]));
  FDCE \tx_engine_reg[baudcnt][5] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[5]),
        .Q(\tx_engine_reg[baudcnt] [5]));
  FDCE \tx_engine_reg[baudcnt][6] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[6]),
        .Q(\tx_engine_reg[baudcnt] [6]));
  FDCE \tx_engine_reg[baudcnt][7] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[7]),
        .Q(\tx_engine_reg[baudcnt] [7]));
  FDCE \tx_engine_reg[baudcnt][8] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[8]),
        .Q(\tx_engine_reg[baudcnt] [8]));
  FDCE \tx_engine_reg[baudcnt][9] 
       (.C(clk),
        .CE(\tx_engine[baudcnt][9]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(p_1_in[9]),
        .Q(\tx_engine_reg[baudcnt] [9]));
  FDCE \tx_engine_reg[bitcnt][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [0]));
  FDCE \tx_engine_reg[bitcnt][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [1]));
  FDCE \tx_engine_reg[bitcnt][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][2]_i_1_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [2]));
  FDCE \tx_engine_reg[bitcnt][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[bitcnt][3]_i_2_n_0 ),
        .Q(\tx_engine_reg[bitcnt] [3]));
  FDCE \tx_engine_reg[cts_sync][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(uart0_cts_i),
        .Q(\tx_engine_reg[cts_sync_n_0_][0] ));
  FDCE \tx_engine_reg[cts_sync][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine_reg[cts_sync_n_0_][0] ),
        .Q(p_0_in));
  FDCE \tx_engine_reg[sreg][0] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(\tx_engine[sreg][0]_i_1_n_0 ),
        .Q(\tx_engine_reg[sreg_n_0_][0] ));
  FDCE \tx_engine_reg[sreg][1] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_13),
        .Q(\tx_engine_reg[sreg_n_0_][1] ));
  FDCE \tx_engine_reg[sreg][2] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_12),
        .Q(\tx_engine_reg[sreg_n_0_][2] ));
  FDCE \tx_engine_reg[sreg][3] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_11),
        .Q(\tx_engine_reg[sreg_n_0_][3] ));
  FDCE \tx_engine_reg[sreg][4] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_10),
        .Q(\tx_engine_reg[sreg_n_0_][4] ));
  FDCE \tx_engine_reg[sreg][5] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_9),
        .Q(\tx_engine_reg[sreg_n_0_][5] ));
  FDCE \tx_engine_reg[sreg][6] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_8),
        .Q(\tx_engine_reg[sreg_n_0_][6] ));
  FDCE \tx_engine_reg[sreg][7] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_7),
        .Q(\tx_engine_reg[sreg_n_0_][7] ));
  FDCE \tx_engine_reg[sreg][8] 
       (.C(clk),
        .CE(\tx_engine[bitcnt][3]_i_1_n_0 ),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_6),
        .Q(\tx_engine_reg[sreg_n_0_][8] ));
  FDCE \tx_engine_reg[state][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(tx_engine_fifo_inst_n_14),
        .Q(\tx_engine_reg[state][0]_0 ));
  FDCE \tx_engine_reg[state][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\tx_engine[state][1]_i_1_n_0 ),
        .Q(\tx_engine_reg[state][1]_0 ));
  FDCE \tx_engine_reg[state][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(cg_en_9),
        .Q(\tx_engine_reg[state][2]_0 ));
  FDPE \tx_engine_reg[txd] 
       (.C(clk),
        .CE(1'b1),
        .D(\tx_engine[txd]_i_1_n_0 ),
        .PRE(rstn_sys),
        .Q(uart0_txd_o));
  FDCE uart_rts_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(rx_engine_fifo_inst_n_3),
        .Q(uart0_rts_o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_vivado_ip
   (m_axi_rready,
    \mar_reg[26] ,
    \mar_reg[29] ,
    \mar_reg[28] ,
    \mar_reg[30] ,
    \mar_reg[3] ,
    \mar_reg[2] ,
    \dbus_req_o[data] ,
    m_axi_wstrb,
    ADDRARDADDR,
    gpio_o,
    uart0_txd_o,
    uart0_rts_o,
    mtime_time_o,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wvalid,
    m_axi_bready,
    m_axi_araddr,
    clk,
    mext_irq_i,
    msw_irq_i,
    gpio_i,
    uart0_cts_i,
    uart0_rxd_i,
    xirq_i,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    resetn);
  output m_axi_rready;
  output \mar_reg[26] ;
  output \mar_reg[29] ;
  output \mar_reg[28] ;
  output \mar_reg[30] ;
  output \mar_reg[3] ;
  output \mar_reg[2] ;
  output [31:0]\dbus_req_o[data] ;
  output [3:0]m_axi_wstrb;
  output [11:0]ADDRARDADDR;
  output [7:0]gpio_o;
  output uart0_txd_o;
  output uart0_rts_o;
  output [63:0]mtime_time_o;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output m_axi_bready;
  output [13:0]m_axi_araddr;
  input clk;
  input mext_irq_i;
  input msw_irq_i;
  input [7:0]gpio_i;
  input uart0_cts_i;
  input uart0_rxd_i;
  input [0:0]xirq_i;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input m_axi_awready;
  input m_axi_wready;
  input m_axi_arready;
  input resetn;

  wire [11:0]ADDRARDADDR;
  wire \axi_ctrl_reg[radr_received_n_0_] ;
  wire \axi_ctrl_reg[wadr_received_n_0_] ;
  wire \axi_ctrl_reg[wdat_received_n_0_] ;
  wire clk;
  wire [31:0]\dbus_req_o[data] ;
  wire [7:0]gpio_i;
  wire [7:0]gpio_o;
  wire [13:0]m_axi_araddr;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire \mar_reg[26] ;
  wire \mar_reg[28] ;
  wire \mar_reg[29] ;
  wire \mar_reg[2] ;
  wire \mar_reg[30] ;
  wire \mar_reg[3] ;
  wire mext_irq_i;
  wire msw_irq_i;
  wire [63:0]mtime_time_o;
  wire neorv32_top_inst_n_34;
  wire neorv32_top_inst_n_58;
  wire neorv32_top_inst_n_59;
  wire neorv32_top_inst_n_60;
  wire resetn;
  wire uart0_cts_i;
  wire uart0_rts_o;
  wire uart0_rxd_i;
  wire uart0_txd_o;
  wire [0:0]xirq_i;

  FDCE \axi_ctrl_reg[radr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_34),
        .D(neorv32_top_inst_n_60),
        .Q(\axi_ctrl_reg[radr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wadr_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_34),
        .D(neorv32_top_inst_n_58),
        .Q(\axi_ctrl_reg[wadr_received_n_0_] ));
  FDCE \axi_ctrl_reg[wdat_received] 
       (.C(clk),
        .CE(1'b1),
        .CLR(neorv32_top_inst_n_34),
        .D(neorv32_top_inst_n_59),
        .Q(\axi_ctrl_reg[wdat_received_n_0_] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_top neorv32_top_inst
       (.D({mext_irq_i,msw_irq_i}),
        .Q(\dbus_req_o[data] ),
        .\axi_ctrl_reg[radr_received] (\axi_ctrl_reg[radr_received_n_0_] ),
        .\axi_ctrl_reg[wdat_received] (\axi_ctrl_reg[wdat_received_n_0_] ),
        .clk(clk),
        .gpio_i(gpio_i),
        .gpio_o(gpio_o),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arready(m_axi_arready),
        .m_axi_arready_0(neorv32_top_inst_n_60),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0(neorv32_top_inst_n_58),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awvalid_0(\axi_ctrl_reg[wadr_received_n_0_] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_0(neorv32_top_inst_n_59),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\mar_reg[26] (\mar_reg[26] ),
        .\mar_reg[28] (\mar_reg[28] ),
        .\mar_reg[29] (\mar_reg[29] ),
        .\mar_reg[2] (\mar_reg[2] ),
        .\mar_reg[30] (\mar_reg[30] ),
        .mtime_time_o(mtime_time_o),
        .resetn(resetn),
        .resetn_0(neorv32_top_inst_n_34),
        .sel({ADDRARDADDR,\mar_reg[3] }),
        .uart0_cts_i(uart0_cts_i),
        .uart0_rts_o(uart0_rts_o),
        .uart0_rxd_i(uart0_rxd_i),
        .uart0_txd_o(uart0_txd_o),
        .xirq_i(xirq_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xbus
   (pending,
    pending_reg_0,
    pending_reg_1,
    Q,
    \timeout_cnt_reg[4]_0 ,
    \keeper_reg[busy] ,
    pending_reg_2,
    m_axi_awready_0,
    m_axi_wready_0,
    m_axi_arready_0,
    m_axi_arvalid,
    m_axi_awvalid,
    m_axi_wvalid,
    \main_rsp[data] ,
    m_axi_rdata_0_sp_1,
    m_axi_rdata_1_sp_1,
    m_axi_rdata_2_sp_1,
    m_axi_rdata_3_sp_1,
    m_axi_rdata_4_sp_1,
    m_axi_rdata_28_sp_1,
    m_axi_rdata_29_sp_1,
    \mar_reg[1] ,
    \mar_reg[1]_0 ,
    \wb_core[we] ,
    clk,
    rstn_sys,
    pending_reg_3,
    \keeper_reg[err] ,
    \keeper_reg[err]_0 ,
    \keeper_reg[busy]__0 ,
    \keeper_reg[busy]_0 ,
    port_sel_reg,
    m_axi_awready,
    m_axi_awvalid_0,
    m_axi_wready,
    \axi_ctrl_reg[wdat_received] ,
    m_axi_arready,
    \axi_ctrl_reg[radr_received] ,
    \keeper_reg[busy]_1 ,
    \keeper_reg[busy]_2 ,
    \iodev_rsp[10][ack] ,
    \iodev_rsp[1][ack] ,
    \dmem_rsp[ack] ,
    m_axi_rdata,
    \rdata_o_reg[15] ,
    \rdata_o_reg[5] ,
    \rdata_o_reg[10] ,
    \rdata_o_reg[10]_0 ,
    \rdata_o_reg[23] ,
    \rdata_o_reg[6] ,
    \rdata_o_reg[23]_0 ,
    \rdata_o_reg[8] ,
    \rdata_o_reg[13] ,
    \rdata_o_reg[9] ,
    \rdata_o_reg[10]_1 ,
    \rdata_o_reg[11] ,
    \rdata_o_reg[12] ,
    \rdata_o_reg[13]_0 ,
    \rdata_o_reg[14] ,
    \rdata_o_reg[31] ,
    \rdata_o_reg[16] ,
    \rdata_o_reg[17] ,
    \rdata_o_reg[18] ,
    \rdata_o_reg[19] ,
    \rdata_o_reg[20] ,
    \rdata_o_reg[21] ,
    \rdata_o_reg[22] ,
    \rdata_o_reg[7] ,
    \rdata_o_reg[8]_0 ,
    \rdata_o_reg[9]_0 ,
    \rdata_o_reg[10]_2 ,
    \rdata_o_reg[11]_0 ,
    \rdata_o_reg[14]_0 ,
    \rdata_o_reg[23]_1 );
  output pending;
  output pending_reg_0;
  output pending_reg_1;
  output [0:0]Q;
  output \timeout_cnt_reg[4]_0 ;
  output \keeper_reg[busy] ;
  output pending_reg_2;
  output m_axi_awready_0;
  output m_axi_wready_0;
  output m_axi_arready_0;
  output m_axi_arvalid;
  output m_axi_awvalid;
  output m_axi_wvalid;
  output [24:0]\main_rsp[data] ;
  output m_axi_rdata_0_sp_1;
  output m_axi_rdata_1_sp_1;
  output m_axi_rdata_2_sp_1;
  output m_axi_rdata_3_sp_1;
  output m_axi_rdata_4_sp_1;
  output m_axi_rdata_28_sp_1;
  output m_axi_rdata_29_sp_1;
  output \mar_reg[1] ;
  output \mar_reg[1]_0 ;
  input \wb_core[we] ;
  input clk;
  input rstn_sys;
  input pending_reg_3;
  input \keeper_reg[err] ;
  input \keeper_reg[err]_0 ;
  input \keeper_reg[busy]__0 ;
  input \keeper_reg[busy]_0 ;
  input port_sel_reg;
  input m_axi_awready;
  input m_axi_awvalid_0;
  input m_axi_wready;
  input \axi_ctrl_reg[wdat_received] ;
  input m_axi_arready;
  input \axi_ctrl_reg[radr_received] ;
  input \keeper_reg[busy]_1 ;
  input \keeper_reg[busy]_2 ;
  input \iodev_rsp[10][ack] ;
  input \iodev_rsp[1][ack] ;
  input \dmem_rsp[ack] ;
  input [31:0]m_axi_rdata;
  input \rdata_o_reg[15] ;
  input \rdata_o_reg[5] ;
  input [18:0]\rdata_o_reg[10] ;
  input [19:0]\rdata_o_reg[10]_0 ;
  input [2:0]\rdata_o_reg[23] ;
  input \rdata_o_reg[6] ;
  input \rdata_o_reg[23]_0 ;
  input \rdata_o_reg[8] ;
  input [4:0]\rdata_o_reg[13] ;
  input \rdata_o_reg[9] ;
  input \rdata_o_reg[10]_1 ;
  input \rdata_o_reg[11] ;
  input \rdata_o_reg[12] ;
  input \rdata_o_reg[13]_0 ;
  input \rdata_o_reg[14] ;
  input \rdata_o_reg[31] ;
  input \rdata_o_reg[16] ;
  input \rdata_o_reg[17] ;
  input \rdata_o_reg[18] ;
  input \rdata_o_reg[19] ;
  input \rdata_o_reg[20] ;
  input \rdata_o_reg[21] ;
  input \rdata_o_reg[22] ;
  input \rdata_o_reg[7] ;
  input \rdata_o_reg[8]_0 ;
  input \rdata_o_reg[9]_0 ;
  input \rdata_o_reg[10]_2 ;
  input \rdata_o_reg[11]_0 ;
  input \rdata_o_reg[14]_0 ;
  input [0:0]\rdata_o_reg[23]_1 ;

  wire [0:0]Q;
  wire \axi_ctrl_reg[radr_received] ;
  wire \axi_ctrl_reg[wdat_received] ;
  wire bus_rw;
  wire clk;
  wire \dmem_rsp[ack] ;
  wire \iodev_rsp[10][ack] ;
  wire \iodev_rsp[1][ack] ;
  wire \keeper[busy]_i_2_n_0 ;
  wire \keeper[err]_i_2_n_0 ;
  wire \keeper_reg[busy] ;
  wire \keeper_reg[busy]_0 ;
  wire \keeper_reg[busy]_1 ;
  wire \keeper_reg[busy]_2 ;
  wire \keeper_reg[busy]__0 ;
  wire \keeper_reg[err] ;
  wire \keeper_reg[err]_0 ;
  wire m_axi_arready;
  wire m_axi_arready_0;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awready_0;
  wire m_axi_awvalid;
  wire m_axi_awvalid_0;
  wire [31:0]m_axi_rdata;
  wire m_axi_rdata_0_sn_1;
  wire m_axi_rdata_1_sn_1;
  wire m_axi_rdata_28_sn_1;
  wire m_axi_rdata_29_sn_1;
  wire m_axi_rdata_2_sn_1;
  wire m_axi_rdata_3_sn_1;
  wire m_axi_rdata_4_sn_1;
  wire m_axi_wready;
  wire m_axi_wready_0;
  wire m_axi_wvalid;
  wire [24:0]\main_rsp[data] ;
  wire \mar_reg[1] ;
  wire \mar_reg[1]_0 ;
  wire \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ;
  wire [1:0]p_0_in__0;
  wire pending;
  wire pending_reg_0;
  wire pending_reg_1;
  wire pending_reg_2;
  wire pending_reg_3;
  wire port_sel_reg;
  wire [18:0]\rdata_o_reg[10] ;
  wire [19:0]\rdata_o_reg[10]_0 ;
  wire \rdata_o_reg[10]_1 ;
  wire \rdata_o_reg[10]_2 ;
  wire \rdata_o_reg[11] ;
  wire \rdata_o_reg[11]_0 ;
  wire \rdata_o_reg[12] ;
  wire [4:0]\rdata_o_reg[13] ;
  wire \rdata_o_reg[13]_0 ;
  wire \rdata_o_reg[14] ;
  wire \rdata_o_reg[14]_0 ;
  wire \rdata_o_reg[15] ;
  wire \rdata_o_reg[16] ;
  wire \rdata_o_reg[17] ;
  wire \rdata_o_reg[18] ;
  wire \rdata_o_reg[19] ;
  wire \rdata_o_reg[20] ;
  wire \rdata_o_reg[21] ;
  wire \rdata_o_reg[22] ;
  wire [2:0]\rdata_o_reg[23] ;
  wire \rdata_o_reg[23]_0 ;
  wire [0:0]\rdata_o_reg[23]_1 ;
  wire \rdata_o_reg[31] ;
  wire \rdata_o_reg[5] ;
  wire \rdata_o_reg[6] ;
  wire \rdata_o_reg[7] ;
  wire \rdata_o_reg[8] ;
  wire \rdata_o_reg[8]_0 ;
  wire \rdata_o_reg[9] ;
  wire \rdata_o_reg[9]_0 ;
  wire rstn_sys;
  wire \timeout_cnt[2]_i_1_n_0 ;
  wire \timeout_cnt[3]_i_1_n_0 ;
  wire \timeout_cnt[4]_i_1_n_0 ;
  wire \timeout_cnt[5]_i_1_n_0 ;
  wire \timeout_cnt[5]_i_2_n_0 ;
  wire \timeout_cnt[6]_i_1_n_0 ;
  wire [5:0]timeout_cnt_reg;
  wire \timeout_cnt_reg[4]_0 ;
  wire \wb_core[we] ;

  assign m_axi_rdata_0_sp_1 = m_axi_rdata_0_sn_1;
  assign m_axi_rdata_1_sp_1 = m_axi_rdata_1_sn_1;
  assign m_axi_rdata_28_sp_1 = m_axi_rdata_28_sn_1;
  assign m_axi_rdata_29_sp_1 = m_axi_rdata_29_sn_1;
  assign m_axi_rdata_2_sp_1 = m_axi_rdata_2_sn_1;
  assign m_axi_rdata_3_sp_1 = m_axi_rdata_3_sn_1;
  assign m_axi_rdata_4_sp_1 = m_axi_rdata_4_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h5510)) 
    \axi_ctrl[radr_received]_i_1 
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_arready),
        .I3(\axi_ctrl_reg[radr_received] ),
        .O(m_axi_arready_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \axi_ctrl[wadr_received]_i_1 
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_awready),
        .I3(m_axi_awvalid_0),
        .O(m_axi_awready_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \axi_ctrl[wdat_received]_i_1 
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_wready),
        .I3(\axi_ctrl_reg[wdat_received] ),
        .O(m_axi_wready_0));
  FDCE bus_rw_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\wb_core[we] ),
        .Q(bus_rw));
  LUT4 #(
    .INIT(16'h30AA)) 
    \keeper[busy]_i_1 
       (.I0(\keeper_reg[busy]_0 ),
        .I1(\keeper[busy]_i_2_n_0 ),
        .I2(pending_reg_2),
        .I3(\keeper_reg[busy]__0 ),
        .O(\keeper_reg[busy] ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hEEAE)) 
    \keeper[busy]_i_2 
       (.I0(\keeper_reg[err]_0 ),
        .I1(pending),
        .I2(\keeper_reg[err] ),
        .I3(\keeper[err]_i_2_n_0 ),
        .O(\keeper[busy]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAB0000000000)) 
    \keeper[err]_i_1 
       (.I0(\keeper[err]_i_2_n_0 ),
        .I1(pending_reg_1),
        .I2(\keeper_reg[err] ),
        .I3(pending),
        .I4(\keeper_reg[err]_0 ),
        .I5(\keeper_reg[busy]__0 ),
        .O(pending_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \keeper[err]_i_2 
       (.I0(\timeout_cnt_reg[4]_0 ),
        .I1(Q),
        .O(\keeper[err]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_arvalid_INST_0
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(\axi_ctrl_reg[radr_received] ),
        .O(m_axi_arvalid));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h04)) 
    m_axi_awvalid_INST_0
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(m_axi_awvalid_0),
        .O(m_axi_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h15)) 
    m_axi_awvalid_INST_0_i_1
       (.I0(pending),
        .I1(\keeper_reg[busy]_0 ),
        .I2(port_sel_reg),
        .O(pending_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h04)) 
    m_axi_wvalid_INST_0
       (.I0(pending_reg_1),
        .I1(\wb_core[we] ),
        .I2(\axi_ctrl_reg[wdat_received] ),
        .O(m_axi_wvalid));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_10 
       (.I0(m_axi_rdata[0]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_12 
       (.I0(m_axi_rdata[3]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_3_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_14 
       (.I0(m_axi_rdata[2]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_2_sn_1));
  LUT2 #(
    .INIT(4'hB)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16 
       (.I0(bus_rw),
        .I1(pending),
        .O(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_18 
       (.I0(m_axi_rdata[4]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_4_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_2__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[17]),
        .I2(\rdata_o_reg[17] ),
        .I3(\rdata_o_reg[10] [10]),
        .I4(\rdata_o_reg[10]_0 [11]),
        .I5(\rdata_o_reg[13] [0]),
        .O(\main_rsp[data] [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[16]),
        .I2(\rdata_o_reg[16] ),
        .I3(\rdata_o_reg[10] [10]),
        .I4(\rdata_o_reg[10]_0 [10]),
        .I5(\rdata_o_reg[13] [3]),
        .O(\main_rsp[data] [11]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_4__0 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[19]),
        .I3(\rdata_o_reg[19] ),
        .O(\main_rsp[data] [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_5__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[18]),
        .I2(\rdata_o_reg[18] ),
        .I3(\rdata_o_reg[10] [11]),
        .I4(\rdata_o_reg[10]_0 [12]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[5]),
        .I2(\rdata_o_reg[5] ),
        .I3(\rdata_o_reg[10] [0]),
        .I4(\rdata_o_reg[10]_0 [0]),
        .I5(\rdata_o_reg[23] [0]),
        .O(\main_rsp[data] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_6__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[21]),
        .I2(\rdata_o_reg[21] ),
        .I3(\rdata_o_reg[10] [13]),
        .I4(\rdata_o_reg[10]_0 [14]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_7__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[20]),
        .I2(\rdata_o_reg[20] ),
        .I3(\rdata_o_reg[10] [12]),
        .I4(\rdata_o_reg[10]_0 [13]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [15]));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8 
       (.I0(pending),
        .I1(\keeper_reg[busy]_1 ),
        .I2(\keeper_reg[busy]_2 ),
        .I3(\iodev_rsp[10][ack] ),
        .I4(\iodev_rsp[1][ack] ),
        .I5(\dmem_rsp[ack] ),
        .O(pending_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_8__0 
       (.I0(m_axi_rdata[1]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_1_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[13]),
        .I2(\rdata_o_reg[13]_0 ),
        .I3(\rdata_o_reg[13] [4]),
        .I4(\rdata_o_reg[10]_0 [7]),
        .I5(\rdata_o_reg[10] [7]),
        .O(\main_rsp[data] [8]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_2 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[12]),
        .I3(\rdata_o_reg[12] ),
        .O(\main_rsp[data] [7]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[31]),
        .I3(\rdata_o_reg[15] ),
        .O(\main_rsp[data] [24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_3__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[15]),
        .I2(\rdata_o_reg[31] ),
        .I3(\rdata_o_reg[13] [3]),
        .I4(\rdata_o_reg[10]_0 [9]),
        .I5(\rdata_o_reg[10] [9]),
        .O(\main_rsp[data] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[14]),
        .I2(\rdata_o_reg[14] ),
        .I3(\rdata_o_reg[10] [8]),
        .I4(\rdata_o_reg[10]_0 [8]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [9]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_4__0 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[30]),
        .I3(\rdata_o_reg[14]_0 ),
        .O(\main_rsp[data] [23]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_5__0 
       (.I0(m_axi_rdata[29]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_29_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_12_16_i_6 
       (.I0(m_axi_rdata[28]),
        .I1(pending),
        .I2(bus_rw),
        .O(m_axi_rdata_28_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[7]),
        .I2(\rdata_o_reg[23]_0 ),
        .I3(\rdata_o_reg[10]_0 [2]),
        .I4(\rdata_o_reg[10] [2]),
        .I5(\rdata_o_reg[23] [2]),
        .O(\main_rsp[data] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_1__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[23]),
        .I2(\rdata_o_reg[7] ),
        .I3(\rdata_o_reg[10] [15]),
        .I4(\rdata_o_reg[10]_0 [16]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[6]),
        .I2(\rdata_o_reg[6] ),
        .I3(\rdata_o_reg[10]_0 [1]),
        .I4(\rdata_o_reg[10] [1]),
        .I5(\rdata_o_reg[23] [1]),
        .O(\main_rsp[data] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_2__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[22]),
        .I2(\rdata_o_reg[22] ),
        .I3(\rdata_o_reg[10] [14]),
        .I4(\rdata_o_reg[10]_0 [15]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[9]),
        .I2(\rdata_o_reg[9] ),
        .I3(\rdata_o_reg[10] [4]),
        .I4(\rdata_o_reg[10]_0 [4]),
        .I5(\rdata_o_reg[13] [1]),
        .O(\main_rsp[data] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_3__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[25]),
        .I2(\rdata_o_reg[9]_0 ),
        .I3(\rdata_o_reg[10] [17]),
        .I4(\rdata_o_reg[10]_0 [18]),
        .I5(\rdata_o_reg[13] [1]),
        .O(\main_rsp[data] [20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[8]),
        .I2(\rdata_o_reg[8] ),
        .I3(\rdata_o_reg[10]_0 [3]),
        .I4(\rdata_o_reg[13] [2]),
        .I5(\rdata_o_reg[10] [3]),
        .O(\main_rsp[data] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_4__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[24]),
        .I2(\rdata_o_reg[8]_0 ),
        .I3(\rdata_o_reg[10] [16]),
        .I4(\rdata_o_reg[10]_0 [17]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[11]),
        .I2(\rdata_o_reg[11] ),
        .I3(\rdata_o_reg[10] [6]),
        .I4(\rdata_o_reg[10]_0 [6]),
        .I5(\rdata_o_reg[13] [1]),
        .O(\main_rsp[data] [6]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_5__0 
       (.I0(bus_rw),
        .I1(pending),
        .I2(m_axi_rdata[27]),
        .I3(\rdata_o_reg[11]_0 ),
        .O(\main_rsp[data] [22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[10]),
        .I2(\rdata_o_reg[10]_1 ),
        .I3(\rdata_o_reg[10] [5]),
        .I4(\rdata_o_reg[10]_0 [5]),
        .I5(\rdata_o_reg[13] [1]),
        .O(\main_rsp[data] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_6_11_i_6__0 
       (.I0(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_16_n_0 ),
        .I1(m_axi_rdata[26]),
        .I2(\rdata_o_reg[10]_2 ),
        .I3(\rdata_o_reg[10] [18]),
        .I4(\rdata_o_reg[10]_0 [19]),
        .I5(\rdata_o_reg[13] [4]),
        .O(\main_rsp[data] [21]));
  FDCE pending_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(pending_reg_3),
        .Q(pending));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[23]_i_3 
       (.I0(\main_rsp[data] [24]),
        .I1(\rdata_o_reg[23]_1 ),
        .I2(\main_rsp[data] [10]),
        .O(\mar_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata_o[30]_i_3 
       (.I0(\main_rsp[data] [18]),
        .I1(\rdata_o_reg[23]_1 ),
        .I2(\main_rsp[data] [2]),
        .O(\mar_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timeout_cnt[0]_i_1 
       (.I0(pending),
        .I1(timeout_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \timeout_cnt[1]_i_1 
       (.I0(pending),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \timeout_cnt[2]_i_1 
       (.I0(timeout_cnt_reg[0]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[2]),
        .I3(pending),
        .O(\timeout_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    \timeout_cnt[3]_i_1 
       (.I0(timeout_cnt_reg[1]),
        .I1(timeout_cnt_reg[0]),
        .I2(timeout_cnt_reg[2]),
        .I3(timeout_cnt_reg[3]),
        .I4(pending),
        .O(\timeout_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \timeout_cnt[4]_i_1 
       (.I0(timeout_cnt_reg[2]),
        .I1(timeout_cnt_reg[0]),
        .I2(timeout_cnt_reg[1]),
        .I3(timeout_cnt_reg[3]),
        .I4(timeout_cnt_reg[4]),
        .I5(pending),
        .O(\timeout_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \timeout_cnt[5]_i_1 
       (.I0(\timeout_cnt[5]_i_2_n_0 ),
        .I1(timeout_cnt_reg[5]),
        .I2(pending),
        .O(\timeout_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \timeout_cnt[5]_i_2 
       (.I0(timeout_cnt_reg[3]),
        .I1(timeout_cnt_reg[1]),
        .I2(timeout_cnt_reg[0]),
        .I3(timeout_cnt_reg[2]),
        .I4(timeout_cnt_reg[4]),
        .O(\timeout_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \timeout_cnt[6]_i_1 
       (.I0(\timeout_cnt_reg[4]_0 ),
        .I1(Q),
        .I2(pending),
        .O(\timeout_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timeout_cnt[6]_i_2 
       (.I0(timeout_cnt_reg[4]),
        .I1(timeout_cnt_reg[2]),
        .I2(timeout_cnt_reg[0]),
        .I3(timeout_cnt_reg[1]),
        .I4(timeout_cnt_reg[3]),
        .I5(timeout_cnt_reg[5]),
        .O(\timeout_cnt_reg[4]_0 ));
  FDCE \timeout_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[0]),
        .Q(timeout_cnt_reg[0]));
  FDCE \timeout_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(p_0_in__0[1]),
        .Q(timeout_cnt_reg[1]));
  FDCE \timeout_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[2]_i_1_n_0 ),
        .Q(timeout_cnt_reg[2]));
  FDCE \timeout_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[3]_i_1_n_0 ),
        .Q(timeout_cnt_reg[3]));
  FDCE \timeout_cnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[4]_i_1_n_0 ),
        .Q(timeout_cnt_reg[4]));
  FDCE \timeout_cnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[5]_i_1_n_0 ),
        .Q(timeout_cnt_reg[5]));
  FDCE \timeout_cnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\timeout_cnt[6]_i_1_n_0 ),
        .Q(Q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_neorv32_xirq
   (p_2_in,
    \iodev_rsp[12][ack] ,
    p_3_in,
    firq_i,
    \bus_rsp_o_reg[data][0]_0 ,
    \nclr_pending_reg[0]_0 ,
    clk,
    rstn_sys,
    xirq_i,
    \bus_rsp_o_reg[data][0]_1 ,
    \iodev_req[12][stb] ,
    \irq_enable_reg[0]_0 ,
    \wb_core[we] ,
    irq_active_reg_0,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ,
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_1 );
  output [0:0]p_2_in;
  output \iodev_rsp[12][ack] ;
  output [0:0]p_3_in;
  output [0:0]firq_i;
  output \bus_rsp_o_reg[data][0]_0 ;
  input \nclr_pending_reg[0]_0 ;
  input clk;
  input rstn_sys;
  input [0:0]xirq_i;
  input \bus_rsp_o_reg[data][0]_1 ;
  input \iodev_req[12][stb] ;
  input \irq_enable_reg[0]_0 ;
  input \wb_core[we] ;
  input irq_active_reg_0;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ;
  input [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_1 ;

  wire \bus_rsp_o_reg[data][0]_0 ;
  wire \bus_rsp_o_reg[data][0]_1 ;
  wire clk;
  wire [0:0]firq_i;
  wire \iodev_req[12][stb] ;
  wire \iodev_rsp[12][ack] ;
  wire [0:0]\iodev_rsp[12][data] ;
  wire irq_active_i_1_n_0;
  wire irq_active_reg_0;
  wire \irq_enable_reg[0]_0 ;
  wire \irq_pending[0]_i_1_n_0 ;
  wire irq_sync;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ;
  wire [0:0]\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_1 ;
  wire nclr_pending;
  wire \nclr_pending_reg[0]_0 ;
  wire [0:0]p_2_in;
  wire [0:0]p_3_in;
  wire rstn_sys;
  wire \wb_core[we] ;
  wire [0:0]xirq_i;

  FDCE \bus_rsp_o_reg[ack] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\iodev_req[12][stb] ),
        .Q(\iodev_rsp[12][ack] ));
  FDCE \bus_rsp_o_reg[data][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\bus_rsp_o_reg[data][0]_1 ),
        .Q(\iodev_rsp[12][data] ));
  LUT6 #(
    .INIT(64'hFF0F8888FFFF8888)) 
    irq_active_i_1
       (.I0(p_2_in),
        .I1(p_3_in),
        .I2(\wb_core[we] ),
        .I3(irq_active_reg_0),
        .I4(firq_i),
        .I5(\iodev_req[12][stb] ),
        .O(irq_active_i_1_n_0));
  FDCE irq_active_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(irq_active_i_1_n_0),
        .Q(firq_i));
  FDCE \irq_enable_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_enable_reg[0]_0 ),
        .Q(p_3_in));
  LUT3 #(
    .INIT(8'hEA)) 
    \irq_pending[0]_i_1 
       (.I0(irq_sync),
        .I1(nclr_pending),
        .I2(p_2_in),
        .O(\irq_pending[0]_i_1_n_0 ));
  FDCE \irq_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\irq_pending[0]_i_1_n_0 ),
        .Q(p_2_in));
  FDCE \irq_sync_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(xirq_i),
        .Q(irq_sync));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_11__0 
       (.I0(\iodev_rsp[12][data] ),
        .I1(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3 ),
        .I2(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_0 ),
        .I3(\memory_no_reset.fifo_write_noreset_large.fifo_mem_reg_0_1_0_5_i_3_1 ),
        .O(\bus_rsp_o_reg[data][0]_0 ));
  FDCE \nclr_pending_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rstn_sys),
        .D(\nclr_pending_reg[0]_0 ),
        .Q(nclr_pending));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
