<!DOCTYPE html>
<html>

<head>
	<script async src="https://www.googletagmanager.com/gtag/js?id=UA-174929475-1"></script>
	<script>
		window.dataLayer = window.dataLayer || [];
		function gtag() { dataLayer.push(arguments); }
		gtag('js', new Date());

		gtag('config', 'UA-174929475-1');
	</script>
	<title>Haoyang Li Research</title>
	<meta charset="utf-8" name="viewport" content="width=device-width, initial-scale=1">
	<link href="https://use.fontawesome.com/releases/v5.2.0/css/all.css" media="screen" rel="stylesheet"
		type="text/css" />
	<link href="https://ajax.googleapis.com/ajax/libs/jqueryui/1.12.1/themes/base/jquery-ui.css" media="screen"
		rel="stylesheet" type="text/css" />
	<link href="css/frame.css" media="screen" rel="stylesheet" type="text/css" />
	<link href="css/controls.css" media="screen" rel="stylesheet" type="text/css" />
	<link href="css/widgets.css" media="screen" rel="stylesheet" type="text/css" />
	<link href="css/custom.css" media="screen" rel="stylesheet" type="text/css" />
	<link href='https://fonts.googleapis.com/css?family=Open+Sans:400,700' rel='stylesheet' type='text/css'>
	<link href='https://fonts.googleapis.com/css?family=Open+Sans+Condensed:300,700' rel='stylesheet' type='text/css'>
	<link href="https://fonts.googleapis.com/css?family=Source+Sans+Pro:400,700" rel="stylesheet">
	<script src="https://ajax.googleapis.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
	<script src="https://ajax.googleapis.com/ajax/libs/jqueryui/1.12.1/jquery-ui.min.js"></script>
	<script src="js/menu.js"></script>
	<script src="js/widgets.js"></script>
	<script src="js/custom.js"></script>
	<style>
		.menu-research {
			color: rgba(255, 255, 255, 1) !important;
			opacity: 1 !important;
			font-weight: 700 !important;
		}

		.row {
			display: flex;
		}

		.column {
			flex: 50%;
			padding: 10px;
		}
	</style>
</head>

<body>
	<div class="menu-container"></div>
	<div class="content-container">
		<div class="content">
			<div class="content-table flex-column">
				<div class="flex-item flex-column">
					<h2 class="add-top-margin">Capacitor Cubing Circuits with Application in Digitally-Controlled
						Oscillators(DCOs) and High-Q Filters</h2>
					<a class="anchor" id="leed"></a>
					<hr>
					<p class="text">
						<li> May 2025 - Sep 2025 | San Diego, CA, USA </li>
						<li> Undergraduate Researcher advised by Prof. <a
								href="https://jacobsschool.ucsd.edu/node/3383">Prasad Gudem</a> at <a
								href="https://rfic.ucsd.edu/">Radio Frequency Integrated Circuits Research Group</a>.
						</li>
						<li> <span style="font-weight: bold; text-decoration: underline;">Introduction:</span> In CMOS
							technology, on-chip capacitors cannot be made arbitrarily small due to physical layout
							constraints, parasitic
							effects, and matching limitations. However, in applications such as digitally controlled
							oscillators (DCOs) or
							ultra-high-Q RF filters, extremely fine frequency resolution is often required, which calls
							for very small incremental
							capacitance steps. This project aims to address that need by designing a capacitor cubing
							circuit—a structure that
							artificially constructs ultra-fine capacitor differences beyond what physical layout alone
							can achieve. The goal is to
							enable precise frequency tuning.</li>

						<li>Incoming this summer! Excited to begin this exploration soon.</li>
					</p>
					<!-- <style>
						.image-grid {
							display: grid;
							grid-template-columns: 1fr 1fr;
							gap: 20px;
							justify-items: center;
							align-items: center;
							max-width: 1024px;
							margin: 0 auto;
						}
				
						.caption {
							grid-column: span 2;
							text-align: center;
							font-weight: bold;
							margin-top: -10px;
							margin-bottom: 20px;
						}
				
						.image-grid img {
							width: 100%;
							max-width: 500px;
							height: auto;
						}
					</style>
				
					<div class="image-grid">
						<img src="research_pic/Picture1.png" alt="Picture 1">
						<img src="research_pic/Picture2.png" alt="Picture 2">
						<div class="caption">Extracted NMOS and PMOS effective mobility vs. V<sub>G</sub> from 300K to
							4K</div>
					</div> -->
				</div>
				<div class="flex-item flex-column">
					<h2 class="add-top-margin">Analysis and Design of 48V-12V Hybrid Dickson Switched-Capacitor
						Converter for Split-Phase Control</h2>
					<a class="anchor" id="leed"></a>
					<hr>
					<p class="text">
						<li> November 2024 - March 2025 | Berkeley, CA, USA </li>
						<li> Undergraduate Researcher under Prof. <a
								href="https://www2.eecs.berkeley.edu/Faculty/Homepages/pilawa.html">Robert
								Pilawa-Podgurski</a> at <a href="https://pilawa-group.berkeley.edu/">Pilawa Research
								Group</a>. </li>
						<li><span style="font-weight: bold; text-decoration: underline;">Introduction:</span>
							Hybrid switched-capacitor converters have become increasingly popular in both academia and
							industry, as the addition of
							an inductor can reduce charge-sharing loss in traditional switched-capacitor converters,
							achieving superior efficiency
							while maintaining high power density. Among various topologies, the Dickson topology is
							particularly favored due to its
							ability to achieve the theoretical minimum switch voltage stress.
							However, based on calculations, to achieve complete soft-charging in a 4:1 Dickson converter
							(to eliminate
							transient current), the flying capacitor C2 would need to be infinitely large, which is
							clearly impractical. To address
							this limitation, 4-phase split-phase control was developed. Later, a 3-phase split-phase
							control scheme was proposed by
							Nagesh (the PhD student I worked with), along with several other advanced control
							techniques.</li>
						<li><span style="font-weight: bold; text-decoration: underline;">My responsibility:</span> I
							conducted comprehensive simulations in LTSpice and PLECS to analyze soft-charging
							behavior, 4-phase and 3-phase
							split-phase control schemes, topology trade-offs, and design optimizations for
							hybrid switched-capacitor converters.
							Following the simulation phase, I designed a test board for a 48V-12V hybrid Dickson
							switched-capacitor converter to
							experimentally validate split-phase and other advanced control techniques, with
							particular attention to modularity and testability, enabling flexible validation of
							split-phase and other advanced control techniques.</li>
					</p>
					<style>
						.image-grid {
							display: grid;
							grid-template-columns: 1fr 1fr;
							gap: 20px;
							justify-items: center;
							align-items: center;
							max-width: 1024px;
							margin: 0 auto;
						}

						.caption {
							grid-column: span 2;
							text-align: center;
							font-weight: bold;
							margin-top: -10px;
							margin-bottom: 20px;
						}

						.image-grid img {
							width: 100%;
							max-width: 500px;
							height: auto;
						}
					</style>

					<div class="image-grid">
						<img src="research_pic/top.png" alt="Top view 1">
						<img src="research_pic/top1.png" alt="Top view 2">
						<div class="caption">Top view of the PCB</div>

						<img src="research_pic/bottom.png" alt="Bottom view 1">
						<img src="research_pic/bottom1.png" alt="Bottom view 2">
						<div class="caption">Bottom view of the PCB</div>
					</div>


				</div>
				<div class="flex-item flex-column">
					<h2 class="add-top-margin">A New Y-function MOSFET Mobility Extraction Method at Cryogenic
						Temperatures </h2>
					<a class="anchor" id="leed"></a>
					<hr>
					<p class="text">
						<li> October 2023 - June 2024 | Shenzhen, Guangdong, China </li>
						<li> Undergraduate Researcher advised by Prof. Kai Chen at <a
								href="https://sme.sustech.edu.cn/en/">School of Microelectronics</a>.</li>
						<li> <span style="font-weight: bold; text-decoration: underline;">Introduction:</span> mobility
							is a essential parameter of MOSFET behaviour. It is usually
							extracted from C-V curve. Researcher has proposed a method called Y-function method to
							extract mobility from I-V curve directly. This is more valuable in cryogenic temperatures,
							because it is harder to do measurement at cryogenic temperatures. However, MOSFET behaves
							different at cryogenic temperatures from room temperature, especially Coulomb scattering
							becomes dominant at low temperatures. So we added another fit parameter &theta;<sub>3</sub>
							to account
							Coulomb scattering so that it can be valid from room temperature all the way down to
							4K.</li>

						<li> <span style="font-weight: bold; text-decoration: underline;">My responsibility:</span> I
							studied the physical effects of cryogenic temperatures on the changes in channel carrier
							mobility. Read related paper
							about different extraction methods of channel mobility. Derived the equations to extract
							different parameters including threshold voltage, low-field mobility, effective mobility,
							the first,
							second, third degeneration coefficients. Usd MATLAB to process MOSFET I-V data, perform
							computational
							analysis, apply linear fitting, and adjust fitting parameters to ultimately obtain the
							desired parameters.</li>
					</p>
					<style>
						.image-grid {
							display: grid;
							grid-template-columns: 1fr 1fr;
							gap: 20px;
							justify-items: center;
							align-items: center;
							max-width: 1024px;
							margin: 0 auto;
						}

						.caption {
							grid-column: span 2;
							text-align: center;
							font-weight: bold;
							margin-top: -10px;
							margin-bottom: 20px;
						}

						.image-grid img {
							width: 100%;
							max-width: 500px;
							height: auto;
						}
					</style>

					<div class="image-grid">
						<img src="research_pic/Picture1.png" alt="Picture 1">
						<img src="research_pic/Picture2.png" alt="Picture 2">
						<div class="caption">Extracted NMOS and PMOS effective mobility vs. V<sub>G</sub> from 300K to
							4K</div>
					</div>
				</div>
				<!-- <div class="flex-item flex-column">
					<h2 class="add-top-margin">Test of the Bandgap Reference Circuit
					</h2>
					<a class="anchor" id="leed"></a>
					<hr>
					<p class="text">
						<li> June 2024 - July 2025 | Shenzhen, China </li>
						<li> Study the working principles of the bandgap reference circuit. </li>
						<li> Test the functionality of the operational amplifier and ADC blocks. </li>
						<li> Use a Raspberry Pi to generate PWM signals for chip heating during testing.</li>
					</p>
				</div> -->

				<!-- <div class="flex-item flex-column">
					<h2 class="add-top-margin">IoT Sensor Interface Circuit Chip Design [<a href="https://drive.google.com/file/d/17NLQG7H-_F1NuDPZ-2Msv8D6nDGgBev-/view">poster</a>][<a href="https://drive.google.com/file/d/1jX_CMj8tSptRucSNimxrsANqsqNadJ9q/view">report</a>][<a href="https://drive.google.com/file/d/1oT3idq7A0_Zftb1KVeJhEea8zRQDzIfe/view">slides</a>]</h2>
					<a class="anchor" id="swarm"></a>
					<hr>
					<p class="text">
						<li> February 2023 - January 2024 | Hsinchu, Taiwan </li>
						<li> Capstone project led by Prof. <a href="https://nbme.ee.nthu.edu.tw/advisor.html">Kea-Tiong (Samuel) Tang</a>, EE, NTHU </li>
						<li> Working on ADC circuit for E-Nose. I acquired hands-on experience in the entire IC design process – from schematics to layout to taped-out using TSMC’s 180nm process – as well as PCB measurement and verification. I learned the importance of adaptability and effective communication in a collaborative environment. </li>
						<li> Won the Honorable Mention Award as top 15 groups out of 59 in the 2024 Spring Undergraduate Project Competition. </li>
					</p>
				</div>

				<div class="flex-item flex-column">
					<h2 class="add-top-margin">Dual Port SRAM22 PCB Layout Design </h2>
					<a class="anchor" id="studygroups"></a>
					<hr>
					<p class="text">
						<li> September 2023 - December 2023 | Berkeley, CA </li>
						<li> Undergraduate Research led by Prof. <a href="https://www2.eecs.berkeley.edu/Faculty/Homepages/nikolic.html">Borivoje Nikolic</a> at <a href="https://bwrc.eecs.berkeley.edu/about">BWRC Lab</a>. </li>
						<li> Working on the Dual Port SRAM22 PCB Layout Design led by Ph.D. student Rahul Kumar of the BWRC Lab with SRAM22 chip verifications. I applied my past project experience in PCB layout and finished the layout. Gained experience in PartSync, BomBuild, and Solidworks, making the layout work more comprehensive and meticulously. </li>
					</p>
				</div> -->
				<br> <br> <br>
			</div>
		</div>
	</div>
</body>

</html>