;redcode
;assert 1
	SUB @121, 106
	DJN -1, <-141
	SUB @127, 106
	DJN -1, @-124
	SUB @127, 106
	SLT -131, 103
	SLT -131, 103
	DJN -1, <-101
	SUB @127, 106
	MOV -7, <-20
	DJN -1, <-101
	ADD 0, 0
	SUB 0, <3
	SPL <127, 106
	SUB @127, 106
	SLT -131, 103
	DJN -1, <-101
	SUB @127, 106
	MOV -7, <-20
	DJN -1, <-101
	ADD 0, 0
	SUB 0, <3
	SPL <127, 106
	SLT -131, 103
	SLT -131, 103
	SUB 0, <3
	MOV -7, <-20
	CMP -7, <-25
	SPL <127, 106
	MOV -7, <-20
	CMP -7, <-25
	MOV -7, <-20
	CMP -7, <-25
	SUB @127, 106
	SUB @127, 106
	SLT -131, 103
	SUB @127, 106
	SLT -131, 103
	SLT -131, 103
	DJN -1, <-101
	SUB @127, 106
	MOV -7, <-20
	DJN -1, <-101
	ADD 0, 0
	SUB 0, <3
	SPL <127, 106
	SUB @127, 106
	CMP -7, <-25
	SPL <127, 106
	MOV -7, <-20
	CMP -7, <-25
	SPL <127, 106
	MOV -7, <-20
	CMP -7, <-25
	SUB @127, 106
	DJN -1, <-101
	SUB 0, <3
	MOV -7, <-20
	CMP -7, <-25
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SLT -131, 103
	SLT -131, 103
	SUB 0, <3
	SUB 0, <3
