{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741189320945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741189320945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 16:42:00 2025 " "Processing started: Wed Mar  5 16:42:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741189320945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1741189320945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mst_bus -c mst_bus " "Command: quartus_sta mst_bus -c mst_bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1741189320945 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1741189321040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1741189321685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1741189321685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189321720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189321721 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1741189321812 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1741189324511 ""}
{ "Info" "ISTA_SDC_FOUND" "mst_bus.sdc " "Reading SDC File: 'mst_bus.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1741189324858 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1741189324914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189324919 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1741189324921 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1741189324932 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1741189325012 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741189325012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.133 " "Worst-case setup slack is -0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189325020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189325020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133              -0.795 fifoClk  " "   -0.133              -0.795 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189325020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189325020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189325037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189325037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 fifoClk  " "    0.215               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189325037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189325037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741189325043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741189325048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.850 " "Worst-case minimum pulse width slack is 3.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189325055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189325055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.850               0.000 fifoClk  " "    3.850               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189325055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189325055 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189325108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189325108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189325108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189325108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.120 ns " "Worst Case Available Settling Time: 12.120 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189325108 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189325108 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189325108 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.133 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.133" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189325128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.133 (VIOLATED) " "Path #1: Setup slack is -0.133 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RXF_N " "From Node    : RXF_N" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mst_pre_fet:i2_pref\|pref_len1\[2\] " "To Node      : mst_pre_fet:i2_pref\|pref_len1\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  RXF_N " "     7.000      7.000  F  iExt  RXF_N" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  RXF_N~input\|i " "     7.000      0.000 FF    IC  RXF_N~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.734      0.734 FF  CELL  RXF_N~input\|o " "     7.734      0.734 FF  CELL  RXF_N~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.282      4.548 FF    IC  i2_pref\|pref_len1\[1\]~0\|datac " "    12.282      4.548 FF    IC  i2_pref\|pref_len1\[1\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.723      0.441 FF  CELL  i2_pref\|pref_len1\[1\]~0\|combout " "    12.723      0.441 FF  CELL  i2_pref\|pref_len1\[1\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.916      0.193 FF    IC  i2_pref\|pref_len1\[2\]\|ena " "    12.916      0.193 FF    IC  i2_pref\|pref_len1\[2\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.466      0.550 FF  CELL  mst_pre_fet:i2_pref\|pref_len1\[2\] " "    13.466      0.550 FF  CELL  mst_pre_fet:i2_pref\|pref_len1\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.433      3.433  R        clock network delay " "    13.433      3.433  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.333     -0.100           clock uncertainty " "    13.333     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.333      0.000     uTsu  mst_pre_fet:i2_pref\|pref_len1\[2\] " "    13.333      0.000     uTsu  mst_pre_fet:i2_pref\|pref_len1\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.466 " "Data Arrival Time  :    13.466" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.333 " "Data Required Time :    13.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.133 (VIOLATED) " "Slack              :    -0.133 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189325128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189325148 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mst_fifo_ctl:i5_ctl\|fifolen0\[2\] " "From Node    : mst_fifo_ctl:i5_ctl\|fifolen0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mst_fifo_ctl:i5_ctl\|fifolen0\[2\] " "To Node      : mst_fifo_ctl:i5_ctl\|fifolen0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.446      3.446  R        clock network delay " "     3.446      3.446  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.446      0.000     uTco  mst_fifo_ctl:i5_ctl\|fifolen0\[2\] " "     3.446      0.000     uTco  mst_fifo_ctl:i5_ctl\|fifolen0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.446      0.000 FF  CELL  i5_ctl\|fifolen0\[2\]\|q " "     3.446      0.000 FF  CELL  i5_ctl\|fifolen0\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.630      0.184 FF    IC  i5_ctl\|Add8~57\|dataf " "     3.630      0.184 FF    IC  i5_ctl\|Add8~57\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.693      0.063 FR  CELL  i5_ctl\|Add8~57\|sumout " "     3.693      0.063 FR  CELL  i5_ctl\|Add8~57\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.693      0.000 RR    IC  i5_ctl\|fifolen0\[2\]\|d " "     3.693      0.000 RR    IC  i5_ctl\|fifolen0\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      0.057 RR  CELL  mst_fifo_ctl:i5_ctl\|fifolen0\[2\] " "     3.750      0.057 RR  CELL  mst_fifo_ctl:i5_ctl\|fifolen0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.781      3.781  R        clock network delay " "     3.781      3.781  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.535     -0.246           clock pessimism removed " "     3.535     -0.246           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.535      0.000           clock uncertainty " "     3.535      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.535      0.000      uTh  mst_fifo_ctl:i5_ctl\|fifolen0\[2\] " "     3.535      0.000      uTh  mst_fifo_ctl:i5_ctl\|fifolen0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.750 " "Data Arrival Time  :     3.750" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.535 " "Data Required Time :     3.535" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189325148 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189325148 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741189325149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1741189325284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1741189327491 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189327657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.151 " "Worst-case setup slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189327707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189327707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 fifoClk  " "    0.151               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189327707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189327707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.206 " "Worst-case hold slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189327724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189327724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 fifoClk  " "    0.206               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189327724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189327724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741189327731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741189327736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.801 " "Worst-case minimum pulse width slack is 3.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189327742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189327742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.801               0.000 fifoClk  " "    3.801               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189327742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189327742 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189327794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189327794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189327794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189327794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.225 ns " "Worst Case Available Settling Time: 12.225 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189327794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189327794 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189327794 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.151 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.151" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327811 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189327811 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.151  " "Path #1: Setup slack is 0.151 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RXF_N " "From Node    : RXF_N" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mst_pre_fet:i2_pref\|pref_len0\[1\] " "To Node      : mst_pre_fet:i2_pref\|pref_len0\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  RXF_N " "     7.000      7.000  F  iExt  RXF_N" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  RXF_N~input\|i " "     7.000      0.000 FF    IC  RXF_N~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.704      0.704 FF  CELL  RXF_N~input\|o " "     7.704      0.704 FF  CELL  RXF_N~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.118      4.414 FF    IC  i2_pref\|pref_len0\[1\]~1\|datad " "    12.118      4.414 FF    IC  i2_pref\|pref_len0\[1\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.598      0.480 FF  CELL  i2_pref\|pref_len0\[1\]~1\|combout " "    12.598      0.480 FF  CELL  i2_pref\|pref_len0\[1\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.756      0.158 FF    IC  i2_pref\|pref_len0\[1\]\|ena " "    12.756      0.158 FF    IC  i2_pref\|pref_len0\[1\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.266      0.510 FF  CELL  mst_pre_fet:i2_pref\|pref_len0\[1\] " "    13.266      0.510 FF  CELL  mst_pre_fet:i2_pref\|pref_len0\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.517      3.517  R        clock network delay " "    13.517      3.517  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.417     -0.100           clock uncertainty " "    13.417     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.417      0.000     uTsu  mst_pre_fet:i2_pref\|pref_len0\[1\] " "    13.417      0.000     uTsu  mst_pre_fet:i2_pref\|pref_len0\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.266 " "Data Arrival Time  :    13.266" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.417 " "Data Required Time :    13.417" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.151  " "Slack              :     0.151 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327812 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189327812 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.206 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.206" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189327828 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.206  " "Path #1: Hold slack is 0.206 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mst_fifo_ctl:i5_ctl\|fifolen3\[2\] " "From Node    : mst_fifo_ctl:i5_ctl\|fifolen3\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mst_fifo_ctl:i5_ctl\|fifolen3\[2\] " "To Node      : mst_fifo_ctl:i5_ctl\|fifolen3\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.514      3.514  R        clock network delay " "     3.514      3.514  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.514      0.000     uTco  mst_fifo_ctl:i5_ctl\|fifolen3\[2\] " "     3.514      0.000     uTco  mst_fifo_ctl:i5_ctl\|fifolen3\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.514      0.000 FF  CELL  i5_ctl\|fifolen3\[2\]\|q " "     3.514      0.000 FF  CELL  i5_ctl\|fifolen3\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.679      0.165 FF    IC  i5_ctl\|Add14~49\|dataf " "     3.679      0.165 FF    IC  i5_ctl\|Add14~49\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.747      0.068 FR  CELL  i5_ctl\|Add14~49\|sumout " "     3.747      0.068 FR  CELL  i5_ctl\|Add14~49\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.747      0.000 RR    IC  i5_ctl\|fifolen3\[2\]\|d " "     3.747      0.000 RR    IC  i5_ctl\|fifolen3\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      0.058 RR  CELL  mst_fifo_ctl:i5_ctl\|fifolen3\[2\] " "     3.805      0.058 RR  CELL  mst_fifo_ctl:i5_ctl\|fifolen3\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.832      3.832  R        clock network delay " "     3.832      3.832  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.599     -0.233           clock pessimism removed " "     3.599     -0.233           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.599      0.000           clock uncertainty " "     3.599      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.599      0.000      uTh  mst_fifo_ctl:i5_ctl\|fifolen3\[2\] " "     3.599      0.000      uTh  mst_fifo_ctl:i5_ctl\|fifolen3\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.805 " "Data Arrival Time  :     3.805" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.599 " "Data Required Time :     3.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.206  " "Slack              :     0.206 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189327828 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189327828 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1741189327829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1741189328061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1741189330194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189330355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.922 " "Worst-case setup slack is 0.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189330376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189330376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922               0.000 fifoClk  " "    0.922               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189330376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189330376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189330394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189330394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 fifoClk  " "    0.127               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189330394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189330394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741189330399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741189330405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.824 " "Worst-case minimum pulse width slack is 3.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189330410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189330410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.824               0.000 fifoClk  " "    3.824               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189330410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189330410 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189330461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189330461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189330461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189330461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.388 ns " "Worst Case Available Settling Time: 15.388 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189330461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189330461 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189330461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.922 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.922" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330479 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330479 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189330479 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.922  " "Path #1: Setup slack is 0.922 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RXF_N " "From Node    : RXF_N" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mst_pre_fet:i2_pref\|pref_len1\[2\] " "To Node      : mst_pre_fet:i2_pref\|pref_len1\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  RXF_N " "     7.000      7.000  F  iExt  RXF_N" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  RXF_N~input\|i " "     7.000      0.000 FF    IC  RXF_N~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.684      0.684 FF  CELL  RXF_N~input\|o " "     7.684      0.684 FF  CELL  RXF_N~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.308      2.624 FF    IC  i2_pref\|pref_len1\[1\]~0\|datac " "    10.308      2.624 FF    IC  i2_pref\|pref_len1\[1\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.514      0.206 FF  CELL  i2_pref\|pref_len1\[1\]~0\|combout " "    10.514      0.206 FF  CELL  i2_pref\|pref_len1\[1\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.634      0.120 FF    IC  i2_pref\|pref_len1\[2\]\|ena " "    10.634      0.120 FF    IC  i2_pref\|pref_len1\[2\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.873      0.239 FF  CELL  mst_pre_fet:i2_pref\|pref_len1\[2\] " "    10.873      0.239 FF  CELL  mst_pre_fet:i2_pref\|pref_len1\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.895      1.895  R        clock network delay " "    11.895      1.895  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.795     -0.100           clock uncertainty " "    11.795     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.795      0.000     uTsu  mst_pre_fet:i2_pref\|pref_len1\[2\] " "    11.795      0.000     uTsu  mst_pre_fet:i2_pref\|pref_len1\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.873 " "Data Arrival Time  :    10.873" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.795 " "Data Required Time :    11.795" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.922  " "Slack              :     0.922 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330480 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189330480 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.127 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.127" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189330496 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.127  " "Path #1: Hold slack is 0.127 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mst_fifo_ctl:i5_ctl\|fifolen0\[2\] " "From Node    : mst_fifo_ctl:i5_ctl\|fifolen0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mst_fifo_ctl:i5_ctl\|fifolen0\[2\] " "To Node      : mst_fifo_ctl:i5_ctl\|fifolen0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.910      1.910  R        clock network delay " "     1.910      1.910  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.910      0.000     uTco  mst_fifo_ctl:i5_ctl\|fifolen0\[2\] " "     1.910      0.000     uTco  mst_fifo_ctl:i5_ctl\|fifolen0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.910      0.000 FF  CELL  i5_ctl\|fifolen0\[2\]\|q " "     1.910      0.000 FF  CELL  i5_ctl\|fifolen0\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.017      0.107 FF    IC  i5_ctl\|Add8~57\|dataf " "     2.017      0.107 FF    IC  i5_ctl\|Add8~57\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.050      0.033 FR  CELL  i5_ctl\|Add8~57\|sumout " "     2.050      0.033 FR  CELL  i5_ctl\|Add8~57\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.050      0.000 RR    IC  i5_ctl\|fifolen0\[2\]\|d " "     2.050      0.000 RR    IC  i5_ctl\|fifolen0\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.075      0.025 RR  CELL  mst_fifo_ctl:i5_ctl\|fifolen0\[2\] " "     2.075      0.025 RR  CELL  mst_fifo_ctl:i5_ctl\|fifolen0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.070      2.070  R        clock network delay " "     2.070      2.070  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948     -0.122           clock pessimism removed " "     1.948     -0.122           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      0.000           clock uncertainty " "     1.948      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      0.000      uTh  mst_fifo_ctl:i5_ctl\|fifolen0\[2\] " "     1.948      0.000      uTh  mst_fifo_ctl:i5_ctl\|fifolen0\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.075 " "Data Arrival Time  :     2.075" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.948 " "Data Required Time :     1.948" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.127  " "Slack              :     0.127 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189330496 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189330496 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741189330498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1741189330749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1741189333058 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189333236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.027 " "Worst-case setup slack is 1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189333253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189333253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 fifoClk  " "    1.027               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189333253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189333253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189333270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189333270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 fifoClk  " "    0.117               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189333270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189333270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741189333276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741189333281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.814 " "Worst-case minimum pulse width slack is 3.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189333286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189333286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.814               0.000 fifoClk  " "    3.814               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741189333286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741189333286 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189333341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189333341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189333341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189333341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.784 ns " "Worst Case Available Settling Time: 15.784 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189333341 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1741189333341 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189333341 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.027 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.027" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189333359 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.027  " "Path #1: Setup slack is 1.027 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RXF_N " "From Node    : RXF_N" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mst_pre_fet:i2_pref\|pref_len1\[2\] " "To Node      : mst_pre_fet:i2_pref\|pref_len1\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  RXF_N " "     7.000      7.000  F  iExt  RXF_N" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  RXF_N~input\|i " "     7.000      0.000 FF    IC  RXF_N~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.677      0.677 FF  CELL  RXF_N~input\|o " "     7.677      0.677 FF  CELL  RXF_N~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.199      2.522 FF    IC  i2_pref\|pref_len1\[1\]~0\|datac " "    10.199      2.522 FF    IC  i2_pref\|pref_len1\[1\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.406      0.207 FF  CELL  i2_pref\|pref_len1\[1\]~0\|combout " "    10.406      0.207 FF  CELL  i2_pref\|pref_len1\[1\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.507      0.101 FF    IC  i2_pref\|pref_len1\[2\]\|ena " "    10.507      0.101 FF    IC  i2_pref\|pref_len1\[2\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.721      0.214 FF  CELL  mst_pre_fet:i2_pref\|pref_len1\[2\] " "    10.721      0.214 FF  CELL  mst_pre_fet:i2_pref\|pref_len1\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.848      1.848  R        clock network delay " "    11.848      1.848  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.748     -0.100           clock uncertainty " "    11.748     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.748      0.000     uTsu  mst_pre_fet:i2_pref\|pref_len1\[2\] " "    11.748      0.000     uTsu  mst_pre_fet:i2_pref\|pref_len1\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.721 " "Data Arrival Time  :    10.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.748 " "Data Required Time :    11.748" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.027  " "Slack              :     1.027 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333359 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189333359 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.117 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.117" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189333376 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.117  " "Path #1: Hold slack is 0.117 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mst_fifo_ctl:i5_ctl\|fifolen3\[2\] " "From Node    : mst_fifo_ctl:i5_ctl\|fifolen3\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mst_fifo_ctl:i5_ctl\|fifolen3\[2\] " "To Node      : mst_fifo_ctl:i5_ctl\|fifolen3\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.858      1.858  R        clock network delay " "     1.858      1.858  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.858      0.000     uTco  mst_fifo_ctl:i5_ctl\|fifolen3\[2\] " "     1.858      0.000     uTco  mst_fifo_ctl:i5_ctl\|fifolen3\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.858      0.000 FF  CELL  i5_ctl\|fifolen3\[2\]\|q " "     1.858      0.000 FF  CELL  i5_ctl\|fifolen3\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.951      0.093 FF    IC  i5_ctl\|Add14~49\|dataf " "     1.951      0.093 FF    IC  i5_ctl\|Add14~49\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.984      0.033 FR  CELL  i5_ctl\|Add14~49\|sumout " "     1.984      0.033 FR  CELL  i5_ctl\|Add14~49\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.984      0.000 RR    IC  i5_ctl\|fifolen3\[2\]\|d " "     1.984      0.000 RR    IC  i5_ctl\|fifolen3\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.008      0.024 RR  CELL  mst_fifo_ctl:i5_ctl\|fifolen3\[2\] " "     2.008      0.024 RR  CELL  mst_fifo_ctl:i5_ctl\|fifolen3\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.014      2.014  R        clock network delay " "     2.014      2.014  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.891     -0.123           clock pessimism removed " "     1.891     -0.123           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.891      0.000           clock uncertainty " "     1.891      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.891      0.000      uTh  mst_fifo_ctl:i5_ctl\|fifolen3\[2\] " "     1.891      0.000      uTh  mst_fifo_ctl:i5_ctl\|fifolen3\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.008 " "Data Arrival Time  :     2.008" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.891 " "Data Required Time :     1.891" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.117  " "Slack              :     0.117 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1741189333376 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741189333376 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741189334800 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741189334808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5568 " "Peak virtual memory: 5568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741189335014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  5 16:42:15 2025 " "Processing ended: Wed Mar  5 16:42:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741189335014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741189335014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741189335014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1741189335014 ""}
