ARM GAS  /tmp/ccsiq1u3.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.CL_printMsg,"ax",%progbits
  18              		.align	1
  19              		.global	CL_printMsg
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	CL_printMsg:
  25              	.LVL0:
  26              	.LFB68:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usart.h"
  22:Core/Src/main.c **** #include "gpio.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** #include "stdbool.h"
  27:Core/Src/main.c **** #include "stdio.h"
  28:Core/Src/main.c **** #include "stdint.h"
  29:Core/Src/main.c **** #include "stdarg.h"
  30:Core/Src/main.c **** #include "string.h"
  31:Core/Src/main.c **** #include "stm32f1xx.h"
ARM GAS  /tmp/ccsiq1u3.s 			page 2


  32:Core/Src/main.c **** //import lib needed to use srand and rand
  33:Core/Src/main.c **** #include "stdlib.h"
  34:Core/Src/main.c **** #include "tinyKernel.h"
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** uint32_t task0Counter = 0;
  38:Core/Src/main.c **** uint32_t task1Counter = 0;
  39:Core/Src/main.c **** uint32_t task2Counter = 0;
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** uint8_t LED_ARRAY[144][4] = {0};
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** void SystemClock_Config(void);
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** void CL_printMsg(char *msg, ...)
  47:Core/Src/main.c **** {	
  28              		.loc 1 47 1 view -0
  29              		.cfi_startproc
  30              		@ args = 4, pretend = 16, frame = 88
  31              		@ frame_needed = 0, uses_anonymous_args = 1
  32              		.loc 1 47 1 is_stmt 0 view .LVU1
  33 0000 0FB4     		push	{r0, r1, r2, r3}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 0, -16
  37              		.cfi_offset 1, -12
  38              		.cfi_offset 2, -8
  39              		.cfi_offset 3, -4
  40 0002 10B5     		push	{r4, lr}
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 24
  43              		.cfi_offset 4, -24
  44              		.cfi_offset 14, -20
  45 0004 96B0     		sub	sp, sp, #88
  46              	.LCFI2:
  47              		.cfi_def_cfa_offset 112
  48 0006 18AA     		add	r2, sp, #96
  49 0008 52F8041B 		ldr	r1, [r2], #4
  48:Core/Src/main.c **** 	char buff[80];	
  50              		.loc 1 48 2 is_stmt 1 view .LVU2
  49:Core/Src/main.c **** 	va_list args;
  51              		.loc 1 49 2 view .LVU3
  50:Core/Src/main.c **** 	va_start(args, msg);
  52              		.loc 1 50 2 view .LVU4
  53 000c 0192     		str	r2, [sp, #4]
  51:Core/Src/main.c **** 	vsprintf(buff, msg, args);
  54              		.loc 1 51 2 view .LVU5
  55 000e 02A8     		add	r0, sp, #8
  56 0010 FFF7FEFF 		bl	vsprintf
  57              	.LVL1:
  52:Core/Src/main.c **** 		
  53:Core/Src/main.c **** 	for (int i = 0; i < strlen(buff); i++)
  58              		.loc 1 53 2 view .LVU6
  59              	.LBB4:
  60              		.loc 1 53 7 view .LVU7
  61              		.loc 1 53 11 is_stmt 0 view .LVU8
  62 0014 0024     		movs	r4, #0
ARM GAS  /tmp/ccsiq1u3.s 			page 3


  63              		.loc 1 53 2 view .LVU9
  64 0016 0CE0     		b	.L2
  65              	.LVL2:
  66              	.L4:
  54:Core/Src/main.c **** 	{		
  55:Core/Src/main.c **** 		USART1->DR = buff[i];
  67              		.loc 1 55 3 is_stmt 1 view .LVU10
  68              		.loc 1 55 20 is_stmt 0 view .LVU11
  69 0018 04F15803 		add	r3, r4, #88
  70 001c 6B44     		add	r3, sp, r3
  71 001e 13F8502C 		ldrb	r2, [r3, #-80]	@ zero_extendqisi2
  72              		.loc 1 55 14 view .LVU12
  73 0022 0B4B     		ldr	r3, .L7
  74 0024 5A60     		str	r2, [r3, #4]
  56:Core/Src/main.c **** 		while( !( USART1->SR & USART_SR_TXE )  );
  75              		.loc 1 56 3 is_stmt 1 view .LVU13
  76              	.L3:
  77              		.loc 1 56 43 discriminator 1 view .LVU14
  78              		.loc 1 56 8 discriminator 1 view .LVU15
  79              		.loc 1 56 19 is_stmt 0 discriminator 1 view .LVU16
  80 0026 0A4B     		ldr	r3, .L7
  81 0028 1B68     		ldr	r3, [r3]
  82              		.loc 1 56 8 discriminator 1 view .LVU17
  83 002a 13F0800F 		tst	r3, #128
  84 002e FAD0     		beq	.L3
  53:Core/Src/main.c **** 	{		
  85              		.loc 1 53 36 is_stmt 1 discriminator 2 view .LVU18
  53:Core/Src/main.c **** 	{		
  86              		.loc 1 53 37 is_stmt 0 discriminator 2 view .LVU19
  87 0030 0134     		adds	r4, r4, #1
  88              	.LVL3:
  89              	.L2:
  53:Core/Src/main.c **** 	{		
  90              		.loc 1 53 18 is_stmt 1 discriminator 1 view .LVU20
  53:Core/Src/main.c **** 	{		
  91              		.loc 1 53 22 is_stmt 0 discriminator 1 view .LVU21
  92 0032 02A8     		add	r0, sp, #8
  93 0034 FFF7FEFF 		bl	strlen
  94              	.LVL4:
  53:Core/Src/main.c **** 	{		
  95              		.loc 1 53 2 discriminator 1 view .LVU22
  96 0038 A042     		cmp	r0, r4
  97 003a EDD8     		bhi	.L4
  98              	.L5:
  99              	.LBE4:
  57:Core/Src/main.c **** 	}		
  58:Core/Src/main.c **** 		
  59:Core/Src/main.c **** 	while (!(USART1->SR & USART_SR_TC));		
 100              		.loc 1 59 37 is_stmt 1 discriminator 1 view .LVU23
 101              		.loc 1 59 8 discriminator 1 view .LVU24
 102              		.loc 1 59 17 is_stmt 0 discriminator 1 view .LVU25
 103 003c 044B     		ldr	r3, .L7
 104 003e 1B68     		ldr	r3, [r3]
 105              		.loc 1 59 8 discriminator 1 view .LVU26
 106 0040 13F0400F 		tst	r3, #64
 107 0044 FAD0     		beq	.L5
  60:Core/Src/main.c **** }
ARM GAS  /tmp/ccsiq1u3.s 			page 4


 108              		.loc 1 60 1 view .LVU27
 109 0046 16B0     		add	sp, sp, #88
 110              	.LCFI3:
 111              		.cfi_def_cfa_offset 24
 112              		@ sp needed
 113 0048 BDE81040 		pop	{r4, lr}
 114              	.LCFI4:
 115              		.cfi_restore 14
 116              		.cfi_restore 4
 117              		.cfi_def_cfa_offset 16
 118              	.LVL5:
 119              		.loc 1 60 1 view .LVU28
 120 004c 04B0     		add	sp, sp, #16
 121              	.LCFI5:
 122              		.cfi_restore 3
 123              		.cfi_restore 2
 124              		.cfi_restore 1
 125              		.cfi_restore 0
 126              		.cfi_def_cfa_offset 0
 127 004e 7047     		bx	lr
 128              	.L8:
 129              		.align	2
 130              	.L7:
 131 0050 00380140 		.word	1073821696
 132              		.cfi_endproc
 133              	.LFE68:
 135              		.section	.rodata.task_0.str1.4,"aMS",%progbits,1
 136              		.align	2
 137              	.LC0:
 138 0000 496E2074 		.ascii	"In task 0\015\012\000"
 138      61736B20 
 138      300D0A00 
 139              		.section	.text.task_0,"ax",%progbits
 140              		.align	1
 141              		.global	task_0
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 146              	task_0:
 147              	.LFB69:
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** void task_0(void)
  63:Core/Src/main.c **** {
 148              		.loc 1 63 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ Volatile: function does not return.
 151              		@ args = 0, pretend = 0, frame = 8
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 00B5     		push	{lr}
 154              	.LCFI6:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
 157 0002 83B0     		sub	sp, sp, #12
 158              	.LCFI7:
 159              		.cfi_def_cfa_offset 16
  64:Core/Src/main.c ****   volatile int i = 0;
 160              		.loc 1 64 3 view .LVU30
ARM GAS  /tmp/ccsiq1u3.s 			page 5


 161              		.loc 1 64 16 is_stmt 0 view .LVU31
 162 0004 0023     		movs	r3, #0
 163 0006 0193     		str	r3, [sp, #4]
 164              	.L10:
  65:Core/Src/main.c ****   while(1)
 165              		.loc 1 65 3 is_stmt 1 discriminator 1 view .LVU32
  66:Core/Src/main.c ****   {
  67:Core/Src/main.c ****     task0Counter++;
 166              		.loc 1 67 5 discriminator 1 view .LVU33
 167              		.loc 1 67 17 is_stmt 0 discriminator 1 view .LVU34
 168 0008 044A     		ldr	r2, .L12
 169 000a 1368     		ldr	r3, [r2]
 170 000c 0133     		adds	r3, r3, #1
 171 000e 1360     		str	r3, [r2]
  68:Core/Src/main.c ****     CL_printMsg("In task 0\r\n");
 172              		.loc 1 68 5 is_stmt 1 discriminator 1 view .LVU35
 173 0010 0348     		ldr	r0, .L12+4
 174 0012 FFF7FEFF 		bl	CL_printMsg
 175              	.LVL6:
  69:Core/Src/main.c ****     // delay using for loop
  70:Core/Src/main.c ****     tos_KernelYield();
 176              		.loc 1 70 5 discriminator 1 view .LVU36
 177 0016 FFF7FEFF 		bl	tos_KernelYield
 178              	.LVL7:
  65:Core/Src/main.c ****   {
 179              		.loc 1 65 8 discriminator 1 view .LVU37
 180 001a F5E7     		b	.L10
 181              	.L13:
 182              		.align	2
 183              	.L12:
 184 001c 00000000 		.word	.LANCHOR0
 185 0020 00000000 		.word	.LC0
 186              		.cfi_endproc
 187              	.LFE69:
 189              		.section	.rodata.task_1.str1.4,"aMS",%progbits,1
 190              		.align	2
 191              	.LC1:
 192 0000 496E2074 		.ascii	"In task 1\015\012\000"
 192      61736B20 
 192      310D0A00 
 193              		.section	.text.task_1,"ax",%progbits
 194              		.align	1
 195              		.global	task_1
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 200              	task_1:
 201              	.LFB70:
  71:Core/Src/main.c ****     
  72:Core/Src/main.c ****     
  73:Core/Src/main.c ****   }
  74:Core/Src/main.c **** }
  75:Core/Src/main.c **** void task_1(void)
  76:Core/Src/main.c **** {
 202              		.loc 1 76 1 view -0
 203              		.cfi_startproc
 204              		@ Volatile: function does not return.
ARM GAS  /tmp/ccsiq1u3.s 			page 6


 205              		@ args = 0, pretend = 0, frame = 8
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207 0000 00B5     		push	{lr}
 208              	.LCFI8:
 209              		.cfi_def_cfa_offset 4
 210              		.cfi_offset 14, -4
 211 0002 83B0     		sub	sp, sp, #12
 212              	.LCFI9:
 213              		.cfi_def_cfa_offset 16
  77:Core/Src/main.c ****   volatile int i = 0;
 214              		.loc 1 77 3 view .LVU39
 215              		.loc 1 77 16 is_stmt 0 view .LVU40
 216 0004 0023     		movs	r3, #0
 217 0006 0193     		str	r3, [sp, #4]
 218              	.L15:
  78:Core/Src/main.c ****   while(1)
 219              		.loc 1 78 3 is_stmt 1 discriminator 1 view .LVU41
  79:Core/Src/main.c ****   {
  80:Core/Src/main.c ****     task1Counter++;
 220              		.loc 1 80 5 discriminator 1 view .LVU42
 221              		.loc 1 80 17 is_stmt 0 discriminator 1 view .LVU43
 222 0008 044A     		ldr	r2, .L17
 223 000a 1368     		ldr	r3, [r2]
 224 000c 0133     		adds	r3, r3, #1
 225 000e 1360     		str	r3, [r2]
  81:Core/Src/main.c ****     CL_printMsg("In task 1\r\n");
 226              		.loc 1 81 5 is_stmt 1 discriminator 1 view .LVU44
 227 0010 0348     		ldr	r0, .L17+4
 228 0012 FFF7FEFF 		bl	CL_printMsg
 229              	.LVL8:
  82:Core/Src/main.c ****     // delay using for loop
  83:Core/Src/main.c ****     tos_KernelYield();    
 230              		.loc 1 83 5 discriminator 1 view .LVU45
 231 0016 FFF7FEFF 		bl	tos_KernelYield
 232              	.LVL9:
  78:Core/Src/main.c ****   {
 233              		.loc 1 78 8 discriminator 1 view .LVU46
 234 001a F5E7     		b	.L15
 235              	.L18:
 236              		.align	2
 237              	.L17:
 238 001c 00000000 		.word	.LANCHOR1
 239 0020 00000000 		.word	.LC1
 240              		.cfi_endproc
 241              	.LFE70:
 243              		.section	.rodata.task_2.str1.4,"aMS",%progbits,1
 244              		.align	2
 245              	.LC2:
 246 0000 496E2074 		.ascii	"In task 2\015\012\000"
 246      61736B20 
 246      320D0A00 
 247              		.section	.text.task_2,"ax",%progbits
 248              		.align	1
 249              		.global	task_2
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
ARM GAS  /tmp/ccsiq1u3.s 			page 7


 254              	task_2:
 255              	.LFB71:
  84:Core/Src/main.c ****   }
  85:Core/Src/main.c **** }
  86:Core/Src/main.c **** void task_2(void)
  87:Core/Src/main.c **** {
 256              		.loc 1 87 1 view -0
 257              		.cfi_startproc
 258              		@ Volatile: function does not return.
 259              		@ args = 0, pretend = 0, frame = 8
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261 0000 00B5     		push	{lr}
 262              	.LCFI10:
 263              		.cfi_def_cfa_offset 4
 264              		.cfi_offset 14, -4
 265 0002 83B0     		sub	sp, sp, #12
 266              	.LCFI11:
 267              		.cfi_def_cfa_offset 16
  88:Core/Src/main.c ****   volatile int i = 0;
 268              		.loc 1 88 3 view .LVU48
 269              		.loc 1 88 16 is_stmt 0 view .LVU49
 270 0004 0023     		movs	r3, #0
 271 0006 0193     		str	r3, [sp, #4]
 272              	.L22:
  89:Core/Src/main.c ****   while(1)
 273              		.loc 1 89 3 is_stmt 1 view .LVU50
  90:Core/Src/main.c ****   {
  91:Core/Src/main.c ****     task2Counter++;
 274              		.loc 1 91 5 view .LVU51
 275              		.loc 1 91 17 is_stmt 0 view .LVU52
 276 0008 084A     		ldr	r2, .L24
 277 000a 1368     		ldr	r3, [r2]
 278 000c 0133     		adds	r3, r3, #1
 279 000e 1360     		str	r3, [r2]
  92:Core/Src/main.c ****     CL_printMsg("In task 2\r\n");
 280              		.loc 1 92 5 is_stmt 1 view .LVU53
 281 0010 0748     		ldr	r0, .L24+4
 282 0012 FFF7FEFF 		bl	CL_printMsg
 283              	.LVL10:
  93:Core/Src/main.c ****     // delay using for loop
  94:Core/Src/main.c ****     for (i = 0; i < 1000000; i++);
 284              		.loc 1 94 5 view .LVU54
 285              		.loc 1 94 12 is_stmt 0 view .LVU55
 286 0016 0023     		movs	r3, #0
 287 0018 0193     		str	r3, [sp, #4]
 288              	.L20:
 289              		.loc 1 94 17 is_stmt 1 discriminator 1 view .LVU56
 290              		.loc 1 94 19 is_stmt 0 discriminator 1 view .LVU57
 291 001a 019A     		ldr	r2, [sp, #4]
 292              		.loc 1 94 5 discriminator 1 view .LVU58
 293 001c 054B     		ldr	r3, .L24+8
 294 001e 9A42     		cmp	r2, r3
 295 0020 F2DC     		bgt	.L22
 296              		.loc 1 94 34 is_stmt 1 discriminator 3 view .LVU59
 297              		.loc 1 94 30 discriminator 3 view .LVU60
 298              		.loc 1 94 31 is_stmt 0 discriminator 3 view .LVU61
 299 0022 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccsiq1u3.s 			page 8


 300 0024 0133     		adds	r3, r3, #1
 301 0026 0193     		str	r3, [sp, #4]
 302 0028 F7E7     		b	.L20
 303              	.L25:
 304 002a 00BF     		.align	2
 305              	.L24:
 306 002c 00000000 		.word	.LANCHOR2
 307 0030 00000000 		.word	.LC2
 308 0034 3F420F00 		.word	999999
 309              		.cfi_endproc
 310              	.LFE71:
 312              		.section	.text.Error_Handler,"ax",%progbits
 313              		.align	1
 314              		.global	Error_Handler
 315              		.syntax unified
 316              		.thumb
 317              		.thumb_func
 319              	Error_Handler:
 320              	.LFB74:
  95:Core/Src/main.c ****   }
  96:Core/Src/main.c **** }
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** int main(void)
  99:Core/Src/main.c **** {
 100:Core/Src/main.c ****   SystemClock_Config();
 101:Core/Src/main.c ****   MX_GPIO_Init();
 102:Core/Src/main.c ****  
 103:Core/Src/main.c ****   MX_USART1_UART_Init();
 104:Core/Src/main.c ****     printf("Starting RTOS\n");
 105:Core/Src/main.c ****     tos_KernelAddThread(task_0,task_1,task_2);
 106:Core/Src/main.c ****     tos_KernelStart(1000);
 107:Core/Src/main.c ****   
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     while (1) {
 112:Core/Src/main.c ****       // should never get here
 113:Core/Src/main.c ****     }
 114:Core/Src/main.c **** }
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** /**
 117:Core/Src/main.c ****   * @brief System Clock Configuration
 118:Core/Src/main.c ****   * @retval None
 119:Core/Src/main.c ****   */
 120:Core/Src/main.c **** void SystemClock_Config(void)
 121:Core/Src/main.c **** {
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 126:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  /tmp/ccsiq1u3.s 			page 9


 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 135:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 136:Core/Src/main.c ****   {
 137:Core/Src/main.c ****     Error_Handler();
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 141:Core/Src/main.c ****   */
 142:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 143:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****     Error_Handler();
 152:Core/Src/main.c ****   }
 153:Core/Src/main.c **** }
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /* USER CODE END 4 */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** /**
 160:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 161:Core/Src/main.c ****   * @retval None
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c **** void Error_Handler(void)
 164:Core/Src/main.c **** {
 321              		.loc 1 164 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ Volatile: function does not return.
 324              		@ args = 0, pretend = 0, frame = 0
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326              		@ link register save eliminated.
 165:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 166:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 167:Core/Src/main.c ****   __disable_irq();
 327              		.loc 1 167 3 view .LVU63
 328              	.LBB5:
 329              	.LBI5:
 330              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  /tmp/ccsiq1u3.s 			page 10


  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccsiq1u3.s 			page 11


  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  /tmp/ccsiq1u3.s 			page 12


 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 331              		.loc 2 140 27 view .LVU64
 332              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 333              		.loc 2 142 3 view .LVU65
 334              		.syntax unified
 335              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 336 0000 72B6     		cpsid i
 337              	@ 0 "" 2
 338              		.thumb
 339              		.syntax unified
 340              	.L27:
 341              	.LBE6:
 342              	.LBE5:
 168:Core/Src/main.c ****   while (1)
 343              		.loc 1 168 3 discriminator 1 view .LVU66
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****   }
 344              		.loc 1 170 3 discriminator 1 view .LVU67
 168:Core/Src/main.c ****   while (1)
 345              		.loc 1 168 9 discriminator 1 view .LVU68
 346 0002 FEE7     		b	.L27
 347              		.cfi_endproc
 348              	.LFE74:
 350              		.section	.text.SystemClock_Config,"ax",%progbits
 351              		.align	1
 352              		.global	SystemClock_Config
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 357              	SystemClock_Config:
 358              	.LFB73:
 121:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 359              		.loc 1 121 1 view -0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 64
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363 0000 00B5     		push	{lr}
 364              	.LCFI12:
 365              		.cfi_def_cfa_offset 4
 366              		.cfi_offset 14, -4
 367 0002 91B0     		sub	sp, sp, #68
 368              	.LCFI13:
ARM GAS  /tmp/ccsiq1u3.s 			page 13


 369              		.cfi_def_cfa_offset 72
 122:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 370              		.loc 1 122 3 view .LVU70
 122:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 371              		.loc 1 122 22 is_stmt 0 view .LVU71
 372 0004 2822     		movs	r2, #40
 373 0006 0021     		movs	r1, #0
 374 0008 06A8     		add	r0, sp, #24
 375 000a FFF7FEFF 		bl	memset
 376              	.LVL11:
 123:Core/Src/main.c **** 
 377              		.loc 1 123 3 is_stmt 1 view .LVU72
 123:Core/Src/main.c **** 
 378              		.loc 1 123 22 is_stmt 0 view .LVU73
 379 000e 0023     		movs	r3, #0
 380 0010 0193     		str	r3, [sp, #4]
 381 0012 0293     		str	r3, [sp, #8]
 382 0014 0393     		str	r3, [sp, #12]
 383 0016 0493     		str	r3, [sp, #16]
 384 0018 0593     		str	r3, [sp, #20]
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 385              		.loc 1 128 3 is_stmt 1 view .LVU74
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 386              		.loc 1 128 36 is_stmt 0 view .LVU75
 387 001a 0122     		movs	r2, #1
 388 001c 0692     		str	r2, [sp, #24]
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 389              		.loc 1 129 3 is_stmt 1 view .LVU76
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 390              		.loc 1 129 30 is_stmt 0 view .LVU77
 391 001e 4FF48033 		mov	r3, #65536
 392 0022 0793     		str	r3, [sp, #28]
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 393              		.loc 1 130 3 is_stmt 1 view .LVU78
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 394              		.loc 1 131 3 view .LVU79
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 395              		.loc 1 131 30 is_stmt 0 view .LVU80
 396 0024 0A92     		str	r2, [sp, #40]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 397              		.loc 1 132 3 is_stmt 1 view .LVU81
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 398              		.loc 1 132 34 is_stmt 0 view .LVU82
 399 0026 0222     		movs	r2, #2
 400 0028 0D92     		str	r2, [sp, #52]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 401              		.loc 1 133 3 is_stmt 1 view .LVU83
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 402              		.loc 1 133 35 is_stmt 0 view .LVU84
 403 002a 0E93     		str	r3, [sp, #56]
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 404              		.loc 1 134 3 is_stmt 1 view .LVU85
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 405              		.loc 1 134 32 is_stmt 0 view .LVU86
 406 002c 4FF4E013 		mov	r3, #1835008
 407 0030 0F93     		str	r3, [sp, #60]
 135:Core/Src/main.c ****   {
ARM GAS  /tmp/ccsiq1u3.s 			page 14


 408              		.loc 1 135 3 is_stmt 1 view .LVU87
 135:Core/Src/main.c ****   {
 409              		.loc 1 135 7 is_stmt 0 view .LVU88
 410 0032 06A8     		add	r0, sp, #24
 411 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 412              	.LVL12:
 135:Core/Src/main.c ****   {
 413              		.loc 1 135 6 view .LVU89
 414 0038 80B9     		cbnz	r0, .L32
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 415              		.loc 1 142 3 is_stmt 1 view .LVU90
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 416              		.loc 1 142 31 is_stmt 0 view .LVU91
 417 003a 0F23     		movs	r3, #15
 418 003c 0193     		str	r3, [sp, #4]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 419              		.loc 1 144 3 is_stmt 1 view .LVU92
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 420              		.loc 1 144 34 is_stmt 0 view .LVU93
 421 003e 0221     		movs	r1, #2
 422 0040 0291     		str	r1, [sp, #8]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 423              		.loc 1 145 3 is_stmt 1 view .LVU94
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 424              		.loc 1 145 35 is_stmt 0 view .LVU95
 425 0042 0023     		movs	r3, #0
 426 0044 0393     		str	r3, [sp, #12]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 427              		.loc 1 146 3 is_stmt 1 view .LVU96
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 428              		.loc 1 146 36 is_stmt 0 view .LVU97
 429 0046 4FF48062 		mov	r2, #1024
 430 004a 0492     		str	r2, [sp, #16]
 147:Core/Src/main.c **** 
 431              		.loc 1 147 3 is_stmt 1 view .LVU98
 147:Core/Src/main.c **** 
 432              		.loc 1 147 36 is_stmt 0 view .LVU99
 433 004c 0593     		str	r3, [sp, #20]
 149:Core/Src/main.c ****   {
 434              		.loc 1 149 3 is_stmt 1 view .LVU100
 149:Core/Src/main.c ****   {
 435              		.loc 1 149 7 is_stmt 0 view .LVU101
 436 004e 01A8     		add	r0, sp, #4
 437 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 438              	.LVL13:
 149:Core/Src/main.c ****   {
 439              		.loc 1 149 6 view .LVU102
 440 0054 20B9     		cbnz	r0, .L33
 153:Core/Src/main.c **** 
 441              		.loc 1 153 1 view .LVU103
 442 0056 11B0     		add	sp, sp, #68
 443              	.LCFI14:
 444              		.cfi_remember_state
 445              		.cfi_def_cfa_offset 4
 446              		@ sp needed
 447 0058 5DF804FB 		ldr	pc, [sp], #4
 448              	.L32:
ARM GAS  /tmp/ccsiq1u3.s 			page 15


 449              	.LCFI15:
 450              		.cfi_restore_state
 137:Core/Src/main.c ****   }
 451              		.loc 1 137 5 is_stmt 1 view .LVU104
 452 005c FFF7FEFF 		bl	Error_Handler
 453              	.LVL14:
 454              	.L33:
 151:Core/Src/main.c ****   }
 455              		.loc 1 151 5 view .LVU105
 456 0060 FFF7FEFF 		bl	Error_Handler
 457              	.LVL15:
 458              		.cfi_endproc
 459              	.LFE73:
 461              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 462              		.align	2
 463              	.LC3:
 464 0000 53746172 		.ascii	"Starting RTOS\000"
 464      74696E67 
 464      2052544F 
 464      5300
 465              		.section	.text.main,"ax",%progbits
 466              		.align	1
 467              		.global	main
 468              		.syntax unified
 469              		.thumb
 470              		.thumb_func
 472              	main:
 473              	.LFB72:
  99:Core/Src/main.c ****   SystemClock_Config();
 474              		.loc 1 99 1 view -0
 475              		.cfi_startproc
 476              		@ Volatile: function does not return.
 477              		@ args = 0, pretend = 0, frame = 0
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 479 0000 08B5     		push	{r3, lr}
 480              	.LCFI16:
 481              		.cfi_def_cfa_offset 8
 482              		.cfi_offset 3, -8
 483              		.cfi_offset 14, -4
 100:Core/Src/main.c ****   MX_GPIO_Init();
 484              		.loc 1 100 3 view .LVU107
 485 0002 FFF7FEFF 		bl	SystemClock_Config
 486              	.LVL16:
 101:Core/Src/main.c ****  
 487              		.loc 1 101 3 view .LVU108
 488 0006 FFF7FEFF 		bl	MX_GPIO_Init
 489              	.LVL17:
 103:Core/Src/main.c ****     printf("Starting RTOS\n");
 490              		.loc 1 103 3 view .LVU109
 491 000a FFF7FEFF 		bl	MX_USART1_UART_Init
 492              	.LVL18:
 104:Core/Src/main.c ****     tos_KernelAddThread(task_0,task_1,task_2);
 493              		.loc 1 104 5 view .LVU110
 494 000e 0648     		ldr	r0, .L37
 495 0010 FFF7FEFF 		bl	puts
 496              	.LVL19:
 105:Core/Src/main.c ****     tos_KernelStart(1000);
ARM GAS  /tmp/ccsiq1u3.s 			page 16


 497              		.loc 1 105 5 view .LVU111
 498 0014 054A     		ldr	r2, .L37+4
 499 0016 0649     		ldr	r1, .L37+8
 500 0018 0648     		ldr	r0, .L37+12
 501 001a FFF7FEFF 		bl	tos_KernelAddThread
 502              	.LVL20:
 106:Core/Src/main.c ****   
 503              		.loc 1 106 5 view .LVU112
 504 001e 4FF47A70 		mov	r0, #1000
 505 0022 FFF7FEFF 		bl	tos_KernelStart
 506              	.LVL21:
 507              	.L35:
 111:Core/Src/main.c ****       // should never get here
 508              		.loc 1 111 5 discriminator 1 view .LVU113
 113:Core/Src/main.c **** }
 509              		.loc 1 113 5 discriminator 1 view .LVU114
 111:Core/Src/main.c ****       // should never get here
 510              		.loc 1 111 11 discriminator 1 view .LVU115
 511 0026 FEE7     		b	.L35
 512              	.L38:
 513              		.align	2
 514              	.L37:
 515 0028 00000000 		.word	.LC3
 516 002c 00000000 		.word	task_2
 517 0030 00000000 		.word	task_1
 518 0034 00000000 		.word	task_0
 519              		.cfi_endproc
 520              	.LFE72:
 522              		.global	LED_ARRAY
 523              		.global	task2Counter
 524              		.global	task1Counter
 525              		.global	task0Counter
 526              		.section	.bss.LED_ARRAY,"aw",%nobits
 527              		.align	2
 530              	LED_ARRAY:
 531 0000 00000000 		.space	576
 531      00000000 
 531      00000000 
 531      00000000 
 531      00000000 
 532              		.section	.bss.task0Counter,"aw",%nobits
 533              		.align	2
 534              		.set	.LANCHOR0,. + 0
 537              	task0Counter:
 538 0000 00000000 		.space	4
 539              		.section	.bss.task1Counter,"aw",%nobits
 540              		.align	2
 541              		.set	.LANCHOR1,. + 0
 544              	task1Counter:
 545 0000 00000000 		.space	4
 546              		.section	.bss.task2Counter,"aw",%nobits
 547              		.align	2
 548              		.set	.LANCHOR2,. + 0
 551              	task2Counter:
 552 0000 00000000 		.space	4
 553              		.text
 554              	.Letext0:
ARM GAS  /tmp/ccsiq1u3.s 			page 17


 555              		.file 3 "/home/eddie/arm/arm_tools/arm-none-eabi/include/machine/_default_types.h"
 556              		.file 4 "/home/eddie/arm/arm_tools/arm-none-eabi/include/sys/_stdint.h"
 557              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 558              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 559              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 560              		.file 8 "/home/eddie/arm/arm_tools/lib/gcc/arm-none-eabi/10.3.1/include/stdarg.h"
 561              		.file 9 "/home/eddie/arm/arm_tools/arm-none-eabi/include/stdio.h"
 562              		.file 10 "Core/Inc/gpio.h"
 563              		.file 11 "Core/Inc/usart.h"
 564              		.file 12 "<built-in>"
 565              		.file 13 "Core/Inc/tinyKernel.h"
 566              		.file 14 "/home/eddie/arm/arm_tools/arm-none-eabi/include/string.h"
 567              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
ARM GAS  /tmp/ccsiq1u3.s 			page 18


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccsiq1u3.s:18     .text.CL_printMsg:0000000000000000 $t
     /tmp/ccsiq1u3.s:24     .text.CL_printMsg:0000000000000000 CL_printMsg
     /tmp/ccsiq1u3.s:131    .text.CL_printMsg:0000000000000050 $d
     /tmp/ccsiq1u3.s:136    .rodata.task_0.str1.4:0000000000000000 $d
     /tmp/ccsiq1u3.s:140    .text.task_0:0000000000000000 $t
     /tmp/ccsiq1u3.s:146    .text.task_0:0000000000000000 task_0
     /tmp/ccsiq1u3.s:184    .text.task_0:000000000000001c $d
     /tmp/ccsiq1u3.s:190    .rodata.task_1.str1.4:0000000000000000 $d
     /tmp/ccsiq1u3.s:194    .text.task_1:0000000000000000 $t
     /tmp/ccsiq1u3.s:200    .text.task_1:0000000000000000 task_1
     /tmp/ccsiq1u3.s:238    .text.task_1:000000000000001c $d
     /tmp/ccsiq1u3.s:244    .rodata.task_2.str1.4:0000000000000000 $d
     /tmp/ccsiq1u3.s:248    .text.task_2:0000000000000000 $t
     /tmp/ccsiq1u3.s:254    .text.task_2:0000000000000000 task_2
     /tmp/ccsiq1u3.s:306    .text.task_2:000000000000002c $d
     /tmp/ccsiq1u3.s:313    .text.Error_Handler:0000000000000000 $t
     /tmp/ccsiq1u3.s:319    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccsiq1u3.s:351    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccsiq1u3.s:357    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccsiq1u3.s:462    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccsiq1u3.s:466    .text.main:0000000000000000 $t
     /tmp/ccsiq1u3.s:472    .text.main:0000000000000000 main
     /tmp/ccsiq1u3.s:515    .text.main:0000000000000028 $d
     /tmp/ccsiq1u3.s:530    .bss.LED_ARRAY:0000000000000000 LED_ARRAY
     /tmp/ccsiq1u3.s:551    .bss.task2Counter:0000000000000000 task2Counter
     /tmp/ccsiq1u3.s:544    .bss.task1Counter:0000000000000000 task1Counter
     /tmp/ccsiq1u3.s:537    .bss.task0Counter:0000000000000000 task0Counter
     /tmp/ccsiq1u3.s:527    .bss.LED_ARRAY:0000000000000000 $d
     /tmp/ccsiq1u3.s:533    .bss.task0Counter:0000000000000000 $d
     /tmp/ccsiq1u3.s:540    .bss.task1Counter:0000000000000000 $d
     /tmp/ccsiq1u3.s:547    .bss.task2Counter:0000000000000000 $d

UNDEFINED SYMBOLS
vsprintf
strlen
tos_KernelYield
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
MX_GPIO_Init
MX_USART1_UART_Init
puts
tos_KernelAddThread
tos_KernelStart
