Analysis & Synthesis report for final_project
Thu Apr 30 10:21:21 2015
Quartus II 64-Bit Version 14.1.1 Build 190 01/19/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |final_project|audio_interface:aud_if|state
 11. State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_next
 12. State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_state
 13. State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_next
 14. State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_state
 15. State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize
 16. State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|s_serial_transfer
 17. State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
 25. Source assignments for final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
 26. Source assignments for final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
 27. Source assignments for final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
 28. Source assignments for final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 29. Source assignments for final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 30. Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 31. Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 32. Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 33. Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated
 34. Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 35. Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 36. Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 37. Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 38. Source assignments for final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated
 39. Source assignments for final_project_soc:nios_ii|final_project_soc_sdram:sdram
 40. Source assignments for final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll
 41. Source assignments for final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3
 42. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux
 43. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 44. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux
 45. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 46. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 47. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 48. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 49. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 50. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 51. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_007:rsp_demux_007
 52. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_007:rsp_demux_008
 53. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 54. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 55. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 56. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 57. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 58. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 59. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 60. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 61. Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 62. Source assignments for final_project_soc:nios_ii|altera_reset_controller:rst_controller
 63. Source assignments for final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer
 68. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 69. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 70. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 71. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 72. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 73. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer
 74. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 75. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 76. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 77. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 78. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init
 79. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM
 80. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
 81. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
 82. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 83. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 84. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 85. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 86. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a
 87. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b
 89. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram
 90. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 91. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram
 92. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 93. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 94. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 95. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 96. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 97. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy
 98. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0
 99. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
100. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
101. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
102. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator
103. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator
104. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
105. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
106. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator
107. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
108. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
109. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator
110. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator
111. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
112. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
113. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
114. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent
115. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent
118. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
121. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
124. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent
127. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
130. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
133. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent
136. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent
139. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
142. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
145. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_003|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_004|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_005|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_006|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_007|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_008|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_009:router_009|final_project_soc_mm_interconnect_0_router_009_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_009:router_010|final_project_soc_mm_interconnect_0_router_009_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_011|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
158. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
159. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
160. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
161. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
162. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
163. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
164. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
165. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
166. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
167. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
170. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
171. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
172. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
173. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
174. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
175. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
178. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
179. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
180. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
181. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
182. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
183. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
184. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
185. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
186. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
187. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
188. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
189. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
190. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
191. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
192. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
193. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller
194. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
195. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
196. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller_001
197. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
198. Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
199. scfifo Parameter Settings by Entity Instance
200. altsyncram Parameter Settings by Entity Instance
201. Port Connectivity Checks: "audio_interface:aud_if"
202. Port Connectivity Checks: "final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
203. Port Connectivity Checks: "final_project_soc:nios_ii|altera_reset_controller:rst_controller_001"
204. Port Connectivity Checks: "final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
205. Port Connectivity Checks: "final_project_soc:nios_ii|altera_reset_controller:rst_controller"
206. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
207. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
208. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
209. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
210. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
211. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
212. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
213. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_009:router_009|final_project_soc_mm_interconnect_0_router_009_default_decode:the_default_decode"
214. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
215. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
216. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode"
217. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
218. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
219. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
220. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo"
221. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent"
222. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo"
223. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent"
224. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
225. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
226. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
227. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
228. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo"
229. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent"
230. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
231. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
232. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
233. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
234. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo"
235. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent"
236. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo"
237. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent"
238. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
239. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
240. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
241. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator"
242. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator"
243. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
244. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
245. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator"
246. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
247. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
248. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator"
249. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator"
250. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
251. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
252. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_fua2:sd1"
253. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module"
254. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy"
255. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
256. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
257. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib"
258. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc"
259. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace|final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode"
260. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace"
261. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk"
262. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk"
263. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug"
264. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci"
265. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_test_bench:the_final_project_soc_nios2_qsys_0_cpu_test_bench"
266. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0"
267. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0"
268. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
269. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
270. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"
271. Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config"
272. Port Connectivity Checks: "final_project_soc:nios_ii"
273. Post-Synthesis Netlist Statistics for Top Partition
274. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
275. Elapsed Time Per Partition
276. Analysis & Synthesis Messages
277. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 30 10:21:21 2015      ;
; Quartus II 64-Bit Version          ; 14.1.1 Build 190 01/19/2015 SJ Web Edition ;
; Revision Name                      ; final_project                              ;
; Top-level Entity Name              ; final_project                              ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 4,179                                      ;
;     Total combinational functions  ; 3,182                                      ;
;     Dedicated logic registers      ; 2,463                                      ;
; Total registers                    ; 2463                                       ;
; Total pins                         ; 197                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 15,488                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; final_project      ; final_project      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                   ; Library           ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; HexDriver.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/HexDriver.sv                                                                                    ;                   ;
; audio_interface.vhd                                                                             ; yes             ; User VHDL File                               ; C:/Users/Justin/Documents/ece385/final_project/audio_interface.vhd                                                                             ;                   ;
; final_project_soc/synthesis/final_project_soc.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/final_project_soc.v                                                 ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_reset_controller.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_reset_controller.v                                ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_reset_synchronizer.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv                          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v                    ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v               ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv       ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv           ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_007.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_007.sv     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_007.sv       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_007.sv       ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv           ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_009.sv        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_009.sv        ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv        ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv        ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv            ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                  ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv                             ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                      ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv                            ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv                       ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v                            ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sdram.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v                                ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.hex                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.hex                   ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v  ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v  ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v     ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_oci_test_bench.v      ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_oci_test_bench.v      ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v          ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v                          ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v              ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v              ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_up_slow_clock_generator.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_up_slow_clock_generator.v                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_up_av_config_auto_init.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init.v                          ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v               ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v               ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v                 ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v               ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v               ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_audio_config.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio_config.v                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_up_audio_bit_counter.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_up_audio_bit_counter.v                            ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_up_audio_in_deserializer.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_up_audio_in_deserializer.v                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_up_audio_out_serializer.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_up_audio_out_serializer.v                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_up_clock_edge.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_up_clock_edge.v                                   ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_up_sync_fifo.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/altera_up_sync_fifo.v                                    ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_audio.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_audio.v                                ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_LEDR.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_LEDR.v                                 ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_LEDG.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Justin/Documents/ece385/final_project/final_project_soc/synthesis/submodules/final_project_soc_LEDG.v                                 ; final_project_soc ;
; final_project.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Justin/Documents/ece385/final_project/final_project.sv                                                                                ;                   ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                      ;                   ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                   ;                   ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                    ;                   ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                    ;                   ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                    ;                   ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                    ;                   ;
; aglobal141.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                                                                  ;                   ;
; db/scfifo_p441.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/scfifo_p441.tdf                                                                              ;                   ;
; db/a_dpfifo_cs31.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/a_dpfifo_cs31.tdf                                                                            ;                   ;
; db/altsyncram_hh81.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/altsyncram_hh81.tdf                                                                          ;                   ;
; db/cmpr_ks8.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/cmpr_ks8.tdf                                                                                 ;                   ;
; db/cntr_v9b.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/cntr_v9b.tdf                                                                                 ;                   ;
; db/cntr_ca7.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/cntr_ca7.tdf                                                                                 ;                   ;
; db/cntr_0ab.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/cntr_0ab.tdf                                                                                 ;                   ;
; db/scfifo_jr21.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/scfifo_jr21.tdf                                                                              ;                   ;
; db/a_dpfifo_q131.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/a_dpfifo_q131.tdf                                                                            ;                   ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/a_fefifo_7cf.tdf                                                                             ;                   ;
; db/cntr_do7.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/cntr_do7.tdf                                                                                 ;                   ;
; db/dpram_nl21.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/dpram_nl21.tdf                                                                               ;                   ;
; db/altsyncram_r1m1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/altsyncram_r1m1.tdf                                                                          ;                   ;
; db/cntr_1ob.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/cntr_1ob.tdf                                                                                 ;                   ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                             ;                   ;
; altera_sld_agent_endpoint.vhd                                                                   ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                   ;                   ;
; altera_fabric_endpoint.vhd                                                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                      ;                   ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                  ;                   ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                           ;                   ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                     ;                   ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                  ;                   ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                   ;                   ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                                                      ;                   ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                                                      ;                   ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                                                                    ;                   ;
; db/altsyncram_6mc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/altsyncram_6mc1.tdf                                                                          ;                   ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                       ;                   ;
; db/altsyncram_4a31.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/altsyncram_4a31.tdf                                                                          ;                   ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                        ;                   ;
; sld_jtag_endpoint_adapter.sv                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                                                                    ;                   ;
; db/altsyncram_fod1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Justin/Documents/ece385/final_project/db/altsyncram_fod1.tdf                                                                          ;                   ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                     ; work              ;
; db/ip/slde12e9b63/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Justin/Documents/ece385/final_project/db/ip/slde12e9b63/alt_sld_fab.v                                                                 ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Justin/Documents/ece385/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv                                               ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Justin/Documents/ece385/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv                                            ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd                                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Justin/Documents/ece385/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd                                          ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Justin/Documents/ece385/final_project/db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv                                            ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                ;                   ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                  ;                   ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,179          ;
;                                             ;                ;
; Total combinational functions               ; 3182           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1746           ;
;     -- 3 input functions                    ; 851            ;
;     -- <=2 input functions                  ; 585            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2956           ;
;     -- arithmetic mode                      ; 226            ;
;                                             ;                ;
; Total registers                             ; 2463           ;
;     -- Dedicated logic registers            ; 2463           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 197            ;
; Total memory bits                           ; 15488          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1576           ;
; Total fan-out                               ; 21308          ;
; Average fan-out                             ; 3.40           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Library Name      ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; |final_project                                                                                                                      ; 3182 (49)         ; 2463 (15)    ; 15488       ; 0            ; 0       ; 0         ; 197  ; 0            ; |final_project                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;    |HexDriver:hex0|                                                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:hex0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work              ;
;    |HexDriver:hex1|                                                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:hex1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work              ;
;    |HexDriver:hex2|                                                                                                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:hex2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work              ;
;    |HexDriver:hex3|                                                                                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:hex3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work              ;
;    |audio_interface:aud_if|                                                                                                         ; 57 (57)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|audio_interface:aud_if                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;    |final_project_soc:nios_ii|                                                                                                      ; 2907 (0)          ; 2307 (0)     ; 15488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;       |altera_reset_controller:rst_controller_001|                                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;       |altera_reset_controller:rst_controller|                                                                                      ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                           ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;       |final_project_soc_LEDG:ledg|                                                                                                 ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_LEDG:ledg                                                                                                                                                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;       |final_project_soc_LEDR:ledr|                                                                                                 ; 20 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_LEDR:ledr                                                                                                                                                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;       |final_project_soc_audio:audio|                                                                                               ; 178 (51)          ; 133 (39)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio                                                                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                    ; 85 (17)           ; 62 (14)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                        ; 34 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                                                                                                                                      ; final_project_soc ;
;                |scfifo:Sync_FIFO|                                                                                                   ; 34 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                                                     ; work              ;
;                   |scfifo_p441:auto_generated|                                                                                      ; 34 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated                                                                                                                                                                                                                                                                                          ; work              ;
;                      |a_dpfifo_cs31:dpfifo|                                                                                         ; 34 (19)           ; 24 (11)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo                                                                                                                                                                                                                                                                     ; work              ;
;                         |altsyncram_hh81:FIFOram|                                                                                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram                                                                                                                                                                                                                                             ; work              ;
;                         |cntr_ca7:usedw_counter|                                                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                                                                                                              ; work              ;
;                         |cntr_v9b:rd_ptr_msb|                                                                                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                                                                                                                                 ; work              ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                       ; 34 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;                |scfifo:Sync_FIFO|                                                                                                   ; 34 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                                                    ; work              ;
;                   |scfifo_p441:auto_generated|                                                                                      ; 34 (0)            ; 24 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated                                                                                                                                                                                                                                                                                         ; work              ;
;                      |a_dpfifo_cs31:dpfifo|                                                                                         ; 34 (19)           ; 24 (11)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo                                                                                                                                                                                                                                                                    ; work              ;
;                         |altsyncram_hh81:FIFOram|                                                                                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram                                                                                                                                                                                                                                            ; work              ;
;                         |cntr_ca7:usedw_counter|                                                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                                                                                                             ; work              ;
;                         |cntr_v9b:rd_ptr_msb|                                                                                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                                                                                                                                ; work              ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                      ; 42 (20)           ; 32 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                       ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;                |scfifo:Sync_FIFO|                                                                                                   ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                                                      ; work              ;
;                   |scfifo_p441:auto_generated|                                                                                      ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated                                                                                                                                                                                                                                                                                           ; work              ;
;                      |a_dpfifo_cs31:dpfifo|                                                                                         ; 11 (3)            ; 8 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo                                                                                                                                                                                                                                                                      ; work              ;
;                         |cntr_ca7:usedw_counter|                                                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                                                                                                               ; work              ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                      ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                                                                                                                      ; final_project_soc ;
;                |scfifo:Sync_FIFO|                                                                                                   ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                                                     ; work              ;
;                   |scfifo_p441:auto_generated|                                                                                      ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated                                                                                                                                                                                                                                                                                          ; work              ;
;                      |a_dpfifo_cs31:dpfifo|                                                                                         ; 11 (3)            ; 8 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo                                                                                                                                                                                                                                                                     ; work              ;
;                         |cntr_ca7:usedw_counter|                                                                                    ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                                                                                                                              ; work              ;
;       |final_project_soc_audio_config:audio_config|                                                                                 ; 312 (78)          ; 158 (51)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config                                                                                                                                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                        ; 12 (12)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|                                                        ; 92 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                          ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;             |altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                          ; 130 (114)         ; 80 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                          ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;       |final_project_soc_jtag_uart_0:jtag_uart_0|                                                                                   ; 146 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|                                                        ; 58 (58)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                             ; work              ;
;          |final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;             |scfifo:rfifo|                                                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                ; work              ;
;                |scfifo_jr21:auto_generated|                                                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                     ; work              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                                                                ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                      ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                        ; work              ;
;                         |cntr_do7:count_usedw|                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                   ; work              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                          ; work              ;
;                      |cntr_1ob:wr_ptr|                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                ; work              ;
;                      |dpram_nl21:FIFOram|                                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                                                             ; work              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                                                                 ; work              ;
;          |final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;             |scfifo:wfifo|                                                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                ; work              ;
;                |scfifo_jr21:auto_generated|                                                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                     ; work              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                                                                ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                      ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                        ; work              ;
;                         |cntr_do7:count_usedw|                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                   ; work              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                          ; work              ;
;                      |cntr_1ob:wr_ptr|                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                ; work              ;
;                      |dpram_nl21:FIFOram|                                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                                                             ; work              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                                                                 ; work              ;
;       |final_project_soc_mm_interconnect_0:mm_interconnect_0|                                                                       ; 850 (0)           ; 926 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|                                                            ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                       ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|                                                                             ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                      ; final_project_soc ;
;          |altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|                                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                      ; final_project_soc ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|                                                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                 ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                 ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                          ; 185 (185)         ; 330 (330)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                            ; 47 (47)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                          ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                     ; 4 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                              ; 4 (4)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                     ; 3 (0)             ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                              ; 3 (3)             ; 72 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                     ; 4 (0)             ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                              ; 4 (4)             ; 72 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                         ; 6 (0)             ; 136 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                              ; 6 (6)             ; 136 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                          ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                          ; work              ;
;          |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;          |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                      ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                               ; 14 (14)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;          |altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                      ; final_project_soc ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;          |altera_merlin_slave_translator:audio_avalon_audio_slave_translator|                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator                                                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator|                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                  ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |altera_merlin_slave_translator:ledg_s1_translator|                                                                        ; 6 (6)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator                                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;          |altera_merlin_slave_translator:ledr_s1_translator|                                                                        ; 6 (6)             ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator                                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;          |altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|                                                   ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                            ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                     ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                  ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                  ; 16 (12)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                  ; 21 (17)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                  ; 13 (8)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                  ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                  ; 11 (7)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                  ; 47 (43)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                  ; 68 (64)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                      ; 20 (16)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_router:router|                                                                        ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_router_001:router_001|                                                                ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_router_002:router_011|                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                      ; 112 (112)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;       |final_project_soc_nios2_qsys_0:nios2_qsys_0|                                                                                 ; 1055 (0)          ; 589 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;          |final_project_soc_nios2_qsys_0_cpu:cpu|                                                                                   ; 1055 (766)        ; 589 (320)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                      ; final_project_soc ;
;             |final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|                         ; 289 (35)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;                |final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|  ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper                                                                                                                                                                      ; final_project_soc ;
;                   |final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk| ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk                                                      ; final_project_soc ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work              ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work              ;
;                   |final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|       ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck                                                            ; final_project_soc ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work              ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work              ;
;                   |sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy|                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy                                                                                            ; work              ;
;                |final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|        ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg                                                                                                                                                                            ; final_project_soc ;
;                |final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|          ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break                                                                                                                                                                              ; final_project_soc ;
;                |final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|          ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug                                                                                                                                                                              ; final_project_soc ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                          ; work              ;
;                |final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|                ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem                                                                                                                                                                                    ; final_project_soc ;
;                   |final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram                                                                           ; final_project_soc ;
;                      |altsyncram:the_altsyncram|                                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work              ;
;                         |altsyncram_4a31:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated                  ; work              ;
;             |final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a                                                                                                                                                                                                                                                                         ; final_project_soc ;
;                |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work              ;
;                   |altsyncram_6mc1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                                ; work              ;
;             |final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b                                                                                                                                                                                                                                                                         ; final_project_soc ;
;                |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work              ;
;                   |altsyncram_6mc1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                                ; work              ;
;       |final_project_soc_onchip_memory2_0:onchip_memory2_0|                                                                         ; 1 (1)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altsyncram:the_altsyncram|                                                                                                ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                           ; work              ;
;             |altsyncram_fod1:auto_generated|                                                                                        ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;       |final_project_soc_sdram:sdram|                                                                                               ; 321 (251)         ; 337 (209)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module|                                ; 70 (70)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;       |final_project_soc_sdram_pll:sdram_pll|                                                                                       ; 7 (6)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |final_project_soc_sdram_pll_altpll_fua2:sd1|                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_fua2:sd1                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;             |final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;    |sld_hub:auto_hub|                                                                                                               ; 145 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                                 ; 144 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab       ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                                                          ; 143 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab       ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                          ; 143 (101)         ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                                                         ; work              ;
;                |sld_rom_sr:hub_info_reg|                                                                                            ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                 ; work              ;
;                |sld_shadow_jsm:shadow_jsm|                                                                                          ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                               ; work              ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; None                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; None                                   ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                   ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                   ;
; final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; final_project_soc_onchip_memory2_0.hex ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                              ; IP Include File        ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                  ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit                    ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                  ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter                    ;                        ;
; N/A    ; Qsys                                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii                                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_irq_mapper:irq_mapper                                                                                             ; final_project_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_LEDG:ledg                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_LEDR:ledr                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent                      ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator            ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent           ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo      ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001               ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_007:cmd_mux_007                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_007:cmd_mux_008                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                       ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                              ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                          ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                 ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo            ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator       ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent                                       ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo                                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator                             ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent                                       ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo                                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator                             ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator           ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                  ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo             ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator        ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent              ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                           ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                      ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router                             ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_003                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_004                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_005                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_006                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_007                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_008                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_009:router_009                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_009:router_010                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_011                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_007:rsp_demux_007               ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_007:rsp_demux_008               ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                           ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                      ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                      ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                               ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                            ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                    ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator          ; final_project_soc.qsys ;
; Altera ; altera_nios2_gen2                        ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu                                                  ; final_project_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|altera_reset_controller:rst_controller                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|altera_reset_controller:rst_controller_001                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram                                                                                                       ; final_project_soc.qsys ;
; Altera ; altpll                                   ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 14.1    ; N/A          ; N/A          ; |final_project|final_project_soc:nios_ii|final_project_soc_sysid_qsys_0:sysid_qsys_0                                                                                         ; final_project_soc.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|audio_interface:aud_if|state                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; Name             ; state.b_end ; state.b_stop1 ; state.b_stop0 ; state.d_ack ; state.d7 ; state.d6 ; state.d5 ; state.d4 ; state.d3 ; state.d2 ; state.d1 ; state.d0 ; state.a_ack ; state.a7 ; state.a6 ; state.a5 ; state.a4 ; state.a3 ; state.a2 ; state.a1 ; state.a0 ; state.b_ack ; state.b7 ; state.b6 ; state.b5 ; state.b4 ; state.b3 ; state.b2 ; state.b1 ; state.b0 ; state.start ; state.initialize ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; state.initialize ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0                ;
; state.start      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 1                ;
; state.b0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 1                ;
; state.b1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 1                ;
; state.b2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 1                ;
; state.b3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d7         ; 0           ; 0             ; 0             ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d_ack      ; 0           ; 0             ; 0             ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop0    ; 0           ; 0             ; 1             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop1    ; 0           ; 1             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_end      ; 1           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_next ;
+------------------+------------------+------------------+------------------+-------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001  ;
+------------------+------------------+------------------+------------------+-------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                 ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                 ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                 ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                 ;
+------------------+------------------+------------------+------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_state                                                                                                        ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+-------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                ;
+------------+------------+------------+------------+-------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                         ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                         ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                         ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                         ;
+------------+------------+------------+------------+-------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_state  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                              ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                              ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                              ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                              ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                              ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|s_serial_transfer                                                                                                                                                                                                 ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                                ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..89]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..89]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[18..31]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..2,5,9,10,12..15,17,18,22,23,25,27,29,31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_im|trc_wrap                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|address_reg[8..31]                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|control_reg[0,3..15,18..31]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|empty_dff                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|empty_dff                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|done_adc_channel_sync                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|done_dac_channel_sync                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|low_addressa[0..6]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|rd_ptr_lsb                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_1_dff                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_2_dff                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|low_addressa[0..6]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|rd_ptr_lsb                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_1_dff                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_2_dff                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0..15]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                             ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                             ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                             ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                             ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                             ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                             ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                             ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                             ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                             ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                             ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                             ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                             ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                             ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                             ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                             ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                             ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                            ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                            ;
; counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with hex_input[0]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; counter[1]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with hex_input[1]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with hex_input[2]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; counter[3]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with hex_input[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; counter[4]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with hex_input[4]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; counter[5]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with hex_input[5]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; counter[6]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with hex_input[6]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; counter[7]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with hex_input[7]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; counter[8]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with hex_input[8]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; counter[9]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Merged with hex_input[9]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; counter[10]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[10]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[11]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[11]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[12]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[12]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[13]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[13]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[14]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[14]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[15]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[15]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[16]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[16]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[17]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[17]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[18]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[18]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[19]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[19]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[20]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[20]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[21]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[21]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[22]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[22]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[23]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[23]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[24]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[24]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[25]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[25]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[26]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[26]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[27]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[27]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[28]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[28]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[29]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[29]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[30]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[30]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; counter[31]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with hex_input[31]                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; aud_ldata[0..14]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with aud_rdata[0]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; aud_rdata[1..15]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with aud_rdata[0]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; aud_ldata[15]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with aud_rdata[0]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; audio_interface:aud_if|LRDATA[15]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with audio_interface:aud_if|LRDATA[31]                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; audio_interface:aud_if|LRDATA[0..14,16..29]                                                                                                                                                                                                                                                                                                                                                                                                       ; Merged with audio_interface:aud_if|LRDATA[30]                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3,4,6..8,11,16,19..21,24,26,28]                                                                                                                                                                                                                                              ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|readdata[10..15,18..31]                                                                                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|readdata[9]                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                 ; Merged with final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                ; Merged with final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                 ; Merged with final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|trigger_state                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|readdata[9]                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|trigbrktype                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; hex_input[29..31]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; audio_interface:aud_if|flag1                                                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hex_input[26..28]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]                                                                                                                                                                                                                                                                                                              ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|s_serial_transfer~2                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|s_serial_transfer~3                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|s_serial_transfer~4                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.011 ; Merged with final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.001 ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; audio_interface:aud_if|Bcount[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hex_input[14..25]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff                                                                                                                                                                                                      ; Merged with final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|empty_dff                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff                                                                                                                                                                                                     ; Merged with final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|empty_dff                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 971                                                                                                                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_input[29]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; hex_input[26], hex_input[27], hex_input[28], hex_input[14], hex_input[15], hex_input[16],                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; hex_input[17], hex_input[18], hex_input[19], hex_input[20], hex_input[21], hex_input[22],                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; hex_input[23], hex_input[24], hex_input[25]                                                                                                                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|empty_dff,                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|empty_dff,                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|done_dac_channel_sync,                                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|rd_ptr_lsb,                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_0_dff,                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff,                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_audio:audio|done_adc_channel_sync,                                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read,                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_1_dff,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_2_dff,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_1_dff,                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|usedw_is_2_dff,                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|full_dff,                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                                                                                                                                                                                       ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                  ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|rd_ptr_lsb,                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                                                                                                                                                                              ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                       ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                         ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[1],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                                                            ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0]                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                             ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|trigbrktype                                                                                                                  ;
; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting,                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                                                                                                                                                                               ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|trigger_state                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|address_reg[9]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|readdata[9]                                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                   ; Stuck at VCC              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                                                       ; Stuck at VCC              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                   ; Stuck at VCC              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                   ; Stuck at VCC              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                   ; Stuck at VCC              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                                                   ; Stuck at VCC              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                                                   ; Stuck at VCC              ; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2463  ;
; Number of registers using Synchronous Clear  ; 190   ;
; Number of registers using Synchronous Load   ; 235   ;
; Number of registers using Asynchronous Clear ; 1349  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1379  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                      ; 1       ;
; audio_interface:aud_if|Bcount[3]                                                                                                                                                                                                                                                                                                      ; 2       ;
; audio_interface:aud_if|Bcount[2]                                                                                                                                                                                                                                                                                                      ; 2       ;
; audio_interface:aud_if|Bcount[1]                                                                                                                                                                                                                                                                                                      ; 2       ;
; audio_interface:aud_if|Bcount[0]                                                                                                                                                                                                                                                                                                      ; 3       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                    ; 11      ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 414     ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 1       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                           ; 2       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                           ; 2       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:nios_ii|final_project_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                   ; 6       ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                 ; 4       ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                        ; 11      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; 2       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 1       ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                            ; 28      ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                    ; 4       ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; 2       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                  ; 1       ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                             ; 3       ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                           ; 10      ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; 2       ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; 2       ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; 2       ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; 2       ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ; 2       ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; 2       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                               ; 1       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                               ; 4       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                  ; 2       ;
; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                            ; 3       ;
; final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                 ; 2       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ; 1       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                  ; 1       ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ; 1       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 1       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                              ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                              ; 3       ;
; Total number of inverted registers = 54                                                                                                                                                                                                                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|read_interrupt_en                                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|d_writedata[19]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|readdata[18]                                                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_project|hex_input[7]                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|control_reg[16]                                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[14]                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|address_reg[0]                                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|control_reg[2]                                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|data_reg[1]                                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|readdata[17]                                                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|external_read_transfer                                                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|address_for_transfer[2]                                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|device_for_transfer[0]                                                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|readdata[7]                                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 35 bits   ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[9]                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|readdata[15]                                                                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|readdata[14]                                                                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio:audio|readdata[2]                                                                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_dqm[3]                                                                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[21]                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[3]                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[12]                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ;
; 12:1               ; 62 bits   ; 496 LEs       ; 0 LEs                ; 496 LEs                ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|active_data[3]                                                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_project|audio_interface:aud_if|Bcount[3]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|m_data[16]                                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_logic_result[4]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_rf_wr_data[10]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|src_channel[7]                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |final_project|final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                                                                                                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |final_project|final_project_soc:nios_ii|final_project_soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                                                  ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_sdram:sdram ;
+-----------------------------+-------+------+-----------------------------------+
; Assignment                  ; Value ; From ; To                                ;
+-----------------------------+-------+------+-----------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                   ;
+-----------------------------+-------+------+-----------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+--------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                     ;
+----------------+-------+------+--------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                             ;
+----------------+-------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_007:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_007:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                   ;
+-------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]               ;
+-------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DW               ; 15    ; Signed Integer                                                                                                                  ;
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                                 ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                                                                                   ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                                   ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                   ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                              ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                    ;
; lpm_width               ; 16           ; Signed Integer                                                                                                                                                                    ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_p441  ; Untyped                                                                                                                                                                           ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                    ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                               ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                     ;
; lpm_width               ; 16           ; Signed Integer                                                                                                                                                                     ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                     ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_p441  ; Untyped                                                                                                                                                                            ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                                  ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                  ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                             ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                   ;
; lpm_width               ; 16           ; Signed Integer                                                                                                                                                                   ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                   ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_p441  ; Untyped                                                                                                                                                                          ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                                   ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                   ;
; AW             ; 6     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                              ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                    ;
; lpm_width               ; 16           ; Signed Integer                                                                                                                                                                    ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                                                    ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_p441  ; Untyped                                                                                                                                                                           ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                                              ;
; AW             ; 5     ; Signed Integer                                                                                                                              ;
; DW             ; 26    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                   ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                        ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                        ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                        ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                        ;
; AUD_ADC_PATH    ; 010010010 ; Unsigned Binary                                                                                                                                        ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                        ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                        ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                                                                        ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                        ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                        ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                              ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                   ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                   ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                   ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                   ;
; AUD_ADC_PATH    ; 010010010 ; Unsigned Binary                                                                                                                                                                                                   ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                                   ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                                                                                                                                   ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                                   ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                                   ;
+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                                        ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                                        ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                                        ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                                        ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                                        ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                                        ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                                        ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                                        ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                                        ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                                        ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                                        ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                                        ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                                        ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                                        ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                                        ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                                        ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                                        ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                                        ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                                        ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                                        ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                                        ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                                        ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                                        ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                                        ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                                        ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                                        ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                                        ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                                        ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                                        ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                                        ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                                        ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                                        ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                                        ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                                        ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                                        ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                                        ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                                        ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                                        ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                                        ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                                        ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                                        ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                                        ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                                        ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                                        ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                                        ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                                        ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                                        ;
+-----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                                            ;
; CW             ; 4     ; Signed Integer                                                                                                                                            ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                         ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                                         ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                                         ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_4a31      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                                                           ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                                                           ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                                                           ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------------+------------------------------------------------------------------+
; Parameter Name ; Value                                  ; Type                                                             ;
+----------------+----------------------------------------+------------------------------------------------------------------+
; INIT_FILE      ; final_project_soc_onchip_memory2_0.hex ; String                                                           ;
+----------------+----------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                   ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped                                                                ;
; WIDTH_A                            ; 32                                     ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 4                                      ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                ;
; INIT_FILE                          ; final_project_soc_onchip_memory2_0.hex ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 4                                      ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_fod1                        ; Untyped                                                                ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                    ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                              ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                     ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                                     ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                            ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                            ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                                            ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                                            ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                                            ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                         ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                         ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 9     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_003|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_004|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_005|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_006|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_007|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_008|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_009:router_009|final_project_soc_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_009:router_010|final_project_soc_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_011|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                                  ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                  ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                  ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                  ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                                                              ;
; Entity Instance            ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 16                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 16                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 16                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 16                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo             ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
; Entity Instance            ; final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo             ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:aud_if"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; adc_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_over ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adcdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                     ;
+----------------+--------+----------+-------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                ;
+----------------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                  ;
+----------------+-------+----------+----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                             ;
+----------------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                             ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                        ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_009:router_009|final_project_soc_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                        ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledg_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_config_avalon_av_config_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_config_avalon_av_config_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                   ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_fua2:sd1" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace|final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_test_bench:the_final_project_soc_nios2_qsys_0_cpu_test_bench" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                                             ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                                        ;
; W_cpuid_reg     ; Input ; Info     ; Stuck at GND                                                                                                                                                                                        ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                        ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0" ;
+---------------------+--------+----------+---------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                 ;
+---------------------+--------+----------+---------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected                                  ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected                                  ;
+---------------------+--------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0"                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                                      ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                            ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config"                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:nios_ii"                              ;
+---------------------------------------+--------+----------+------------------------+
; Port                                  ; Type   ; Severity ; Details                ;
+---------------------------------------+--------+----------+------------------------+
; ledg_wire_export                      ; Output ; Info     ; Explicitly unconnected ;
; ledr_wire_export                      ; Output ; Info     ; Explicitly unconnected ;
; unused_sdram_areset_conduit_export    ; Input  ; Info     ; Explicitly unconnected ;
; unused_sdram_locked_conduit_export    ; Output ; Info     ; Explicitly unconnected ;
; unused_sdram_phasedone_conduit_export ; Output ; Info     ; Explicitly unconnected ;
; audio_wire_ADCDAT                     ; Input  ; Info     ; Explicitly unconnected ;
; audio_wire_ADCLRCK                    ; Input  ; Info     ; Explicitly unconnected ;
; audio_wire_BCLK                       ; Input  ; Info     ; Explicitly unconnected ;
; audio_wire_DACDAT                     ; Output ; Info     ; Explicitly unconnected ;
; audio_wire_DACLRCK                    ; Input  ; Info     ; Explicitly unconnected ;
; audio_config_wire_SDAT                ; Bidir  ; Info     ; Explicitly unconnected ;
; audio_config_wire_SCLK                ; Output ; Info     ; Explicitly unconnected ;
+---------------------------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 251                         ;
; cycloneiii_ff         ; 2380                        ;
;     CLR               ; 639                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 668                         ;
;     ENA CLR           ; 522                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 52                          ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 52                          ;
;     SCLR              ; 66                          ;
;     SLD               ; 10                          ;
;     plain             ; 206                         ;
; cycloneiii_io_obuf    ; 34                          ;
; cycloneiii_lcell_comb ; 3047                        ;
;     arith             ; 218                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 160                         ;
;         3 data inputs ; 56                          ;
;     normal            ; 2829                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 324                         ;
;         3 data inputs ; 761                         ;
;         4 data inputs ; 1677                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 176                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 3.16                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 140                                      ;
; cycloneiii_ff         ; 83                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 4                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 145                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 137                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 34                                       ;
;         4 data inputs ; 69                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.96                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.1 Build 190 01/19/2015 SJ Web Edition
    Info: Processing started: Thu Apr 30 10:20:27 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver
Info (12021): Found 2 design units, including 1 entities, in source file audio_interface.vhd
    Info (12022): Found design unit 1: audio_interface-Behavorial
    Info (12023): Found entity 1: audio_interface
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/final_project_soc.v
    Info (12023): Found entity 1: final_project_soc
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv
    Info (12023): Found entity 1: final_project_soc_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_007.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux_007
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_007.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux_007
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_009_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_009
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: final_project_soc_sysid_qsys_0
Info (12021): Found 4 design units, including 4 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v
    Info (12023): Found entity 1: final_project_soc_sdram_pll_dffpipe_l2c
    Info (12023): Found entity 2: final_project_soc_sdram_pll_stdsync_sv6
    Info (12023): Found entity 3: final_project_soc_sdram_pll_altpll_fua2
    Info (12023): Found entity 4: final_project_soc_sdram_pll
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram.v
    Info (12023): Found entity 1: final_project_soc_sdram_input_efifo_module
    Info (12023): Found entity 2: final_project_soc_sdram
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_test_component.v
    Info (12023): Found entity 1: final_project_soc_sdram_test_component_ram_module
    Info (12023): Found entity 2: final_project_soc_sdram_test_component
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: final_project_soc_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0
Info (12021): Found 21 design units, including 21 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_cpu_register_bank_a_module
    Info (12023): Found entity 2: final_project_soc_nios2_qsys_0_cpu_register_bank_b_module
    Info (12023): Found entity 3: final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug
    Info (12023): Found entity 4: final_project_soc_nios2_qsys_0_cpu_nios2_oci_break
    Info (12023): Found entity 5: final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib
    Info (12023): Found entity 15: final_project_soc_nios2_qsys_0_cpu_nios2_oci_im
    Info (12023): Found entity 16: final_project_soc_nios2_qsys_0_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: final_project_soc_nios2_qsys_0_cpu_nios2_ocimem
    Info (12023): Found entity 20: final_project_soc_nios2_qsys_0_cpu_nios2_oci
    Info (12023): Found entity 21: final_project_soc_nios2_qsys_0_cpu
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_oci_test_bench.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_cpu_test_bench
Info (12021): Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v
    Info (12023): Found entity 1: final_project_soc_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: final_project_soc_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: final_project_soc_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: final_project_soc_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: final_project_soc_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init"
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_audio_config.v
    Info (12023): Found entity 1: final_project_soc_audio_config
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_audio.v
    Info (12023): Found entity 1: final_project_soc_audio
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_ledr.v
    Info (12023): Found entity 1: final_project_soc_LEDR
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_ledg.v
    Info (12023): Found entity 1: final_project_soc_LEDG
Info (12021): Found 1 design units, including 1 entities, in source file final_project.sv
    Info (12023): Found entity 1: final_project
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "final_project" for the top level hierarchy
Warning (10034): Output port "LEDG[8..2]" at final_project.sv(4) has no driver
Info (12128): Elaborating entity "final_project_soc" for hierarchy "final_project_soc:nios_ii"
Info (12128): Elaborating entity "final_project_soc_LEDG" for hierarchy "final_project_soc:nios_ii|final_project_soc_LEDG:ledg"
Info (12128): Elaborating entity "final_project_soc_LEDR" for hierarchy "final_project_soc:nios_ii|final_project_soc_LEDR:ledr"
Info (12128): Elaborating entity "final_project_soc_audio" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio"
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_clock_edge:Bit_Clock_Edges"
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer"
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter"
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12133): Instantiated megafunction "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_p441.tdf
    Info (12023): Found entity 1: scfifo_p441
Info (12128): Elaborating entity "scfifo_p441" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_cs31.tdf
    Info (12023): Found entity 1: a_dpfifo_cs31
Info (12128): Elaborating entity "a_dpfifo_cs31" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hh81.tdf
    Info (12023): Found entity 1: altsyncram_hh81
Info (12128): Elaborating entity "altsyncram_hh81" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr"
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer"
Info (12128): Elaborating entity "final_project_soc_audio_config" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config"
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(156): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de2_115" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM"
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM"
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM"
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(260): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(128): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0_scfifo_w" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0_scfifo_r" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "final_project_soc:nios_ii|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_test_bench" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_test_bench:the_final_project_soc_nios2_qsys_0_cpu_test_bench"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_register_bank_a_module" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_register_bank_b_module" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_break" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace|final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo|final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_oci_test_bench" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo|final_project_soc_nios2_qsys_0_cpu_oci_test_bench:the_final_project_soc_nios2_qsys_0_cpu_oci_test_bench"
Warning (12158): Entity "final_project_soc_nios2_qsys_0_cpu_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_im" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_im"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_ocimem" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf
    Info (12023): Found entity 1: altsyncram_4a31
Info (12128): Elaborating entity "altsyncram_4a31" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_debug_slave_tck" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy"
Info (12133): Instantiated megafunction "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_project_soc:nios_ii|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "final_project_soc_onchip_memory2_0" for hierarchy "final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "final_project_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fod1.tdf
    Info (12023): Found entity 1: altsyncram_fod1
Info (12128): Elaborating entity "altsyncram_fod1" for hierarchy "final_project_soc:nios_ii|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated"
Info (12128): Elaborating entity "final_project_soc_sdram" for hierarchy "final_project_soc:nios_ii|final_project_soc_sdram:sdram"
Info (12128): Elaborating entity "final_project_soc_sdram_input_efifo_module" for hierarchy "final_project_soc:nios_ii|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module"
Info (12128): Elaborating entity "final_project_soc_sdram_pll" for hierarchy "final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll"
Info (12128): Elaborating entity "final_project_soc_sdram_pll_stdsync_sv6" for hierarchy "final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "final_project_soc_sdram_pll_dffpipe_l2c" for hierarchy "final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "final_project_soc_sdram_pll_altpll_fua2" for hierarchy "final_project_soc:nios_ii|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_fua2:sd1"
Info (12128): Elaborating entity "final_project_soc_sysid_qsys_0" for hierarchy "final_project_soc:nios_ii|final_project_soc_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_audio_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_config_avalon_av_config_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledg_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_audio_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_default_decode" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_001" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_002" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_009" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_009:router_009"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_009_default_decode" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_009:router_009|final_project_soc_mm_interconnect_0_router_009_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_demux" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_mux" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_mux_007" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_007:cmd_mux_007"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_demux" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_demux_007" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_007:rsp_demux_007"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_mux" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "final_project_soc_irq_mapper" for hierarchy "final_project_soc:nios_ii|final_project_soc_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_soc:nios_ii|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project_soc:nios_ii|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_soc:nios_ii|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "audio_interface" for hierarchy "audio_interface:aud_if"
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[15]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[7]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[8]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[9]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[10]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[11]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[12]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[13]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[14]"
        Warning (14320): Synthesized away node "final_project_soc:nios_ii|final_project_soc_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram|q_b[15]"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "final_project_soc:nios_ii|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "I2C_SCLK" and its non-tri-state driver.
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data" to the node "final_project_soc:nios_ii|final_project_soc_audio_config:audio_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "I2C_SCLK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_clk" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register audio_interface:aud_if|Bcount[3] will power up to High
    Critical Warning (18010): Register audio_interface:aud_if|Bcount[2] will power up to High
    Critical Warning (18010): Register audio_interface:aud_if|Bcount[1] will power up to High
    Critical Warning (18010): Register audio_interface:aud_if|Bcount[0] will power up to High
Info (17049): 113 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Justin/Documents/ece385/final_project/output_files/final_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "AUD_ADCLRCK"
Info (21057): Implemented 4772 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 141 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 4393 logic cells
    Info (21064): Implemented 176 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 803 megabytes
    Info: Processing ended: Thu Apr 30 10:21:21 2015
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Justin/Documents/ece385/final_project/output_files/final_project.map.smsg.


