{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701351588856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701351588858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 08:39:48 2023 " "Processing started: Thu Nov 30 08:39:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701351588858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701351588858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab6 -c lab6 --generate_functional_sim_netlist " "Command: quartus_map lab6 -c lab6 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701351588859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701351589108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3to8-Behavioral " "Found design unit 1: Decoder3to8-Behavioral" {  } { { "Decoder3to8.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/Decoder3to8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/Decoder3to8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to16decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4to16decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4to16decoder " "Found entity 1: 4to16decoder" {  } { { "4to16decoder.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/4to16decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589844 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ModALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModALU-calculation " "Found design unit 1: ModALU-calculation" {  } { { "ModALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/ModALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589859 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModALU " "Found entity 1: ModALU" {  } { { "ModALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/ModALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OddALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OddALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OddALU-calculation " "Found design unit 1: OddALU-calculation" {  } { { "OddALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/OddALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589873 ""} { "Info" "ISGN_ENTITY_NAME" "1 OddALU " "Found entity 1: OddALU" {  } { { "OddALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/OddALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589887 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/latch1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589900 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/latch1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm " "Found design unit 1: FSM-fsm" {  } { { "FSM.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589915 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/FSM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problem1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problem1 " "Found entity 1: problem1" {  } { { "problem1.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-Behavioral " "Found design unit 1: clock_div-Behavioral" {  } { { "clock_div.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/clock_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589942 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/clock_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problem2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problem2 " "Found entity 1: problem2" {  } { { "problem2.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problem3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file problem3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 problem3 " "Found entity 1: problem3" {  } { { "problem3.bdf" "" { Schematic "/home/student2/m3mansur/Desktop/lab6/problem3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modded_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Modded_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Modded_sseg-Behavior " "Found design unit 1: Modded_sseg-Behavior" {  } { { "Modded_sseg.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/Modded_sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589984 ""} { "Info" "ISGN_ENTITY_NAME" "1 Modded_sseg " "Found entity 1: Modded_sseg" {  } { { "Modded_sseg.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/Modded_sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701351589984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701351589984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModALU " "Elaborating entity \"ModALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701351590150 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Neg ModALU.vhd(10) " "VHDL Signal Declaration warning at ModALU.vhd(10): used implicit default value for signal \"Neg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ModALU.vhd" "" { Text "/home/student2/m3mansur/Desktop/lab6/ModALU.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1701351590154 "|ModALU"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701351590459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 08:39:50 2023 " "Processing ended: Thu Nov 30 08:39:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701351590459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701351590459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701351590459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701351590459 ""}
