// Seed: 527621264
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  input id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_7 = 1;
  assign id_8 = id_1 * id_4[1'b0 : 1] - 1'b0 & 1;
  logic id_10;
  logic id_11 = id_8 - id_10;
endmodule
