<?xml version="1.0" encoding="utf-8"?>
<component name="simplegpio" version="1.0">
    <description>
        A simple gpio to read/write on fpga pin via wishbone bus
    </description>

    <hdl_files>
        <hdl_file filename="simplegpio.vhd" scope="both" istop="1" />
    </hdl_files>

    <generics>
        <generic name="id" public="true" value="3" type="natural" destination="both" />
        <generic name="size" public="false" value="16" type="natural" destination="fpga" />
    </generics>

    <interfaces>

        <interface name="swb16" class="slave" bus="wishbone16" >
            <registers>
                <register name="rw"   offset="0x00" size="16" rows="1" />
                <register name="ctrl" offset="0x01" size="16" rows="1" />
                <register name="id"   offset="0x02" size="16" rows="1" />
            </registers>
            <ports>
                <port name="clk_i" type="CLK" size="1" dir="in"/>
                <port name="rst_i" type="RST" size="1" dir="in"/>
                <port name="adr_i" type="ADR" size="2" dir="in"/>
                <port name="dat_i" type="DAT_I" size="16" dir="in"/>
                <port name="dat_o" type="DAT_O" size="16" dir="out"/>
                <port name="we_i" type="WE" size="1" dir="in"/>
                <port name="stb_i" type="STB" size="1" dir="in"/>
                <port name="ack_o" type="ACK" size="1" dir="out"/>
                <port name="cyc_i" type="CYC" size="1" dir="in"/>
            </ports>
        </interface>

        <interface name="gpio_int" class="gls" >
            <ports>
                <port name="gpio" type="EXPORT" size="16" dir="inout" />
            </ports>
        </interface>

    </interfaces>

</component>
