
tempomat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c24c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  0800c400  0800c400  0000d400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c914  0800c914  0000e1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c914  0800c914  0000d914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c91c  0800c91c  0000e1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c91c  0800c91c  0000d91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c920  0800c920  0000d920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800c924  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008bc  200001e4  0800cb08  0000e1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000aa0  0800cb08  0000eaa0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a4bd  00000000  00000000  0000e214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003717  00000000  00000000  000286d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001770  00000000  00000000  0002bde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000124c  00000000  00000000  0002d558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c8d3  00000000  00000000  0002e7a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001afeb  00000000  00000000  0005b077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010c612  00000000  00000000  00076062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182674  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007868  00000000  00000000  001826b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00189f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c3e4 	.word	0x0800c3e4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	0800c3e4 	.word	0x0800c3e4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <lcd_send_cmd>:

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup
//#define SLAVE_ADDRESS_LCD 0x70 // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af02      	add	r7, sp, #8
 8001046:	4603      	mov	r3, r0
 8001048:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	f023 030f 	bic.w	r3, r3, #15
 8001050:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	011b      	lsls	r3, r3, #4
 8001056:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	f043 030c 	orr.w	r3, r3, #12
 800105e:	b2db      	uxtb	r3, r3
 8001060:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001062:	7bfb      	ldrb	r3, [r7, #15]
 8001064:	f043 0308 	orr.w	r3, r3, #8
 8001068:	b2db      	uxtb	r3, r3
 800106a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 800106c:	7bbb      	ldrb	r3, [r7, #14]
 800106e:	f043 030c 	orr.w	r3, r3, #12
 8001072:	b2db      	uxtb	r3, r3
 8001074:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001076:	7bbb      	ldrb	r3, [r7, #14]
 8001078:	f043 0308 	orr.w	r3, r3, #8
 800107c:	b2db      	uxtb	r3, r3
 800107e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001080:	f107 0208 	add.w	r2, r7, #8
 8001084:	2364      	movs	r3, #100	@ 0x64
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	2304      	movs	r3, #4
 800108a:	214e      	movs	r1, #78	@ 0x4e
 800108c:	4803      	ldr	r0, [pc, #12]	@ (800109c <lcd_send_cmd+0x5c>)
 800108e:	f001 fdfb 	bl	8002c88 <HAL_I2C_Master_Transmit>
}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000200 	.word	0x20000200

080010a0 <lcd_send_data>:

void lcd_send_data (char data)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af02      	add	r7, sp, #8
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	f023 030f 	bic.w	r3, r3, #15
 80010b0:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	011b      	lsls	r3, r3, #4
 80010b6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80010b8:	7bfb      	ldrb	r3, [r7, #15]
 80010ba:	f043 030d 	orr.w	r3, r3, #13
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	f043 0309 	orr.w	r3, r3, #9
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80010cc:	7bbb      	ldrb	r3, [r7, #14]
 80010ce:	f043 030d 	orr.w	r3, r3, #13
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80010d6:	7bbb      	ldrb	r3, [r7, #14]
 80010d8:	f043 0309 	orr.w	r3, r3, #9
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80010e0:	f107 0208 	add.w	r2, r7, #8
 80010e4:	2364      	movs	r3, #100	@ 0x64
 80010e6:	9300      	str	r3, [sp, #0]
 80010e8:	2304      	movs	r3, #4
 80010ea:	214e      	movs	r1, #78	@ 0x4e
 80010ec:	4803      	ldr	r0, [pc, #12]	@ (80010fc <lcd_send_data+0x5c>)
 80010ee:	f001 fdcb 	bl	8002c88 <HAL_I2C_Master_Transmit>
}
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000200 	.word	0x20000200

08001100 <lcd_put_cur>:
	}
	lcd_put_cur(0, 0); //Dopisane ustawienie kursora na 0,0
}

void lcd_put_cur(int row, int col)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	6039      	str	r1, [r7, #0]
    switch (row)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d003      	beq.n	8001118 <lcd_put_cur+0x18>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d005      	beq.n	8001122 <lcd_put_cur+0x22>
 8001116:	e009      	b.n	800112c <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800111e:	603b      	str	r3, [r7, #0]
            break;
 8001120:	e004      	b.n	800112c <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001128:	603b      	str	r3, [r7, #0]
            break;
 800112a:	bf00      	nop
    }

    lcd_send_cmd (col);
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	b2db      	uxtb	r3, r3
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff ff85 	bl	8001040 <lcd_send_cmd>
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <lcd_init>:


void lcd_init (void)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001142:	2032      	movs	r0, #50	@ 0x32
 8001144:	f001 f9a2 	bl	800248c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001148:	2030      	movs	r0, #48	@ 0x30
 800114a:	f7ff ff79 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800114e:	2005      	movs	r0, #5
 8001150:	f001 f99c 	bl	800248c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001154:	2030      	movs	r0, #48	@ 0x30
 8001156:	f7ff ff73 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800115a:	2001      	movs	r0, #1
 800115c:	f001 f996 	bl	800248c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001160:	2030      	movs	r0, #48	@ 0x30
 8001162:	f7ff ff6d 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(10);
 8001166:	200a      	movs	r0, #10
 8001168:	f001 f990 	bl	800248c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800116c:	2020      	movs	r0, #32
 800116e:	f7ff ff67 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(10);
 8001172:	200a      	movs	r0, #10
 8001174:	f001 f98a 	bl	800248c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001178:	2028      	movs	r0, #40	@ 0x28
 800117a:	f7ff ff61 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(1);
 800117e:	2001      	movs	r0, #1
 8001180:	f001 f984 	bl	800248c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001184:	2008      	movs	r0, #8
 8001186:	f7ff ff5b 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(1);
 800118a:	2001      	movs	r0, #1
 800118c:	f001 f97e 	bl	800248c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001190:	2001      	movs	r0, #1
 8001192:	f7ff ff55 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(1);
 8001196:	2001      	movs	r0, #1
 8001198:	f001 f978 	bl	800248c <HAL_Delay>
	HAL_Delay(1);
 800119c:	2001      	movs	r0, #1
 800119e:	f001 f975 	bl	800248c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80011a2:	2006      	movs	r0, #6
 80011a4:	f7ff ff4c 	bl	8001040 <lcd_send_cmd>
	HAL_Delay(1);
 80011a8:	2001      	movs	r0, #1
 80011aa:	f001 f96f 	bl	800248c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80011ae:	200c      	movs	r0, #12
 80011b0:	f7ff ff46 	bl	8001040 <lcd_send_cmd>
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	while (*str)
 80011c0:	e006      	b.n	80011d0 <lcd_send_string+0x18>
	{
		lcd_send_data (*str++);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	1c5a      	adds	r2, r3, #1
 80011c6:	607a      	str	r2, [r7, #4]
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff ff68 	bl	80010a0 <lcd_send_data>
	while (*str)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1f4      	bne.n	80011c2 <lcd_send_string+0xa>
	}
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011e8:	b08a      	sub	sp, #40	@ 0x28
 80011ea:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ec:	f001 f8d9 	bl	80023a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011f0:	f000 f8d8 	bl	80013a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f4:	f000 fae6 	bl	80017c4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80011f8:	f000 f978 	bl	80014ec <MX_LPUART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80011fc:	f000 fab4 	bl	8001768 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 8001200:	f000 f9a0 	bl	8001544 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001204:	f000 f9f2 	bl	80015ec <MX_TIM5_Init>
  MX_TIM6_Init();
 8001208:	f000 fa70 	bl	80016ec <MX_TIM6_Init>
  MX_I2C1_Init();
 800120c:	f000 f92e 	bl	800146c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001210:	213c      	movs	r1, #60	@ 0x3c
 8001212:	4853      	ldr	r0, [pc, #332]	@ (8001360 <main+0x17c>)
 8001214:	f004 f8b6 	bl	8005384 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8001218:	4852      	ldr	r0, [pc, #328]	@ (8001364 <main+0x180>)
 800121a:	f003 fe35 	bl	8004e88 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 800121e:	2104      	movs	r1, #4
 8001220:	4851      	ldr	r0, [pc, #324]	@ (8001368 <main+0x184>)
 8001222:	f003 ff03 	bl	800502c <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&hlpuart1, &rx_char, 1);
 8001226:	2201      	movs	r2, #1
 8001228:	4950      	ldr	r1, [pc, #320]	@ (800136c <main+0x188>)
 800122a:	4851      	ldr	r0, [pc, #324]	@ (8001370 <main+0x18c>)
 800122c:	f005 fa40 	bl	80066b0 <HAL_UART_Receive_IT>
  lcd_init ();
 8001230:	f7ff ff85 	bl	800113e <lcd_init>
  lcd_send_string ("Inicjalizacja ukladu");
 8001234:	484f      	ldr	r0, [pc, #316]	@ (8001374 <main+0x190>)
 8001236:	f7ff ffbf 	bl	80011b8 <lcd_send_string>
  HAL_Delay(100);
 800123a:	2064      	movs	r0, #100	@ 0x64
 800123c:	f001 f926 	bl	800248c <HAL_Delay>
  lcd_put_cur(1, 0);
 8001240:	2100      	movs	r1, #0
 8001242:	2001      	movs	r0, #1
 8001244:	f7ff ff5c 	bl	8001100 <lcd_put_cur>
  lcd_send_string("Start");
 8001248:	484b      	ldr	r0, [pc, #300]	@ (8001378 <main+0x194>)
 800124a:	f7ff ffb5 	bl	80011b8 <lcd_send_string>
  HAL_Delay(2000);
 800124e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001252:	f001 f91b 	bl	800248c <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (telemetry_flag)
 8001256:	4b49      	ldr	r3, [pc, #292]	@ (800137c <main+0x198>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d052      	beq.n	8001304 <main+0x120>
    {
    	int len;
      telemetry_flag = 0;
 800125e:	4b47      	ldr	r3, [pc, #284]	@ (800137c <main+0x198>)
 8001260:	2200      	movs	r2, #0
 8001262:	701a      	strb	r2, [r3, #0]
      if (velocity_error<0)
 8001264:	4b46      	ldr	r3, [pc, #280]	@ (8001380 <main+0x19c>)
 8001266:	edd3 7a00 	vldr	s15, [r3]
 800126a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800126e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001272:	d520      	bpl.n	80012b6 <main+0xd2>
    	  len = sprintf(uart_tx_buf, "V: % .2f rad/s, E: % .2f rad/s, Out: % .2fV\r\n",
 8001274:	4b43      	ldr	r3, [pc, #268]	@ (8001384 <main+0x1a0>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff f975 	bl	8000568 <__aeabi_f2d>
 800127e:	4680      	mov	r8, r0
 8001280:	4689      	mov	r9, r1
 8001282:	4b3f      	ldr	r3, [pc, #252]	@ (8001380 <main+0x19c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff f96e 	bl	8000568 <__aeabi_f2d>
 800128c:	4604      	mov	r4, r0
 800128e:	460d      	mov	r5, r1
 8001290:	4b3d      	ldr	r3, [pc, #244]	@ (8001388 <main+0x1a4>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff f967 	bl	8000568 <__aeabi_f2d>
 800129a:	4602      	mov	r2, r0
 800129c:	460b      	mov	r3, r1
 800129e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012a2:	e9cd 4500 	strd	r4, r5, [sp]
 80012a6:	4642      	mov	r2, r8
 80012a8:	464b      	mov	r3, r9
 80012aa:	4938      	ldr	r1, [pc, #224]	@ (800138c <main+0x1a8>)
 80012ac:	4838      	ldr	r0, [pc, #224]	@ (8001390 <main+0x1ac>)
 80012ae:	f008 fae3 	bl	8009878 <siprintf>
 80012b2:	6178      	str	r0, [r7, #20]
 80012b4:	e01f      	b.n	80012f6 <main+0x112>
                               predk, velocity_error, pid_output);
      else
    	  len = sprintf(uart_tx_buf, "V: %.2f rad/s, E: +%.2f rad/s, Out: % .2fV\r\n",
 80012b6:	4b33      	ldr	r3, [pc, #204]	@ (8001384 <main+0x1a0>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff f954 	bl	8000568 <__aeabi_f2d>
 80012c0:	4680      	mov	r8, r0
 80012c2:	4689      	mov	r9, r1
 80012c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001380 <main+0x19c>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f94d 	bl	8000568 <__aeabi_f2d>
 80012ce:	4604      	mov	r4, r0
 80012d0:	460d      	mov	r5, r1
 80012d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001388 <main+0x1a4>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff f946 	bl	8000568 <__aeabi_f2d>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012e4:	e9cd 4500 	strd	r4, r5, [sp]
 80012e8:	4642      	mov	r2, r8
 80012ea:	464b      	mov	r3, r9
 80012ec:	4929      	ldr	r1, [pc, #164]	@ (8001394 <main+0x1b0>)
 80012ee:	4828      	ldr	r0, [pc, #160]	@ (8001390 <main+0x1ac>)
 80012f0:	f008 fac2 	bl	8009878 <siprintf>
 80012f4:	6178      	str	r0, [r7, #20]
    	                                 predk, velocity_error, pid_output);

      HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_tx_buf, len, 100);
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	b29a      	uxth	r2, r3
 80012fa:	2364      	movs	r3, #100	@ 0x64
 80012fc:	4924      	ldr	r1, [pc, #144]	@ (8001390 <main+0x1ac>)
 80012fe:	481c      	ldr	r0, [pc, #112]	@ (8001370 <main+0x18c>)
 8001300:	f005 f942 	bl	8006588 <HAL_UART_Transmit>
    }
    
    if (lcd_flag)
 8001304:	4b24      	ldr	r3, [pc, #144]	@ (8001398 <main+0x1b4>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d0a4      	beq.n	8001256 <main+0x72>
    {
      lcd_flag = 0;
 800130c:	4b22      	ldr	r3, [pc, #136]	@ (8001398 <main+0x1b4>)
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]
      char lcd_buf[17];
      
      lcd_put_cur(0, 0);
 8001312:	2100      	movs	r1, #0
 8001314:	2000      	movs	r0, #0
 8001316:	f7ff fef3 	bl	8001100 <lcd_put_cur>
      sprintf(lcd_buf, "V:%.2f rad/s  ", predk);
 800131a:	4b1a      	ldr	r3, [pc, #104]	@ (8001384 <main+0x1a0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff f922 	bl	8000568 <__aeabi_f2d>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4638      	mov	r0, r7
 800132a:	491c      	ldr	r1, [pc, #112]	@ (800139c <main+0x1b8>)
 800132c:	f008 faa4 	bl	8009878 <siprintf>
      lcd_send_string(lcd_buf);
 8001330:	463b      	mov	r3, r7
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff ff40 	bl	80011b8 <lcd_send_string>
      
      lcd_put_cur(1, 0);
 8001338:	2100      	movs	r1, #0
 800133a:	2001      	movs	r0, #1
 800133c:	f7ff fee0 	bl	8001100 <lcd_put_cur>
      sprintf(lcd_buf, "E:%.2f rad/s  ", velocity_error);
 8001340:	4b0f      	ldr	r3, [pc, #60]	@ (8001380 <main+0x19c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff f90f 	bl	8000568 <__aeabi_f2d>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4638      	mov	r0, r7
 8001350:	4913      	ldr	r1, [pc, #76]	@ (80013a0 <main+0x1bc>)
 8001352:	f008 fa91 	bl	8009878 <siprintf>
      lcd_send_string(lcd_buf);
 8001356:	463b      	mov	r3, r7
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff2d 	bl	80011b8 <lcd_send_string>
    if (telemetry_flag)
 800135e:	e77a      	b.n	8001256 <main+0x72>
 8001360:	200002dc 	.word	0x200002dc
 8001364:	20000374 	.word	0x20000374
 8001368:	20000328 	.word	0x20000328
 800136c:	20000940 	.word	0x20000940
 8001370:	20000254 	.word	0x20000254
 8001374:	0800c400 	.word	0x0800c400
 8001378:	0800c418 	.word	0x0800c418
 800137c:	20000942 	.word	0x20000942
 8001380:	200008b4 	.word	0x200008b4
 8001384:	200008ac 	.word	0x200008ac
 8001388:	200008b8 	.word	0x200008b8
 800138c:	0800c420 	.word	0x0800c420
 8001390:	200008c8 	.word	0x200008c8
 8001394:	0800c450 	.word	0x0800c450
 8001398:	20000943 	.word	0x20000943
 800139c:	0800c480 	.word	0x0800c480
 80013a0:	0800c490 	.word	0x0800c490

080013a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b096      	sub	sp, #88	@ 0x58
 80013a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	2244      	movs	r2, #68	@ 0x44
 80013b0:	2100      	movs	r1, #0
 80013b2:	4618      	mov	r0, r3
 80013b4:	f008 fac5 	bl	8009942 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b8:	463b      	mov	r3, r7
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	60da      	str	r2, [r3, #12]
 80013c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013c6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013ca:	f002 f977 	bl	80036bc <HAL_PWREx_ControlVoltageScaling>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013d4:	f000 fc74 	bl	8001cc0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80013d8:	f002 f952 	bl	8003680 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80013dc:	4b22      	ldr	r3, [pc, #136]	@ (8001468 <SystemClock_Config+0xc4>)
 80013de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013e2:	4a21      	ldr	r2, [pc, #132]	@ (8001468 <SystemClock_Config+0xc4>)
 80013e4:	f023 0318 	bic.w	r3, r3, #24
 80013e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80013ec:	2314      	movs	r3, #20
 80013ee:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80013f0:	2301      	movs	r3, #1
 80013f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013f4:	2301      	movs	r3, #1
 80013f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80013f8:	2300      	movs	r3, #0
 80013fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013fc:	2360      	movs	r3, #96	@ 0x60
 80013fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001400:	2302      	movs	r3, #2
 8001402:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001404:	2301      	movs	r3, #1
 8001406:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001408:	2301      	movs	r3, #1
 800140a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 71;
 800140c:	2347      	movs	r3, #71	@ 0x47
 800140e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001410:	2302      	movs	r3, #2
 8001412:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001414:	2302      	movs	r3, #2
 8001416:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 8001418:	2306      	movs	r3, #6
 800141a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	4618      	mov	r0, r3
 8001422:	f002 f9c1 	bl	80037a8 <HAL_RCC_OscConfig>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800142c:	f000 fc48 	bl	8001cc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001430:	230f      	movs	r3, #15
 8001432:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001434:	2303      	movs	r3, #3
 8001436:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001438:	2300      	movs	r3, #0
 800143a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800143c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001440:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001446:	463b      	mov	r3, r7
 8001448:	2102      	movs	r1, #2
 800144a:	4618      	mov	r0, r3
 800144c:	f002 fdc6 	bl	8003fdc <HAL_RCC_ClockConfig>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001456:	f000 fc33 	bl	8001cc0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800145a:	f003 fadf 	bl	8004a1c <HAL_RCCEx_EnableMSIPLLMode>
}
 800145e:	bf00      	nop
 8001460:	3758      	adds	r7, #88	@ 0x58
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40021000 	.word	0x40021000

0800146c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001470:	4b1b      	ldr	r3, [pc, #108]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001472:	4a1c      	ldr	r2, [pc, #112]	@ (80014e4 <MX_I2C1_Init+0x78>)
 8001474:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00805B85;
 8001476:	4b1a      	ldr	r3, [pc, #104]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001478:	4a1b      	ldr	r2, [pc, #108]	@ (80014e8 <MX_I2C1_Init+0x7c>)
 800147a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800147c:	4b18      	ldr	r3, [pc, #96]	@ (80014e0 <MX_I2C1_Init+0x74>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001482:	4b17      	ldr	r3, [pc, #92]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001484:	2201      	movs	r2, #1
 8001486:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001488:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <MX_I2C1_Init+0x74>)
 800148a:	2200      	movs	r2, #0
 800148c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800148e:	4b14      	ldr	r3, [pc, #80]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001490:	2200      	movs	r2, #0
 8001492:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001494:	4b12      	ldr	r3, [pc, #72]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001496:	2200      	movs	r2, #0
 8001498:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800149a:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <MX_I2C1_Init+0x74>)
 800149c:	2200      	movs	r2, #0
 800149e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014a0:	4b0f      	ldr	r3, [pc, #60]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014a6:	480e      	ldr	r0, [pc, #56]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014a8:	f001 fb52 	bl	8002b50 <HAL_I2C_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80014b2:	f000 fc05 	bl	8001cc0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014b6:	2100      	movs	r1, #0
 80014b8:	4809      	ldr	r0, [pc, #36]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014ba:	f001 ff17 	bl	80032ec <HAL_I2CEx_ConfigAnalogFilter>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80014c4:	f000 fbfc 	bl	8001cc0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80014c8:	2100      	movs	r1, #0
 80014ca:	4805      	ldr	r0, [pc, #20]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014cc:	f001 ff59 	bl	8003382 <HAL_I2CEx_ConfigDigitalFilter>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80014d6:	f000 fbf3 	bl	8001cc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000200 	.word	0x20000200
 80014e4:	40005400 	.word	0x40005400
 80014e8:	00805b85 	.word	0x00805b85

080014ec <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80014f0:	4b12      	ldr	r3, [pc, #72]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 80014f2:	4a13      	ldr	r2, [pc, #76]	@ (8001540 <MX_LPUART1_UART_Init+0x54>)
 80014f4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80014f6:	4b11      	ldr	r3, [pc, #68]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 80014f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014fc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014fe:	4b0f      	ldr	r3, [pc, #60]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 8001500:	2200      	movs	r2, #0
 8001502:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001504:	4b0d      	ldr	r3, [pc, #52]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 8001506:	2200      	movs	r2, #0
 8001508:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800150a:	4b0c      	ldr	r3, [pc, #48]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 800150c:	2200      	movs	r2, #0
 800150e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001510:	4b0a      	ldr	r3, [pc, #40]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 8001512:	220c      	movs	r2, #12
 8001514:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001516:	4b09      	ldr	r3, [pc, #36]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 8001518:	2200      	movs	r2, #0
 800151a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800151c:	4b07      	ldr	r3, [pc, #28]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 800151e:	2200      	movs	r2, #0
 8001520:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001522:	4b06      	ldr	r3, [pc, #24]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 8001524:	2200      	movs	r2, #0
 8001526:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001528:	4804      	ldr	r0, [pc, #16]	@ (800153c <MX_LPUART1_UART_Init+0x50>)
 800152a:	f004 ffdf 	bl	80064ec <HAL_UART_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8001534:	f000 fbc4 	bl	8001cc0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000254 	.word	0x20000254
 8001540:	40008000 	.word	0x40008000

08001544 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b08c      	sub	sp, #48	@ 0x30
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800154a:	f107 030c 	add.w	r3, r7, #12
 800154e:	2224      	movs	r2, #36	@ 0x24
 8001550:	2100      	movs	r1, #0
 8001552:	4618      	mov	r0, r3
 8001554:	f008 f9f5 	bl	8009942 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001558:	463b      	mov	r3, r7
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001562:	4b21      	ldr	r3, [pc, #132]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 8001564:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001568:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800156a:	4b1f      	ldr	r3, [pc, #124]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 800156c:	2200      	movs	r2, #0
 800156e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001570:	4b1d      	ldr	r3, [pc, #116]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001576:	4b1c      	ldr	r3, [pc, #112]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 8001578:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800157c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800157e:	4b1a      	ldr	r3, [pc, #104]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001584:	4b18      	ldr	r3, [pc, #96]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 8001586:	2200      	movs	r2, #0
 8001588:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800158a:	2301      	movs	r3, #1
 800158c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800158e:	2300      	movs	r3, #0
 8001590:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001592:	2301      	movs	r3, #1
 8001594:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001596:	2300      	movs	r3, #0
 8001598:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800159e:	2300      	movs	r3, #0
 80015a0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015a2:	2301      	movs	r3, #1
 80015a4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015a6:	2300      	movs	r3, #0
 80015a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80015ae:	f107 030c 	add.w	r3, r7, #12
 80015b2:	4619      	mov	r1, r3
 80015b4:	480c      	ldr	r0, [pc, #48]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 80015b6:	f003 fe3f 	bl	8005238 <HAL_TIM_Encoder_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80015c0:	f000 fb7e 	bl	8001cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c4:	2300      	movs	r3, #0
 80015c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015cc:	463b      	mov	r3, r7
 80015ce:	4619      	mov	r1, r3
 80015d0:	4805      	ldr	r0, [pc, #20]	@ (80015e8 <MX_TIM2_Init+0xa4>)
 80015d2:	f004 fee5 	bl	80063a0 <HAL_TIMEx_MasterConfigSynchronization>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80015dc:	f000 fb70 	bl	8001cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015e0:	bf00      	nop
 80015e2:	3730      	adds	r7, #48	@ 0x30
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	200002dc 	.word	0x200002dc

080015ec <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b08e      	sub	sp, #56	@ 0x38
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015f2:	f107 031c 	add.w	r3, r7, #28
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	605a      	str	r2, [r3, #4]
 80015fc:	609a      	str	r2, [r3, #8]
 80015fe:	60da      	str	r2, [r3, #12]
 8001600:	611a      	str	r2, [r3, #16]
 8001602:	615a      	str	r2, [r3, #20]
 8001604:	619a      	str	r2, [r3, #24]
  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001606:	f107 030c 	add.w	r3, r7, #12
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001614:	463b      	mov	r3, r7
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]
 800161c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800161e:	4b31      	ldr	r3, [pc, #196]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001620:	4a31      	ldr	r2, [pc, #196]	@ (80016e8 <MX_TIM5_Init+0xfc>)
 8001622:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001624:	4b2f      	ldr	r3, [pc, #188]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001626:	2200      	movs	r2, #0
 8001628:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800162a:	4b2e      	ldr	r3, [pc, #184]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 2399;
 8001630:	4b2c      	ldr	r3, [pc, #176]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001632:	f640 125f 	movw	r2, #2399	@ 0x95f
 8001636:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001638:	4b2a      	ldr	r3, [pc, #168]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 800163a:	2200      	movs	r2, #0
 800163c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800163e:	4b29      	ldr	r3, [pc, #164]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001644:	4827      	ldr	r0, [pc, #156]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001646:	f003 fbc7 	bl	8004dd8 <HAL_TIM_Base_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001650:	f000 fb36 	bl	8001cc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001654:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001658:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800165a:	f107 030c 	add.w	r3, r7, #12
 800165e:	4619      	mov	r1, r3
 8001660:	4820      	ldr	r0, [pc, #128]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 8001662:	f004 f939 	bl	80058d8 <HAL_TIM_ConfigClockSource>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 800166c:	f000 fb28 	bl	8001cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001670:	2300      	movs	r3, #0
 8001672:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001674:	2300      	movs	r3, #0
 8001676:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001678:	463b      	mov	r3, r7
 800167a:	4619      	mov	r1, r3
 800167c:	4819      	ldr	r0, [pc, #100]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 800167e:	f004 fe8f 	bl	80063a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM5_Init+0xa0>
  {
    Error_Handler();
 8001688:	f000 fb1a 	bl	8001cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800168c:	4815      	ldr	r0, [pc, #84]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 800168e:	f003 fc6b 	bl	8004f68 <HAL_TIM_PWM_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001698:	f000 fb12 	bl	8001cc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800169c:	2360      	movs	r3, #96	@ 0x60
 800169e:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016a4:	2300      	movs	r3, #0
 80016a6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016a8:	2300      	movs	r3, #0
 80016aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016ac:	f107 031c 	add.w	r3, r7, #28
 80016b0:	2204      	movs	r2, #4
 80016b2:	4619      	mov	r1, r3
 80016b4:	480b      	ldr	r0, [pc, #44]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 80016b6:	f003 fffb 	bl	80056b0 <HAL_TIM_PWM_ConfigChannel>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80016c0:	f000 fafe 	bl	8001cc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016c4:	f107 031c 	add.w	r3, r7, #28
 80016c8:	2204      	movs	r2, #4
 80016ca:	4619      	mov	r1, r3
 80016cc:	4805      	ldr	r0, [pc, #20]	@ (80016e4 <MX_TIM5_Init+0xf8>)
 80016ce:	f003 ffef 	bl	80056b0 <HAL_TIM_PWM_ConfigChannel>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM5_Init+0xf0>
  {
    Error_Handler();
 80016d8:	f000 faf2 	bl	8001cc0 <Error_Handler>
  }
  /* USER CODE END TIM5_Init 2 */

}
 80016dc:	bf00      	nop
 80016de:	3738      	adds	r7, #56	@ 0x38
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000328 	.word	0x20000328
 80016e8:	40000c00 	.word	0x40000c00

080016ec <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80016fc:	4b18      	ldr	r3, [pc, #96]	@ (8001760 <MX_TIM6_Init+0x74>)
 80016fe:	4a19      	ldr	r2, [pc, #100]	@ (8001764 <MX_TIM6_Init+0x78>)
 8001700:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 47;
 8001702:	4b17      	ldr	r3, [pc, #92]	@ (8001760 <MX_TIM6_Init+0x74>)
 8001704:	222f      	movs	r2, #47	@ 0x2f
 8001706:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001708:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <MX_TIM6_Init+0x74>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19999;
 800170e:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <MX_TIM6_Init+0x74>)
 8001710:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001714:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001716:	4b12      	ldr	r3, [pc, #72]	@ (8001760 <MX_TIM6_Init+0x74>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800171c:	4810      	ldr	r0, [pc, #64]	@ (8001760 <MX_TIM6_Init+0x74>)
 800171e:	f003 fb5b 	bl	8004dd8 <HAL_TIM_Base_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001728:	f000 faca 	bl	8001cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800172c:	2300      	movs	r3, #0
 800172e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001730:	2300      	movs	r3, #0
 8001732:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001734:	1d3b      	adds	r3, r7, #4
 8001736:	4619      	mov	r1, r3
 8001738:	4809      	ldr	r0, [pc, #36]	@ (8001760 <MX_TIM6_Init+0x74>)
 800173a:	f004 fe31 	bl	80063a0 <HAL_TIMEx_MasterConfigSynchronization>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001744:	f000 fabc 	bl	8001cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001748:	2200      	movs	r2, #0
 800174a:	2100      	movs	r1, #0
 800174c:	2036      	movs	r0, #54	@ 0x36
 800174e:	f000 ff9c 	bl	800268a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001752:	2036      	movs	r0, #54	@ 0x36
 8001754:	f000 ffb5 	bl	80026c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM6_Init 2 */

}
 8001758:	bf00      	nop
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20000374 	.word	0x20000374
 8001764:	40001000 	.word	0x40001000

08001768 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800176c:	4b14      	ldr	r3, [pc, #80]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800176e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001772:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001774:	4b12      	ldr	r3, [pc, #72]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001776:	2206      	movs	r2, #6
 8001778:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800177a:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800177c:	2202      	movs	r2, #2
 800177e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001780:	4b0f      	ldr	r3, [pc, #60]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001782:	2202      	movs	r2, #2
 8001784:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001786:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001788:	2201      	movs	r2, #1
 800178a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800178c:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800178e:	2200      	movs	r2, #0
 8001790:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001792:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001794:	2200      	movs	r2, #0
 8001796:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001798:	4b09      	ldr	r3, [pc, #36]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800179a:	2201      	movs	r2, #1
 800179c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800179e:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80017aa:	4805      	ldr	r0, [pc, #20]	@ (80017c0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017ac:	f001 fe35 	bl	800341a <HAL_PCD_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80017b6:	f000 fa83 	bl	8001cc0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	200003c0 	.word	0x200003c0

080017c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08c      	sub	sp, #48	@ 0x30
 80017c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ca:	f107 031c 	add.w	r3, r7, #28
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	60da      	str	r2, [r3, #12]
 80017d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017da:	4b5a      	ldr	r3, [pc, #360]	@ (8001944 <MX_GPIO_Init+0x180>)
 80017dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017de:	4a59      	ldr	r2, [pc, #356]	@ (8001944 <MX_GPIO_Init+0x180>)
 80017e0:	f043 0304 	orr.w	r3, r3, #4
 80017e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017e6:	4b57      	ldr	r3, [pc, #348]	@ (8001944 <MX_GPIO_Init+0x180>)
 80017e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ea:	f003 0304 	and.w	r3, r3, #4
 80017ee:	61bb      	str	r3, [r7, #24]
 80017f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017f2:	4b54      	ldr	r3, [pc, #336]	@ (8001944 <MX_GPIO_Init+0x180>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	4a53      	ldr	r2, [pc, #332]	@ (8001944 <MX_GPIO_Init+0x180>)
 80017f8:	f043 0320 	orr.w	r3, r3, #32
 80017fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017fe:	4b51      	ldr	r3, [pc, #324]	@ (8001944 <MX_GPIO_Init+0x180>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001802:	f003 0320 	and.w	r3, r3, #32
 8001806:	617b      	str	r3, [r7, #20]
 8001808:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800180a:	4b4e      	ldr	r3, [pc, #312]	@ (8001944 <MX_GPIO_Init+0x180>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180e:	4a4d      	ldr	r2, [pc, #308]	@ (8001944 <MX_GPIO_Init+0x180>)
 8001810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001814:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001816:	4b4b      	ldr	r3, [pc, #300]	@ (8001944 <MX_GPIO_Init+0x180>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	4b48      	ldr	r3, [pc, #288]	@ (8001944 <MX_GPIO_Init+0x180>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001826:	4a47      	ldr	r2, [pc, #284]	@ (8001944 <MX_GPIO_Init+0x180>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800182e:	4b45      	ldr	r3, [pc, #276]	@ (8001944 <MX_GPIO_Init+0x180>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800183a:	4b42      	ldr	r3, [pc, #264]	@ (8001944 <MX_GPIO_Init+0x180>)
 800183c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183e:	4a41      	ldr	r2, [pc, #260]	@ (8001944 <MX_GPIO_Init+0x180>)
 8001840:	f043 0302 	orr.w	r3, r3, #2
 8001844:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001846:	4b3f      	ldr	r3, [pc, #252]	@ (8001944 <MX_GPIO_Init+0x180>)
 8001848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184a:	f003 0302 	and.w	r3, r3, #2
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001852:	4b3c      	ldr	r3, [pc, #240]	@ (8001944 <MX_GPIO_Init+0x180>)
 8001854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001856:	4a3b      	ldr	r2, [pc, #236]	@ (8001944 <MX_GPIO_Init+0x180>)
 8001858:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800185c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800185e:	4b39      	ldr	r3, [pc, #228]	@ (8001944 <MX_GPIO_Init+0x180>)
 8001860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001866:	607b      	str	r3, [r7, #4]
 8001868:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800186a:	f001 ff8d 	bl	8003788 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 800186e:	2200      	movs	r2, #0
 8001870:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001874:	4834      	ldr	r0, [pc, #208]	@ (8001948 <MX_GPIO_Init+0x184>)
 8001876:	f001 f953 	bl	8002b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800187a:	2200      	movs	r2, #0
 800187c:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8001880:	4832      	ldr	r0, [pc, #200]	@ (800194c <MX_GPIO_Init+0x188>)
 8001882:	f001 f94d 	bl	8002b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001886:	2200      	movs	r2, #0
 8001888:	2140      	movs	r1, #64	@ 0x40
 800188a:	4831      	ldr	r0, [pc, #196]	@ (8001950 <MX_GPIO_Init+0x18c>)
 800188c:	f001 f948 	bl	8002b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001890:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001894:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001896:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800189a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018a0:	f107 031c 	add.w	r3, r7, #28
 80018a4:	4619      	mov	r1, r3
 80018a6:	482b      	ldr	r0, [pc, #172]	@ (8001954 <MX_GPIO_Init+0x190>)
 80018a8:	f000 ffa8 	bl	80027fc <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 80018ac:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b2:	2301      	movs	r3, #1
 80018b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	2300      	movs	r3, #0
 80018b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ba:	2300      	movs	r3, #0
 80018bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018be:	f107 031c 	add.w	r3, r7, #28
 80018c2:	4619      	mov	r1, r3
 80018c4:	4820      	ldr	r0, [pc, #128]	@ (8001948 <MX_GPIO_Init+0x184>)
 80018c6:	f000 ff99 	bl	80027fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80018ca:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80018ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d0:	2301      	movs	r3, #1
 80018d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d8:	2300      	movs	r3, #0
 80018da:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018dc:	f107 031c 	add.w	r3, r7, #28
 80018e0:	4619      	mov	r1, r3
 80018e2:	481a      	ldr	r0, [pc, #104]	@ (800194c <MX_GPIO_Init+0x188>)
 80018e4:	f000 ff8a 	bl	80027fc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80018e8:	2320      	movs	r3, #32
 80018ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ec:	2300      	movs	r3, #0
 80018ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018f4:	f107 031c 	add.w	r3, r7, #28
 80018f8:	4619      	mov	r1, r3
 80018fa:	4815      	ldr	r0, [pc, #84]	@ (8001950 <MX_GPIO_Init+0x18c>)
 80018fc:	f000 ff7e 	bl	80027fc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001900:	2340      	movs	r3, #64	@ 0x40
 8001902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001904:	2301      	movs	r3, #1
 8001906:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190c:	2300      	movs	r3, #0
 800190e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001910:	f107 031c 	add.w	r3, r7, #28
 8001914:	4619      	mov	r1, r3
 8001916:	480e      	ldr	r0, [pc, #56]	@ (8001950 <MX_GPIO_Init+0x18c>)
 8001918:	f000 ff70 	bl	80027fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Configure GPIO pins : PF8 PF9 for H-Bridge IN1/IN2 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800191c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001922:	2301      	movs	r3, #1
 8001924:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192a:	2300      	movs	r3, #0
 800192c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800192e:	f107 031c 	add.w	r3, r7, #28
 8001932:	4619      	mov	r1, r3
 8001934:	4804      	ldr	r0, [pc, #16]	@ (8001948 <MX_GPIO_Init+0x184>)
 8001936:	f000 ff61 	bl	80027fc <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 800193a:	bf00      	nop
 800193c:	3730      	adds	r7, #48	@ 0x30
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40021000 	.word	0x40021000
 8001948:	48001400 	.word	0x48001400
 800194c:	48000400 	.word	0x48000400
 8001950:	48001800 	.word	0x48001800
 8001954:	48000800 	.word	0x48000800

08001958 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08a      	sub	sp, #40	@ 0x28
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM6)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a92      	ldr	r2, [pc, #584]	@ (8001bb0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001966:	4293      	cmp	r3, r2
 8001968:	f040 811e 	bne.w	8001ba8 <HAL_TIM_PeriodElapsedCallback+0x250>
  {
    int32_t current_counter = (int32_t)__HAL_TIM_GET_COUNTER(&htim2);
 800196c:	4b91      	ldr	r3, [pc, #580]	@ (8001bb4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001972:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t diff = current_counter - last_counter;
 8001974:	4b90      	ldr	r3, [pc, #576]	@ (8001bb8 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	623b      	str	r3, [r7, #32]
    last_counter = current_counter;
 800197e:	4a8e      	ldr	r2, [pc, #568]	@ (8001bb8 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001982:	6013      	str	r3, [r2, #0]
    
    // Calculate velocity in rad/s
    float raw_velocity = ((float)diff * 2.0f * M_PI) / (ENCODER_RESOLUTION * SAMPLE_TIME);
 8001984:	6a3b      	ldr	r3, [r7, #32]
 8001986:	ee07 3a90 	vmov	s15, r3
 800198a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800198e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001992:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8001bbc <HAL_TIM_PeriodElapsedCallback+0x264>
 8001996:	ee27 7a87 	vmul.f32	s14, s15, s14
 800199a:	eddf 6a89 	vldr	s13, [pc, #548]	@ 8001bc0 <HAL_TIM_PeriodElapsedCallback+0x268>
 800199e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019a2:	edc7 7a07 	vstr	s15, [r7, #28]
    impulsy = current_counter;
 80019a6:	4a87      	ldr	r2, [pc, #540]	@ (8001bc4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80019a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019aa:	6013      	str	r3, [r2, #0]
    licznik++;
 80019ac:	4b86      	ldr	r3, [pc, #536]	@ (8001bc8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	3301      	adds	r3, #1
 80019b2:	4a85      	ldr	r2, [pc, #532]	@ (8001bc8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 80019b4:	6013      	str	r3, [r2, #0]

    // Low pass filter (alpha=0.1)
    float alpha = 0.1f; 
 80019b6:	4b85      	ldr	r3, [pc, #532]	@ (8001bcc <HAL_TIM_PeriodElapsedCallback+0x274>)
 80019b8:	61bb      	str	r3, [r7, #24]
    filtered_velocity = alpha * raw_velocity + (1.0f - alpha) * filtered_velocity;
 80019ba:	ed97 7a06 	vldr	s14, [r7, #24]
 80019be:	edd7 7a07 	vldr	s15, [r7, #28]
 80019c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80019ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80019ce:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80019d2:	4b7f      	ldr	r3, [pc, #508]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80019d4:	edd3 7a00 	vldr	s15, [r3]
 80019d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019e0:	4b7b      	ldr	r3, [pc, #492]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80019e2:	edc3 7a00 	vstr	s15, [r3]
    predk = filtered_velocity; 
 80019e6:	4b7a      	ldr	r3, [pc, #488]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a7a      	ldr	r2, [pc, #488]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80019ec:	6013      	str	r3, [r2, #0]
    
    static float filtered_velocity_2 = 0.0f;
    filtered_velocity_2 = alpha * filtered_velocity + (1.0f - alpha) * filtered_velocity_2;
 80019ee:	4b78      	ldr	r3, [pc, #480]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80019f0:	ed93 7a00 	vldr	s14, [r3]
 80019f4:	edd7 7a06 	vldr	s15, [r7, #24]
 80019f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001a00:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a04:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001a08:	4b73      	ldr	r3, [pc, #460]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001a0a:	edd3 7a00 	vldr	s15, [r3]
 8001a0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a16:	4b70      	ldr	r3, [pc, #448]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001a18:	edc3 7a00 	vstr	s15, [r3]
    predk = filtered_velocity_2;
 8001a1c:	4b6e      	ldr	r3, [pc, #440]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a6c      	ldr	r2, [pc, #432]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001a22:	6013      	str	r3, [r2, #0]
    filtered_velocity = filtered_velocity_2; 
 8001a24:	4b6c      	ldr	r3, [pc, #432]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a69      	ldr	r2, [pc, #420]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001a2a:	6013      	str	r3, [r2, #0]
    
    velocity_error = set_velocity - filtered_velocity;
 8001a2c:	4b6b      	ldr	r3, [pc, #428]	@ (8001bdc <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001a2e:	ed93 7a00 	vldr	s14, [r3]
 8001a32:	4b67      	ldr	r3, [pc, #412]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001a34:	edd3 7a00 	vldr	s15, [r3]
 8001a38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a3c:	4b68      	ldr	r3, [pc, #416]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001a3e:	edc3 7a00 	vstr	s15, [r3]
    Integral_error += velocity_error * SAMPLE_TIME;
 8001a42:	4b67      	ldr	r3, [pc, #412]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001a44:	edd3 7a00 	vldr	s15, [r3]
 8001a48:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001be4 <HAL_TIM_PeriodElapsedCallback+0x28c>
 8001a4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a50:	4b65      	ldr	r3, [pc, #404]	@ (8001be8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001a52:	edd3 7a00 	vldr	s15, [r3]
 8001a56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a5a:	4b63      	ldr	r3, [pc, #396]	@ (8001be8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001a5c:	edc3 7a00 	vstr	s15, [r3]
    float deriv = (filtered_velocity - prev_velocity) / SAMPLE_TIME; 
 8001a60:	4b5b      	ldr	r3, [pc, #364]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001a62:	ed93 7a00 	vldr	s14, [r3]
 8001a66:	4b61      	ldr	r3, [pc, #388]	@ (8001bec <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001a68:	edd3 7a00 	vldr	s15, [r3]
 8001a6c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a70:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 8001be4 <HAL_TIM_PeriodElapsedCallback+0x28c>
 8001a74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a78:	edc7 7a05 	vstr	s15, [r7, #20]
    prev_velocity = filtered_velocity;
 8001a7c:	4b54      	ldr	r3, [pc, #336]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a5a      	ldr	r2, [pc, #360]	@ (8001bec <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001a82:	6013      	str	r3, [r2, #0]
    
    pid_output = (kp * velocity_error) + (ki * Integral_error) - (kd * deriv);
 8001a84:	4b5a      	ldr	r3, [pc, #360]	@ (8001bf0 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001a86:	ed93 7a00 	vldr	s14, [r3]
 8001a8a:	4b55      	ldr	r3, [pc, #340]	@ (8001be0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001a8c:	edd3 7a00 	vldr	s15, [r3]
 8001a90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a94:	4b57      	ldr	r3, [pc, #348]	@ (8001bf4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001a96:	edd3 6a00 	vldr	s13, [r3]
 8001a9a:	4b53      	ldr	r3, [pc, #332]	@ (8001be8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001a9c:	edd3 7a00 	vldr	s15, [r3]
 8001aa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aa4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001aa8:	4b53      	ldr	r3, [pc, #332]	@ (8001bf8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001aaa:	edd3 6a00 	vldr	s13, [r3]
 8001aae:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ab2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ab6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aba:	4b50      	ldr	r3, [pc, #320]	@ (8001bfc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001abc:	edc3 7a00 	vstr	s15, [r3]
    
    // Voltage Saturation
    if (pid_output > V_SUPPLY) pid_output = V_SUPPLY;
 8001ac0:	4b4e      	ldr	r3, [pc, #312]	@ (8001bfc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001ac2:	edd3 7a00 	vldr	s15, [r3]
 8001ac6:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8001aca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad2:	dd02      	ble.n	8001ada <HAL_TIM_PeriodElapsedCallback+0x182>
 8001ad4:	4b49      	ldr	r3, [pc, #292]	@ (8001bfc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001ad6:	4a4a      	ldr	r2, [pc, #296]	@ (8001c00 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001ad8:	601a      	str	r2, [r3, #0]
    if (pid_output < -V_SUPPLY) pid_output = -V_SUPPLY;
 8001ada:	4b48      	ldr	r3, [pc, #288]	@ (8001bfc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001adc:	edd3 7a00 	vldr	s15, [r3]
 8001ae0:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8001ae4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aec:	d502      	bpl.n	8001af4 <HAL_TIM_PeriodElapsedCallback+0x19c>
 8001aee:	4b43      	ldr	r3, [pc, #268]	@ (8001bfc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001af0:	4a44      	ldr	r2, [pc, #272]	@ (8001c04 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001af2:	601a      	str	r2, [r3, #0]
    
    // Convert Volts to PWM duty cycle
    float abs_pid_output = (pid_output > 0) ? pid_output : -pid_output;
 8001af4:	4b41      	ldr	r3, [pc, #260]	@ (8001bfc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001af6:	edd3 7a00 	vldr	s15, [r3]
 8001afa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001afe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b02:	dd03      	ble.n	8001b0c <HAL_TIM_PeriodElapsedCallback+0x1b4>
 8001b04:	4b3d      	ldr	r3, [pc, #244]	@ (8001bfc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001b06:	edd3 7a00 	vldr	s15, [r3]
 8001b0a:	e004      	b.n	8001b16 <HAL_TIM_PeriodElapsedCallback+0x1be>
 8001b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8001bfc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001b0e:	edd3 7a00 	vldr	s15, [r3]
 8001b12:	eef1 7a67 	vneg.f32	s15, s15
 8001b16:	edc7 7a04 	vstr	s15, [r7, #16]
    uint32_t pwm_val = (uint32_t)((abs_pid_output / V_SUPPLY) * PWM_PERIOD);
 8001b1a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b1e:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8001b22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b26:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001c08 <HAL_TIM_PeriodElapsedCallback+0x2b0>
 8001b2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b32:	ee17 3a90 	vmov	r3, s15
 8001b36:	60fb      	str	r3, [r7, #12]

    // Output to H-Bridge: Enable (PWM) + 2 Direction Pins (GPIO)
    if (pid_output >= 0)
 8001b38:	4b30      	ldr	r3, [pc, #192]	@ (8001bfc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001b3a:	edd3 7a00 	vldr	s15, [r3]
 8001b3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b46:	db0c      	blt.n	8001b62 <HAL_TIM_PeriodElapsedCallback+0x20a>
    {
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, GPIO_PIN_SET);   // IN1
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b4e:	482f      	ldr	r0, [pc, #188]	@ (8001c0c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001b50:	f000 ffe6 	bl	8002b20 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_RESET); // IN2
 8001b54:	2200      	movs	r2, #0
 8001b56:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b5a:	482c      	ldr	r0, [pc, #176]	@ (8001c0c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001b5c:	f000 ffe0 	bl	8002b20 <HAL_GPIO_WritePin>
 8001b60:	e00b      	b.n	8001b7a <HAL_TIM_PeriodElapsedCallback+0x222>
    }
    else
    {
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8, GPIO_PIN_RESET); // IN1
 8001b62:	2200      	movs	r2, #0
 8001b64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b68:	4828      	ldr	r0, [pc, #160]	@ (8001c0c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001b6a:	f000 ffd9 	bl	8002b20 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_SET);   // IN2
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b74:	4825      	ldr	r0, [pc, #148]	@ (8001c0c <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001b76:	f000 ffd3 	bl	8002b20 <HAL_GPIO_WritePin>
    }
    __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, pwm_val);
 8001b7a:	4b25      	ldr	r3, [pc, #148]	@ (8001c10 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	639a      	str	r2, [r3, #56]	@ 0x38
    
    // Set flag for telemetry (every tick = 20ms)
    telemetry_flag = 1;
 8001b82:	4b24      	ldr	r3, [pc, #144]	@ (8001c14 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	701a      	strb	r2, [r3, #0]

    // Set flag for LCD (every 200ms = every 10th tick)
    static uint8_t lcd_count = 0;
    if (++lcd_count >= 10)
 8001b88:	4b23      	ldr	r3, [pc, #140]	@ (8001c18 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	b2da      	uxtb	r2, r3
 8001b90:	4b21      	ldr	r3, [pc, #132]	@ (8001c18 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b92:	701a      	strb	r2, [r3, #0]
 8001b94:	4b20      	ldr	r3, [pc, #128]	@ (8001c18 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	2b09      	cmp	r3, #9
 8001b9a:	d905      	bls.n	8001ba8 <HAL_TIM_PeriodElapsedCallback+0x250>
    {
      lcd_count = 0;
 8001b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8001c18 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	701a      	strb	r2, [r3, #0]
      lcd_flag = 1;
 8001ba2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c1c <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8001ba8:	bf00      	nop
 8001baa:	3728      	adds	r7, #40	@ 0x28
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40001000 	.word	0x40001000
 8001bb4:	200002dc 	.word	0x200002dc
 8001bb8:	200008c0 	.word	0x200008c0
 8001bbc:	40490fdb 	.word	0x40490fdb
 8001bc0:	3f75c28f 	.word	0x3f75c28f
 8001bc4:	200008a4 	.word	0x200008a4
 8001bc8:	200008a8 	.word	0x200008a8
 8001bcc:	3dcccccd 	.word	0x3dcccccd
 8001bd0:	200008b0 	.word	0x200008b0
 8001bd4:	200008ac 	.word	0x200008ac
 8001bd8:	20000944 	.word	0x20000944
 8001bdc:	20000000 	.word	0x20000000
 8001be0:	200008b4 	.word	0x200008b4
 8001be4:	3ca3d70a 	.word	0x3ca3d70a
 8001be8:	200008c4 	.word	0x200008c4
 8001bec:	200008bc 	.word	0x200008bc
 8001bf0:	20000004 	.word	0x20000004
 8001bf4:	20000008 	.word	0x20000008
 8001bf8:	2000000c 	.word	0x2000000c
 8001bfc:	200008b8 	.word	0x200008b8
 8001c00:	41400000 	.word	0x41400000
 8001c04:	c1400000 	.word	0xc1400000
 8001c08:	4515f000 	.word	0x4515f000
 8001c0c:	48001400 	.word	0x48001400
 8001c10:	20000328 	.word	0x20000328
 8001c14:	20000942 	.word	0x20000942
 8001c18:	20000948 	.word	0x20000948
 8001c1c:	20000943 	.word	0x20000943

08001c20 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  if (huart->Instance == LPUART1)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ca8 <HAL_UART_RxCpltCallback+0x88>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d135      	bne.n	8001c9e <HAL_UART_RxCpltCallback+0x7e>
  {
    if (rx_char == '\r' || rx_char == '\n')
 8001c32:	4b1e      	ldr	r3, [pc, #120]	@ (8001cac <HAL_UART_RxCpltCallback+0x8c>)
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	2b0d      	cmp	r3, #13
 8001c38:	d003      	beq.n	8001c42 <HAL_UART_RxCpltCallback+0x22>
 8001c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001cac <HAL_UART_RxCpltCallback+0x8c>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b0a      	cmp	r3, #10
 8001c40:	d119      	bne.n	8001c76 <HAL_UART_RxCpltCallback+0x56>
    {
      uart_rx_buf[rx_idx] = '\0';
 8001c42:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb0 <HAL_UART_RxCpltCallback+0x90>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	461a      	mov	r2, r3
 8001c48:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb4 <HAL_UART_RxCpltCallback+0x94>)
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	5499      	strb	r1, [r3, r2]
      if (rx_idx > 0)
 8001c4e:	4b18      	ldr	r3, [pc, #96]	@ (8001cb0 <HAL_UART_RxCpltCallback+0x90>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d00b      	beq.n	8001c6e <HAL_UART_RxCpltCallback+0x4e>
      {
        set_velocity = atof(uart_rx_buf);
 8001c56:	4817      	ldr	r0, [pc, #92]	@ (8001cb4 <HAL_UART_RxCpltCallback+0x94>)
 8001c58:	f006 fae2 	bl	8008220 <atof>
 8001c5c:	ec53 2b10 	vmov	r2, r3, d0
 8001c60:	4610      	mov	r0, r2
 8001c62:	4619      	mov	r1, r3
 8001c64:	f7fe ffd0 	bl	8000c08 <__aeabi_d2f>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	4a13      	ldr	r2, [pc, #76]	@ (8001cb8 <HAL_UART_RxCpltCallback+0x98>)
 8001c6c:	6013      	str	r3, [r2, #0]
      }
      rx_idx = 0;
 8001c6e:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <HAL_UART_RxCpltCallback+0x90>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	701a      	strb	r2, [r3, #0]
 8001c74:	e00e      	b.n	8001c94 <HAL_UART_RxCpltCallback+0x74>
    }
    else if (rx_idx < sizeof(uart_rx_buf) - 1)
 8001c76:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb0 <HAL_UART_RxCpltCallback+0x90>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	2b12      	cmp	r3, #18
 8001c7c:	d80a      	bhi.n	8001c94 <HAL_UART_RxCpltCallback+0x74>
    {
      uart_rx_buf[rx_idx++] = rx_char;
 8001c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb0 <HAL_UART_RxCpltCallback+0x90>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	1c5a      	adds	r2, r3, #1
 8001c84:	b2d1      	uxtb	r1, r2
 8001c86:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb0 <HAL_UART_RxCpltCallback+0x90>)
 8001c88:	7011      	strb	r1, [r2, #0]
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	4b07      	ldr	r3, [pc, #28]	@ (8001cac <HAL_UART_RxCpltCallback+0x8c>)
 8001c8e:	7819      	ldrb	r1, [r3, #0]
 8001c90:	4b08      	ldr	r3, [pc, #32]	@ (8001cb4 <HAL_UART_RxCpltCallback+0x94>)
 8001c92:	5499      	strb	r1, [r3, r2]
    }
    HAL_UART_Receive_IT(&hlpuart1, &rx_char, 1);
 8001c94:	2201      	movs	r2, #1
 8001c96:	4905      	ldr	r1, [pc, #20]	@ (8001cac <HAL_UART_RxCpltCallback+0x8c>)
 8001c98:	4808      	ldr	r0, [pc, #32]	@ (8001cbc <HAL_UART_RxCpltCallback+0x9c>)
 8001c9a:	f004 fd09 	bl	80066b0 <HAL_UART_Receive_IT>
  }
}
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	40008000 	.word	0x40008000
 8001cac:	20000940 	.word	0x20000940
 8001cb0:	20000941 	.word	0x20000941
 8001cb4:	2000092c 	.word	0x2000092c
 8001cb8:	20000000 	.word	0x20000000
 8001cbc:	20000254 	.word	0x20000254

08001cc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cc4:	b672      	cpsid	i
}
 8001cc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <Error_Handler+0x8>

08001ccc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d10 <HAL_MspInit+0x44>)
 8001cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cd6:	4a0e      	ldr	r2, [pc, #56]	@ (8001d10 <HAL_MspInit+0x44>)
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cde:	4b0c      	ldr	r3, [pc, #48]	@ (8001d10 <HAL_MspInit+0x44>)
 8001ce0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	607b      	str	r3, [r7, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cea:	4b09      	ldr	r3, [pc, #36]	@ (8001d10 <HAL_MspInit+0x44>)
 8001cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cee:	4a08      	ldr	r2, [pc, #32]	@ (8001d10 <HAL_MspInit+0x44>)
 8001cf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cf6:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <HAL_MspInit+0x44>)
 8001cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cfe:	603b      	str	r3, [r7, #0]
 8001d00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	40021000 	.word	0x40021000

08001d14 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b0ac      	sub	sp, #176	@ 0xb0
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
 8001d26:	609a      	str	r2, [r3, #8]
 8001d28:	60da      	str	r2, [r3, #12]
 8001d2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d2c:	f107 0310 	add.w	r3, r7, #16
 8001d30:	228c      	movs	r2, #140	@ 0x8c
 8001d32:	2100      	movs	r1, #0
 8001d34:	4618      	mov	r0, r3
 8001d36:	f007 fe04 	bl	8009942 <memset>
  if(hi2c->Instance==I2C1)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a21      	ldr	r2, [pc, #132]	@ (8001dc4 <HAL_I2C_MspInit+0xb0>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d13b      	bne.n	8001dbc <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d44:	2340      	movs	r3, #64	@ 0x40
 8001d46:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d4c:	f107 0310 	add.w	r3, r7, #16
 8001d50:	4618      	mov	r0, r3
 8001d52:	f002 fb67 	bl	8004424 <HAL_RCCEx_PeriphCLKConfig>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001d5c:	f7ff ffb0 	bl	8001cc0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d60:	4b19      	ldr	r3, [pc, #100]	@ (8001dc8 <HAL_I2C_MspInit+0xb4>)
 8001d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d64:	4a18      	ldr	r2, [pc, #96]	@ (8001dc8 <HAL_I2C_MspInit+0xb4>)
 8001d66:	f043 0302 	orr.w	r3, r3, #2
 8001d6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d6c:	4b16      	ldr	r3, [pc, #88]	@ (8001dc8 <HAL_I2C_MspInit+0xb4>)
 8001d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d78:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d80:	2312      	movs	r3, #18
 8001d82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d92:	2304      	movs	r3, #4
 8001d94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d98:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	480b      	ldr	r0, [pc, #44]	@ (8001dcc <HAL_I2C_MspInit+0xb8>)
 8001da0:	f000 fd2c 	bl	80027fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001da4:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <HAL_I2C_MspInit+0xb4>)
 8001da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da8:	4a07      	ldr	r2, [pc, #28]	@ (8001dc8 <HAL_I2C_MspInit+0xb4>)
 8001daa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001dae:	6593      	str	r3, [r2, #88]	@ 0x58
 8001db0:	4b05      	ldr	r3, [pc, #20]	@ (8001dc8 <HAL_I2C_MspInit+0xb4>)
 8001db2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001db4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001dbc:	bf00      	nop
 8001dbe:	37b0      	adds	r7, #176	@ 0xb0
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40005400 	.word	0x40005400
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	48000400 	.word	0x48000400

08001dd0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b0ac      	sub	sp, #176	@ 0xb0
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001de8:	f107 0310 	add.w	r3, r7, #16
 8001dec:	228c      	movs	r2, #140	@ 0x8c
 8001dee:	2100      	movs	r1, #0
 8001df0:	4618      	mov	r0, r3
 8001df2:	f007 fda6 	bl	8009942 <memset>
  if(huart->Instance==LPUART1)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a26      	ldr	r2, [pc, #152]	@ (8001e94 <HAL_UART_MspInit+0xc4>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d145      	bne.n	8001e8c <HAL_UART_MspInit+0xbc>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001e00:	2320      	movs	r3, #32
 8001e02:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001e04:	2300      	movs	r3, #0
 8001e06:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e08:	f107 0310 	add.w	r3, r7, #16
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f002 fb09 	bl	8004424 <HAL_RCCEx_PeriphCLKConfig>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e18:	f7ff ff52 	bl	8001cc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001e1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001e98 <HAL_UART_MspInit+0xc8>)
 8001e1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e20:	4a1d      	ldr	r2, [pc, #116]	@ (8001e98 <HAL_UART_MspInit+0xc8>)
 8001e22:	f043 0301 	orr.w	r3, r3, #1
 8001e26:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001e28:	4b1b      	ldr	r3, [pc, #108]	@ (8001e98 <HAL_UART_MspInit+0xc8>)
 8001e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e34:	4b18      	ldr	r3, [pc, #96]	@ (8001e98 <HAL_UART_MspInit+0xc8>)
 8001e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e38:	4a17      	ldr	r2, [pc, #92]	@ (8001e98 <HAL_UART_MspInit+0xc8>)
 8001e3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e40:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <HAL_UART_MspInit+0xc8>)
 8001e42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e48:	60bb      	str	r3, [r7, #8]
 8001e4a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001e4c:	f001 fc9c 	bl	8003788 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001e50:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001e54:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e64:	2303      	movs	r3, #3
 8001e66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001e6a:	2308      	movs	r3, #8
 8001e6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e70:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e74:	4619      	mov	r1, r3
 8001e76:	4809      	ldr	r0, [pc, #36]	@ (8001e9c <HAL_UART_MspInit+0xcc>)
 8001e78:	f000 fcc0 	bl	80027fc <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	2100      	movs	r1, #0
 8001e80:	2046      	movs	r0, #70	@ 0x46
 8001e82:	f000 fc02 	bl	800268a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001e86:	2046      	movs	r0, #70	@ 0x46
 8001e88:	f000 fc1b 	bl	80026c2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001e8c:	bf00      	nop
 8001e8e:	37b0      	adds	r7, #176	@ 0xb0
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40008000 	.word	0x40008000
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	48001800 	.word	0x48001800

08001ea0 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	@ 0x28
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ec0:	d128      	bne.n	8001f14 <HAL_TIM_Encoder_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ec2:	4b16      	ldr	r3, [pc, #88]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec6:	4a15      	ldr	r2, [pc, #84]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ece:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	613b      	str	r3, [r7, #16]
 8001ed8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eda:	4b10      	ldr	r3, [pc, #64]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0x7c>)
 8001edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ede:	4a0f      	ldr	r2, [pc, #60]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8001f1c <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efe:	2300      	movs	r3, #0
 8001f00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f02:	2301      	movs	r3, #1
 8001f04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f06:	f107 0314 	add.w	r3, r7, #20
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f10:	f000 fc74 	bl	80027fc <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001f14:	bf00      	nop
 8001f16:	3728      	adds	r7, #40	@ 0x28
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40021000 	.word	0x40021000

08001f20 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08a      	sub	sp, #40	@ 0x28
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f28:	f107 0314 	add.w	r3, r7, #20
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	605a      	str	r2, [r3, #4]
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	60da      	str	r2, [r3, #12]
 8001f36:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM5)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a24      	ldr	r2, [pc, #144]	@ (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d128      	bne.n	8001f94 <HAL_TIM_Base_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001f42:	4b24      	ldr	r3, [pc, #144]	@ (8001fd4 <HAL_TIM_Base_MspInit+0xb4>)
 8001f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f46:	4a23      	ldr	r2, [pc, #140]	@ (8001fd4 <HAL_TIM_Base_MspInit+0xb4>)
 8001f48:	f043 0308 	orr.w	r3, r3, #8
 8001f4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f4e:	4b21      	ldr	r3, [pc, #132]	@ (8001fd4 <HAL_TIM_Base_MspInit+0xb4>)
 8001f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f52:	f003 0308 	and.w	r3, r3, #8
 8001f56:	613b      	str	r3, [r7, #16]
 8001f58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd4 <HAL_TIM_Base_MspInit+0xb4>)
 8001f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5e:	4a1d      	ldr	r2, [pc, #116]	@ (8001fd4 <HAL_TIM_Base_MspInit+0xb4>)
 8001f60:	f043 0320 	orr.w	r3, r3, #32
 8001f64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f66:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd4 <HAL_TIM_Base_MspInit+0xb4>)
 8001f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6a:	f003 0320 	and.w	r3, r3, #32
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PF6     ------> TIM5_CH1
    PF7     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f72:	23c0      	movs	r3, #192	@ 0xc0
 8001f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f76:	2302      	movs	r3, #2
 8001f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001f82:	2302      	movs	r3, #2
 8001f84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f86:	f107 0314 	add.w	r3, r7, #20
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4812      	ldr	r0, [pc, #72]	@ (8001fd8 <HAL_TIM_Base_MspInit+0xb8>)
 8001f8e:	f000 fc35 	bl	80027fc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001f92:	e018      	b.n	8001fc6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM6)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a10      	ldr	r2, [pc, #64]	@ (8001fdc <HAL_TIM_Base_MspInit+0xbc>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d113      	bne.n	8001fc6 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fd4 <HAL_TIM_Base_MspInit+0xb4>)
 8001fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa2:	4a0c      	ldr	r2, [pc, #48]	@ (8001fd4 <HAL_TIM_Base_MspInit+0xb4>)
 8001fa4:	f043 0310 	orr.w	r3, r3, #16
 8001fa8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001faa:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd4 <HAL_TIM_Base_MspInit+0xb4>)
 8001fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fae:	f003 0310 	and.w	r3, r3, #16
 8001fb2:	60bb      	str	r3, [r7, #8]
 8001fb4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2100      	movs	r1, #0
 8001fba:	2036      	movs	r0, #54	@ 0x36
 8001fbc:	f000 fb65 	bl	800268a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001fc0:	2036      	movs	r0, #54	@ 0x36
 8001fc2:	f000 fb7e 	bl	80026c2 <HAL_NVIC_EnableIRQ>
}
 8001fc6:	bf00      	nop
 8001fc8:	3728      	adds	r7, #40	@ 0x28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40000c00 	.word	0x40000c00
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	48001400 	.word	0x48001400
 8001fdc:	40001000 	.word	0x40001000

08001fe0 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b0ae      	sub	sp, #184	@ 0xb8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ff8:	f107 0318 	add.w	r3, r7, #24
 8001ffc:	228c      	movs	r2, #140	@ 0x8c
 8001ffe:	2100      	movs	r1, #0
 8002000:	4618      	mov	r0, r3
 8002002:	f007 fc9e 	bl	8009942 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800200e:	d17c      	bne.n	800210a <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002010:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002014:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002016:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800201a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800201e:	2301      	movs	r3, #1
 8002020:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002022:	2301      	movs	r3, #1
 8002024:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002026:	2318      	movs	r3, #24
 8002028:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800202a:	2302      	movs	r3, #2
 800202c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800202e:	2302      	movs	r3, #2
 8002030:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002032:	2302      	movs	r3, #2
 8002034:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8002036:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800203a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800203c:	f107 0318 	add.w	r3, r7, #24
 8002040:	4618      	mov	r0, r3
 8002042:	f002 f9ef 	bl	8004424 <HAL_RCCEx_PeriphCLKConfig>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 800204c:	f7ff fe38 	bl	8001cc0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002050:	4b30      	ldr	r3, [pc, #192]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 8002052:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002054:	4a2f      	ldr	r2, [pc, #188]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800205c:	4b2d      	ldr	r3, [pc, #180]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 800205e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002068:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800206c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002070:	2302      	movs	r3, #2
 8002072:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002076:	2300      	movs	r3, #0
 8002078:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800207c:	2303      	movs	r3, #3
 800207e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002082:	230a      	movs	r3, #10
 8002084:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002088:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800208c:	4619      	mov	r1, r3
 800208e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002092:	f000 fbb3 	bl	80027fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002096:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800209a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800209e:	2300      	movs	r3, #0
 80020a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80020aa:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80020ae:	4619      	mov	r1, r3
 80020b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020b4:	f000 fba2 	bl	80027fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80020b8:	4b16      	ldr	r3, [pc, #88]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 80020ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020bc:	4a15      	ldr	r2, [pc, #84]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 80020be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020c4:	4b13      	ldr	r3, [pc, #76]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 80020c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020cc:	613b      	str	r3, [r7, #16]
 80020ce:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020d0:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 80020d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d114      	bne.n	8002106 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 80020de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e0:	4a0c      	ldr	r2, [pc, #48]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 80020e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80020e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 80020ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 80020f4:	f001 fb38 	bl	8003768 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80020f8:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 80020fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fc:	4a05      	ldr	r2, [pc, #20]	@ (8002114 <HAL_PCD_MspInit+0x134>)
 80020fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002102:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002104:	e001      	b.n	800210a <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8002106:	f001 fb2f 	bl	8003768 <HAL_PWREx_EnableVddUSB>
}
 800210a:	bf00      	nop
 800210c:	37b8      	adds	r7, #184	@ 0xb8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	40021000 	.word	0x40021000

08002118 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800211c:	bf00      	nop
 800211e:	e7fd      	b.n	800211c <NMI_Handler+0x4>

08002120 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002124:	bf00      	nop
 8002126:	e7fd      	b.n	8002124 <HardFault_Handler+0x4>

08002128 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800212c:	bf00      	nop
 800212e:	e7fd      	b.n	800212c <MemManage_Handler+0x4>

08002130 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002134:	bf00      	nop
 8002136:	e7fd      	b.n	8002134 <BusFault_Handler+0x4>

08002138 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800213c:	bf00      	nop
 800213e:	e7fd      	b.n	800213c <UsageFault_Handler+0x4>

08002140 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800214e:	b480      	push	{r7}
 8002150:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002152:	bf00      	nop
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002160:	bf00      	nop
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800216e:	f000 f96d 	bl	800244c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
	...

08002178 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800217c:	4802      	ldr	r0, [pc, #8]	@ (8002188 <TIM6_DAC_IRQHandler+0x10>)
 800217e:	f003 f98f 	bl	80054a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002182:	bf00      	nop
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20000374 	.word	0x20000374

0800218c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002190:	4802      	ldr	r0, [pc, #8]	@ (800219c <LPUART1_IRQHandler+0x10>)
 8002192:	f004 fad9 	bl	8006748 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002196:	bf00      	nop
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	20000254 	.word	0x20000254

080021a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  return 1;
 80021a4:	2301      	movs	r3, #1
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <_kill>:

int _kill(int pid, int sig)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021ba:	f007 fc27 	bl	8009a0c <__errno>
 80021be:	4603      	mov	r3, r0
 80021c0:	2216      	movs	r2, #22
 80021c2:	601a      	str	r2, [r3, #0]
  return -1;
 80021c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <_exit>:

void _exit (int status)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff ffe7 	bl	80021b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021e2:	bf00      	nop
 80021e4:	e7fd      	b.n	80021e2 <_exit+0x12>

080021e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b086      	sub	sp, #24
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	60f8      	str	r0, [r7, #12]
 80021ee:	60b9      	str	r1, [r7, #8]
 80021f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f2:	2300      	movs	r3, #0
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	e00a      	b.n	800220e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021f8:	f3af 8000 	nop.w
 80021fc:	4601      	mov	r1, r0
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	1c5a      	adds	r2, r3, #1
 8002202:	60ba      	str	r2, [r7, #8]
 8002204:	b2ca      	uxtb	r2, r1
 8002206:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	3301      	adds	r3, #1
 800220c:	617b      	str	r3, [r7, #20]
 800220e:	697a      	ldr	r2, [r7, #20]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	429a      	cmp	r2, r3
 8002214:	dbf0      	blt.n	80021f8 <_read+0x12>
  }

  return len;
 8002216:	687b      	ldr	r3, [r7, #4]
}
 8002218:	4618      	mov	r0, r3
 800221a:	3718      	adds	r7, #24
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800222c:	2300      	movs	r3, #0
 800222e:	617b      	str	r3, [r7, #20]
 8002230:	e009      	b.n	8002246 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	1c5a      	adds	r2, r3, #1
 8002236:	60ba      	str	r2, [r7, #8]
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	4618      	mov	r0, r3
 800223c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	3301      	adds	r3, #1
 8002244:	617b      	str	r3, [r7, #20]
 8002246:	697a      	ldr	r2, [r7, #20]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	429a      	cmp	r2, r3
 800224c:	dbf1      	blt.n	8002232 <_write+0x12>
  }
  return len;
 800224e:	687b      	ldr	r3, [r7, #4]
}
 8002250:	4618      	mov	r0, r3
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <_close>:

int _close(int file)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002260:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002280:	605a      	str	r2, [r3, #4]
  return 0;
 8002282:	2300      	movs	r3, #0
}
 8002284:	4618      	mov	r0, r3
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <_isatty>:

int _isatty(int file)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002298:	2301      	movs	r3, #1
}
 800229a:	4618      	mov	r0, r3
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022a6:	b480      	push	{r7}
 80022a8:	b085      	sub	sp, #20
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	60f8      	str	r0, [r7, #12]
 80022ae:	60b9      	str	r1, [r7, #8]
 80022b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022b2:	2300      	movs	r3, #0
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022c8:	4a14      	ldr	r2, [pc, #80]	@ (800231c <_sbrk+0x5c>)
 80022ca:	4b15      	ldr	r3, [pc, #84]	@ (8002320 <_sbrk+0x60>)
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022d4:	4b13      	ldr	r3, [pc, #76]	@ (8002324 <_sbrk+0x64>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d102      	bne.n	80022e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022dc:	4b11      	ldr	r3, [pc, #68]	@ (8002324 <_sbrk+0x64>)
 80022de:	4a12      	ldr	r2, [pc, #72]	@ (8002328 <_sbrk+0x68>)
 80022e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022e2:	4b10      	ldr	r3, [pc, #64]	@ (8002324 <_sbrk+0x64>)
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4413      	add	r3, r2
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d207      	bcs.n	8002300 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022f0:	f007 fb8c 	bl	8009a0c <__errno>
 80022f4:	4603      	mov	r3, r0
 80022f6:	220c      	movs	r2, #12
 80022f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022fe:	e009      	b.n	8002314 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002300:	4b08      	ldr	r3, [pc, #32]	@ (8002324 <_sbrk+0x64>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002306:	4b07      	ldr	r3, [pc, #28]	@ (8002324 <_sbrk+0x64>)
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4413      	add	r3, r2
 800230e:	4a05      	ldr	r2, [pc, #20]	@ (8002324 <_sbrk+0x64>)
 8002310:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002312:	68fb      	ldr	r3, [r7, #12]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	20050000 	.word	0x20050000
 8002320:	00000400 	.word	0x00000400
 8002324:	2000094c 	.word	0x2000094c
 8002328:	20000aa0 	.word	0x20000aa0

0800232c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002330:	4b06      	ldr	r3, [pc, #24]	@ (800234c <SystemInit+0x20>)
 8002332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002336:	4a05      	ldr	r2, [pc, #20]	@ (800234c <SystemInit+0x20>)
 8002338:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800233c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002340:	bf00      	nop
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002350:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002388 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002354:	f7ff ffea 	bl	800232c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002358:	480c      	ldr	r0, [pc, #48]	@ (800238c <LoopForever+0x6>)
  ldr r1, =_edata
 800235a:	490d      	ldr	r1, [pc, #52]	@ (8002390 <LoopForever+0xa>)
  ldr r2, =_sidata
 800235c:	4a0d      	ldr	r2, [pc, #52]	@ (8002394 <LoopForever+0xe>)
  movs r3, #0
 800235e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002360:	e002      	b.n	8002368 <LoopCopyDataInit>

08002362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002366:	3304      	adds	r3, #4

08002368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800236a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800236c:	d3f9      	bcc.n	8002362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800236e:	4a0a      	ldr	r2, [pc, #40]	@ (8002398 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002370:	4c0a      	ldr	r4, [pc, #40]	@ (800239c <LoopForever+0x16>)
  movs r3, #0
 8002372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002374:	e001      	b.n	800237a <LoopFillZerobss>

08002376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002378:	3204      	adds	r2, #4

0800237a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800237a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800237c:	d3fb      	bcc.n	8002376 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800237e:	f007 fb4b 	bl	8009a18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002382:	f7fe ff2f 	bl	80011e4 <main>

08002386 <LoopForever>:

LoopForever:
    b LoopForever
 8002386:	e7fe      	b.n	8002386 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002388:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800238c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002390:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002394:	0800c924 	.word	0x0800c924
  ldr r2, =_sbss
 8002398:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800239c:	20000aa0 	.word	0x20000aa0

080023a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023a0:	e7fe      	b.n	80023a0 <ADC1_2_IRQHandler>

080023a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b082      	sub	sp, #8
 80023a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023a8:	2300      	movs	r3, #0
 80023aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ac:	2003      	movs	r0, #3
 80023ae:	f000 f961 	bl	8002674 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023b2:	2000      	movs	r0, #0
 80023b4:	f000 f80e 	bl	80023d4 <HAL_InitTick>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d002      	beq.n	80023c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	71fb      	strb	r3, [r7, #7]
 80023c2:	e001      	b.n	80023c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023c4:	f7ff fc82 	bl	8001ccc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023c8:	79fb      	ldrb	r3, [r7, #7]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
	...

080023d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023dc:	2300      	movs	r3, #0
 80023de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80023e0:	4b17      	ldr	r3, [pc, #92]	@ (8002440 <HAL_InitTick+0x6c>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d023      	beq.n	8002430 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80023e8:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <HAL_InitTick+0x70>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	4b14      	ldr	r3, [pc, #80]	@ (8002440 <HAL_InitTick+0x6c>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	4619      	mov	r1, r3
 80023f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80023fe:	4618      	mov	r0, r3
 8002400:	f000 f96d 	bl	80026de <HAL_SYSTICK_Config>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d10f      	bne.n	800242a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b0f      	cmp	r3, #15
 800240e:	d809      	bhi.n	8002424 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002410:	2200      	movs	r2, #0
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002418:	f000 f937 	bl	800268a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800241c:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <HAL_InitTick+0x74>)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6013      	str	r3, [r2, #0]
 8002422:	e007      	b.n	8002434 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	73fb      	strb	r3, [r7, #15]
 8002428:	e004      	b.n	8002434 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	73fb      	strb	r3, [r7, #15]
 800242e:	e001      	b.n	8002434 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002434:	7bfb      	ldrb	r3, [r7, #15]
}
 8002436:	4618      	mov	r0, r3
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	20000018 	.word	0x20000018
 8002444:	20000010 	.word	0x20000010
 8002448:	20000014 	.word	0x20000014

0800244c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002450:	4b06      	ldr	r3, [pc, #24]	@ (800246c <HAL_IncTick+0x20>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	461a      	mov	r2, r3
 8002456:	4b06      	ldr	r3, [pc, #24]	@ (8002470 <HAL_IncTick+0x24>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4413      	add	r3, r2
 800245c:	4a04      	ldr	r2, [pc, #16]	@ (8002470 <HAL_IncTick+0x24>)
 800245e:	6013      	str	r3, [r2, #0]
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	20000018 	.word	0x20000018
 8002470:	20000950 	.word	0x20000950

08002474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  return uwTick;
 8002478:	4b03      	ldr	r3, [pc, #12]	@ (8002488 <HAL_GetTick+0x14>)
 800247a:	681b      	ldr	r3, [r3, #0]
}
 800247c:	4618      	mov	r0, r3
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20000950 	.word	0x20000950

0800248c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002494:	f7ff ffee 	bl	8002474 <HAL_GetTick>
 8002498:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024a4:	d005      	beq.n	80024b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80024a6:	4b0a      	ldr	r3, [pc, #40]	@ (80024d0 <HAL_Delay+0x44>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	461a      	mov	r2, r3
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4413      	add	r3, r2
 80024b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024b2:	bf00      	nop
 80024b4:	f7ff ffde 	bl	8002474 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d8f7      	bhi.n	80024b4 <HAL_Delay+0x28>
  {
  }
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000018 	.word	0x20000018

080024d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002518 <__NVIC_SetPriorityGrouping+0x44>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ea:	68ba      	ldr	r2, [r7, #8]
 80024ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024f0:	4013      	ands	r3, r2
 80024f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002506:	4a04      	ldr	r2, [pc, #16]	@ (8002518 <__NVIC_SetPriorityGrouping+0x44>)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	60d3      	str	r3, [r2, #12]
}
 800250c:	bf00      	nop
 800250e:	3714      	adds	r7, #20
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002520:	4b04      	ldr	r3, [pc, #16]	@ (8002534 <__NVIC_GetPriorityGrouping+0x18>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	0a1b      	lsrs	r3, r3, #8
 8002526:	f003 0307 	and.w	r3, r3, #7
}
 800252a:	4618      	mov	r0, r3
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002546:	2b00      	cmp	r3, #0
 8002548:	db0b      	blt.n	8002562 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	f003 021f 	and.w	r2, r3, #31
 8002550:	4907      	ldr	r1, [pc, #28]	@ (8002570 <__NVIC_EnableIRQ+0x38>)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	095b      	lsrs	r3, r3, #5
 8002558:	2001      	movs	r0, #1
 800255a:	fa00 f202 	lsl.w	r2, r0, r2
 800255e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	e000e100 	.word	0xe000e100

08002574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	6039      	str	r1, [r7, #0]
 800257e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002584:	2b00      	cmp	r3, #0
 8002586:	db0a      	blt.n	800259e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	b2da      	uxtb	r2, r3
 800258c:	490c      	ldr	r1, [pc, #48]	@ (80025c0 <__NVIC_SetPriority+0x4c>)
 800258e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002592:	0112      	lsls	r2, r2, #4
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	440b      	add	r3, r1
 8002598:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800259c:	e00a      	b.n	80025b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	b2da      	uxtb	r2, r3
 80025a2:	4908      	ldr	r1, [pc, #32]	@ (80025c4 <__NVIC_SetPriority+0x50>)
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	f003 030f 	and.w	r3, r3, #15
 80025aa:	3b04      	subs	r3, #4
 80025ac:	0112      	lsls	r2, r2, #4
 80025ae:	b2d2      	uxtb	r2, r2
 80025b0:	440b      	add	r3, r1
 80025b2:	761a      	strb	r2, [r3, #24]
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr
 80025c0:	e000e100 	.word	0xe000e100
 80025c4:	e000ed00 	.word	0xe000ed00

080025c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b089      	sub	sp, #36	@ 0x24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f003 0307 	and.w	r3, r3, #7
 80025da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	f1c3 0307 	rsb	r3, r3, #7
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	bf28      	it	cs
 80025e6:	2304      	movcs	r3, #4
 80025e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	3304      	adds	r3, #4
 80025ee:	2b06      	cmp	r3, #6
 80025f0:	d902      	bls.n	80025f8 <NVIC_EncodePriority+0x30>
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3b03      	subs	r3, #3
 80025f6:	e000      	b.n	80025fa <NVIC_EncodePriority+0x32>
 80025f8:	2300      	movs	r3, #0
 80025fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43da      	mvns	r2, r3
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	401a      	ands	r2, r3
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002610:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	fa01 f303 	lsl.w	r3, r1, r3
 800261a:	43d9      	mvns	r1, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002620:	4313      	orrs	r3, r2
         );
}
 8002622:	4618      	mov	r0, r3
 8002624:	3724      	adds	r7, #36	@ 0x24
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
	...

08002630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	3b01      	subs	r3, #1
 800263c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002640:	d301      	bcc.n	8002646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002642:	2301      	movs	r3, #1
 8002644:	e00f      	b.n	8002666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002646:	4a0a      	ldr	r2, [pc, #40]	@ (8002670 <SysTick_Config+0x40>)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3b01      	subs	r3, #1
 800264c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800264e:	210f      	movs	r1, #15
 8002650:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002654:	f7ff ff8e 	bl	8002574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002658:	4b05      	ldr	r3, [pc, #20]	@ (8002670 <SysTick_Config+0x40>)
 800265a:	2200      	movs	r2, #0
 800265c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800265e:	4b04      	ldr	r3, [pc, #16]	@ (8002670 <SysTick_Config+0x40>)
 8002660:	2207      	movs	r2, #7
 8002662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	e000e010 	.word	0xe000e010

08002674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f7ff ff29 	bl	80024d4 <__NVIC_SetPriorityGrouping>
}
 8002682:	bf00      	nop
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b086      	sub	sp, #24
 800268e:	af00      	add	r7, sp, #0
 8002690:	4603      	mov	r3, r0
 8002692:	60b9      	str	r1, [r7, #8]
 8002694:	607a      	str	r2, [r7, #4]
 8002696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002698:	2300      	movs	r3, #0
 800269a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800269c:	f7ff ff3e 	bl	800251c <__NVIC_GetPriorityGrouping>
 80026a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	6978      	ldr	r0, [r7, #20]
 80026a8:	f7ff ff8e 	bl	80025c8 <NVIC_EncodePriority>
 80026ac:	4602      	mov	r2, r0
 80026ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026b2:	4611      	mov	r1, r2
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff ff5d 	bl	8002574 <__NVIC_SetPriority>
}
 80026ba:	bf00      	nop
 80026bc:	3718      	adds	r7, #24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	4603      	mov	r3, r0
 80026ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff ff31 	bl	8002538 <__NVIC_EnableIRQ>
}
 80026d6:	bf00      	nop
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b082      	sub	sp, #8
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f7ff ffa2 	bl	8002630 <SysTick_Config>
 80026ec:	4603      	mov	r3, r0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}

080026f6 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026f6:	b480      	push	{r7}
 80026f8:	b083      	sub	sp, #12
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d101      	bne.n	8002708 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e031      	b.n	800276c <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b02      	cmp	r3, #2
 8002712:	d008      	beq.n	8002726 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2204      	movs	r2, #4
 8002718:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e022      	b.n	800276c <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 0201 	bic.w	r2, r2, #1
 8002734:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 020e 	bic.w	r2, r2, #14
 8002744:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274a:	f003 021c 	and.w	r2, r3, #28
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002752:	2101      	movs	r1, #1
 8002754:	fa01 f202 	lsl.w	r2, r1, r2
 8002758:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002780:	2300      	movs	r3, #0
 8002782:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d005      	beq.n	800279c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2204      	movs	r2, #4
 8002794:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	73fb      	strb	r3, [r7, #15]
 800279a:	e029      	b.n	80027f0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f022 0201 	bic.w	r2, r2, #1
 80027aa:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f022 020e 	bic.w	r2, r2, #14
 80027ba:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c0:	f003 021c 	and.w	r2, r3, #28
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c8:	2101      	movs	r1, #1
 80027ca:	fa01 f202 	lsl.w	r2, r1, r2
 80027ce:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d003      	beq.n	80027f0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	4798      	blx	r3
    }
  }
  return status;
 80027f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b087      	sub	sp, #28
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002806:	2300      	movs	r3, #0
 8002808:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800280a:	e166      	b.n	8002ada <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	2101      	movs	r1, #1
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	fa01 f303 	lsl.w	r3, r1, r3
 8002818:	4013      	ands	r3, r2
 800281a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 8158 	beq.w	8002ad4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 0303 	and.w	r3, r3, #3
 800282c:	2b01      	cmp	r3, #1
 800282e:	d005      	beq.n	800283c <HAL_GPIO_Init+0x40>
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f003 0303 	and.w	r3, r3, #3
 8002838:	2b02      	cmp	r3, #2
 800283a:	d130      	bne.n	800289e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	2203      	movs	r2, #3
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	43db      	mvns	r3, r3
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	4013      	ands	r3, r2
 8002852:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	68da      	ldr	r2, [r3, #12]
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	4313      	orrs	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002872:	2201      	movs	r2, #1
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	4013      	ands	r3, r2
 8002880:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	091b      	lsrs	r3, r3, #4
 8002888:	f003 0201 	and.w	r2, r3, #1
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	4313      	orrs	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f003 0303 	and.w	r3, r3, #3
 80028a6:	2b03      	cmp	r3, #3
 80028a8:	d017      	beq.n	80028da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	2203      	movs	r2, #3
 80028b6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ba:	43db      	mvns	r3, r3
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	4013      	ands	r3, r2
 80028c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	689a      	ldr	r2, [r3, #8]
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f003 0303 	and.w	r3, r3, #3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d123      	bne.n	800292e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	08da      	lsrs	r2, r3, #3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	3208      	adds	r2, #8
 80028ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	220f      	movs	r2, #15
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	43db      	mvns	r3, r3
 8002904:	693a      	ldr	r2, [r7, #16]
 8002906:	4013      	ands	r3, r2
 8002908:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	691a      	ldr	r2, [r3, #16]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	f003 0307 	and.w	r3, r3, #7
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	4313      	orrs	r3, r2
 800291e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	08da      	lsrs	r2, r3, #3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	3208      	adds	r2, #8
 8002928:	6939      	ldr	r1, [r7, #16]
 800292a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	2203      	movs	r2, #3
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	43db      	mvns	r3, r3
 8002940:	693a      	ldr	r2, [r7, #16]
 8002942:	4013      	ands	r3, r2
 8002944:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f003 0203 	and.w	r2, r3, #3
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	4313      	orrs	r3, r2
 800295a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800296a:	2b00      	cmp	r3, #0
 800296c:	f000 80b2 	beq.w	8002ad4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002970:	4b61      	ldr	r3, [pc, #388]	@ (8002af8 <HAL_GPIO_Init+0x2fc>)
 8002972:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002974:	4a60      	ldr	r2, [pc, #384]	@ (8002af8 <HAL_GPIO_Init+0x2fc>)
 8002976:	f043 0301 	orr.w	r3, r3, #1
 800297a:	6613      	str	r3, [r2, #96]	@ 0x60
 800297c:	4b5e      	ldr	r3, [pc, #376]	@ (8002af8 <HAL_GPIO_Init+0x2fc>)
 800297e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002980:	f003 0301 	and.w	r3, r3, #1
 8002984:	60bb      	str	r3, [r7, #8]
 8002986:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002988:	4a5c      	ldr	r2, [pc, #368]	@ (8002afc <HAL_GPIO_Init+0x300>)
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	089b      	lsrs	r3, r3, #2
 800298e:	3302      	adds	r3, #2
 8002990:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002994:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	f003 0303 	and.w	r3, r3, #3
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	220f      	movs	r2, #15
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	43db      	mvns	r3, r3
 80029a6:	693a      	ldr	r2, [r7, #16]
 80029a8:	4013      	ands	r3, r2
 80029aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80029b2:	d02b      	beq.n	8002a0c <HAL_GPIO_Init+0x210>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a52      	ldr	r2, [pc, #328]	@ (8002b00 <HAL_GPIO_Init+0x304>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d025      	beq.n	8002a08 <HAL_GPIO_Init+0x20c>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a51      	ldr	r2, [pc, #324]	@ (8002b04 <HAL_GPIO_Init+0x308>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d01f      	beq.n	8002a04 <HAL_GPIO_Init+0x208>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4a50      	ldr	r2, [pc, #320]	@ (8002b08 <HAL_GPIO_Init+0x30c>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d019      	beq.n	8002a00 <HAL_GPIO_Init+0x204>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a4f      	ldr	r2, [pc, #316]	@ (8002b0c <HAL_GPIO_Init+0x310>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d013      	beq.n	80029fc <HAL_GPIO_Init+0x200>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a4e      	ldr	r2, [pc, #312]	@ (8002b10 <HAL_GPIO_Init+0x314>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d00d      	beq.n	80029f8 <HAL_GPIO_Init+0x1fc>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4a4d      	ldr	r2, [pc, #308]	@ (8002b14 <HAL_GPIO_Init+0x318>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d007      	beq.n	80029f4 <HAL_GPIO_Init+0x1f8>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4a4c      	ldr	r2, [pc, #304]	@ (8002b18 <HAL_GPIO_Init+0x31c>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d101      	bne.n	80029f0 <HAL_GPIO_Init+0x1f4>
 80029ec:	2307      	movs	r3, #7
 80029ee:	e00e      	b.n	8002a0e <HAL_GPIO_Init+0x212>
 80029f0:	2308      	movs	r3, #8
 80029f2:	e00c      	b.n	8002a0e <HAL_GPIO_Init+0x212>
 80029f4:	2306      	movs	r3, #6
 80029f6:	e00a      	b.n	8002a0e <HAL_GPIO_Init+0x212>
 80029f8:	2305      	movs	r3, #5
 80029fa:	e008      	b.n	8002a0e <HAL_GPIO_Init+0x212>
 80029fc:	2304      	movs	r3, #4
 80029fe:	e006      	b.n	8002a0e <HAL_GPIO_Init+0x212>
 8002a00:	2303      	movs	r3, #3
 8002a02:	e004      	b.n	8002a0e <HAL_GPIO_Init+0x212>
 8002a04:	2302      	movs	r3, #2
 8002a06:	e002      	b.n	8002a0e <HAL_GPIO_Init+0x212>
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e000      	b.n	8002a0e <HAL_GPIO_Init+0x212>
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	f002 0203 	and.w	r2, r2, #3
 8002a14:	0092      	lsls	r2, r2, #2
 8002a16:	4093      	lsls	r3, r2
 8002a18:	693a      	ldr	r2, [r7, #16]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a1e:	4937      	ldr	r1, [pc, #220]	@ (8002afc <HAL_GPIO_Init+0x300>)
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	089b      	lsrs	r3, r3, #2
 8002a24:	3302      	adds	r3, #2
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a2c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b1c <HAL_GPIO_Init+0x320>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	43db      	mvns	r3, r3
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d003      	beq.n	8002a50 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a50:	4a32      	ldr	r2, [pc, #200]	@ (8002b1c <HAL_GPIO_Init+0x320>)
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a56:	4b31      	ldr	r3, [pc, #196]	@ (8002b1c <HAL_GPIO_Init+0x320>)
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	43db      	mvns	r3, r3
 8002a60:	693a      	ldr	r2, [r7, #16]
 8002a62:	4013      	ands	r3, r2
 8002a64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d003      	beq.n	8002a7a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a7a:	4a28      	ldr	r2, [pc, #160]	@ (8002b1c <HAL_GPIO_Init+0x320>)
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a80:	4b26      	ldr	r3, [pc, #152]	@ (8002b1c <HAL_GPIO_Init+0x320>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d003      	beq.n	8002aa4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002aa4:	4a1d      	ldr	r2, [pc, #116]	@ (8002b1c <HAL_GPIO_Init+0x320>)
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8002b1c <HAL_GPIO_Init+0x320>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	43db      	mvns	r3, r3
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d003      	beq.n	8002ace <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ace:	4a13      	ldr	r2, [pc, #76]	@ (8002b1c <HAL_GPIO_Init+0x320>)
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f47f ae91 	bne.w	800280c <HAL_GPIO_Init+0x10>
  }
}
 8002aea:	bf00      	nop
 8002aec:	bf00      	nop
 8002aee:	371c      	adds	r7, #28
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr
 8002af8:	40021000 	.word	0x40021000
 8002afc:	40010000 	.word	0x40010000
 8002b00:	48000400 	.word	0x48000400
 8002b04:	48000800 	.word	0x48000800
 8002b08:	48000c00 	.word	0x48000c00
 8002b0c:	48001000 	.word	0x48001000
 8002b10:	48001400 	.word	0x48001400
 8002b14:	48001800 	.word	0x48001800
 8002b18:	48001c00 	.word	0x48001c00
 8002b1c:	40010400 	.word	0x40010400

08002b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	807b      	strh	r3, [r7, #2]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b30:	787b      	ldrb	r3, [r7, #1]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d003      	beq.n	8002b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b36:	887a      	ldrh	r2, [r7, #2]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b3c:	e002      	b.n	8002b44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b3e:	887a      	ldrh	r2, [r7, #2]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d101      	bne.n	8002b62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e08d      	b.n	8002c7e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d106      	bne.n	8002b7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f7ff f8cc 	bl	8001d14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2224      	movs	r2, #36	@ 0x24
 8002b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f022 0201 	bic.w	r2, r2, #1
 8002b92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ba0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	689a      	ldr	r2, [r3, #8]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bb0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d107      	bne.n	8002bca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	689a      	ldr	r2, [r3, #8]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002bc6:	609a      	str	r2, [r3, #8]
 8002bc8:	e006      	b.n	8002bd8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	689a      	ldr	r2, [r3, #8]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002bd6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d108      	bne.n	8002bf2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002bee:	605a      	str	r2, [r3, #4]
 8002bf0:	e007      	b.n	8002c02 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	685a      	ldr	r2, [r3, #4]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c00:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	6812      	ldr	r2, [r2, #0]
 8002c0c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c14:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	68da      	ldr	r2, [r3, #12]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c24:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	691a      	ldr	r2, [r3, #16]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	69d9      	ldr	r1, [r3, #28]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a1a      	ldr	r2, [r3, #32]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f042 0201 	orr.w	r2, r2, #1
 8002c5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2220      	movs	r2, #32
 8002c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b088      	sub	sp, #32
 8002c8c:	af02      	add	r7, sp, #8
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	607a      	str	r2, [r7, #4]
 8002c92:	461a      	mov	r2, r3
 8002c94:	460b      	mov	r3, r1
 8002c96:	817b      	strh	r3, [r7, #10]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2b20      	cmp	r3, #32
 8002ca6:	f040 80fd 	bne.w	8002ea4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d101      	bne.n	8002cb8 <HAL_I2C_Master_Transmit+0x30>
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	e0f6      	b.n	8002ea6 <HAL_I2C_Master_Transmit+0x21e>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002cc0:	f7ff fbd8 	bl	8002474 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	9300      	str	r3, [sp, #0]
 8002cca:	2319      	movs	r3, #25
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f000 f914 	bl	8002f00 <I2C_WaitOnFlagUntilTimeout>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e0e1      	b.n	8002ea6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2221      	movs	r2, #33	@ 0x21
 8002ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2210      	movs	r2, #16
 8002cee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	893a      	ldrh	r2, [r7, #8]
 8002d02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d0e:	b29b      	uxth	r3, r3
 8002d10:	2bff      	cmp	r3, #255	@ 0xff
 8002d12:	d906      	bls.n	8002d22 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	22ff      	movs	r2, #255	@ 0xff
 8002d18:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002d1a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d1e:	617b      	str	r3, [r7, #20]
 8002d20:	e007      	b.n	8002d32 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002d2c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d30:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d024      	beq.n	8002d84 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3e:	781a      	ldrb	r2, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4a:	1c5a      	adds	r2, r3, #1
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	3b01      	subs	r3, #1
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d62:	3b01      	subs	r3, #1
 8002d64:	b29a      	uxth	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	3301      	adds	r3, #1
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	8979      	ldrh	r1, [r7, #10]
 8002d76:	4b4e      	ldr	r3, [pc, #312]	@ (8002eb0 <HAL_I2C_Master_Transmit+0x228>)
 8002d78:	9300      	str	r3, [sp, #0]
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f000 fa83 	bl	8003288 <I2C_TransferConfig>
 8002d82:	e066      	b.n	8002e52 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d88:	b2da      	uxtb	r2, r3
 8002d8a:	8979      	ldrh	r1, [r7, #10]
 8002d8c:	4b48      	ldr	r3, [pc, #288]	@ (8002eb0 <HAL_I2C_Master_Transmit+0x228>)
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	68f8      	ldr	r0, [r7, #12]
 8002d94:	f000 fa78 	bl	8003288 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002d98:	e05b      	b.n	8002e52 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	6a39      	ldr	r1, [r7, #32]
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f000 f907 	bl	8002fb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d001      	beq.n	8002dae <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e07b      	b.n	8002ea6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	781a      	ldrb	r2, [r3, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dbe:	1c5a      	adds	r2, r3, #1
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d034      	beq.n	8002e52 <HAL_I2C_Master_Transmit+0x1ca>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d130      	bne.n	8002e52 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	9300      	str	r3, [sp, #0]
 8002df4:	6a3b      	ldr	r3, [r7, #32]
 8002df6:	2200      	movs	r2, #0
 8002df8:	2180      	movs	r1, #128	@ 0x80
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f000 f880 	bl	8002f00 <I2C_WaitOnFlagUntilTimeout>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e04d      	b.n	8002ea6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	2bff      	cmp	r3, #255	@ 0xff
 8002e12:	d90e      	bls.n	8002e32 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	22ff      	movs	r2, #255	@ 0xff
 8002e18:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e1e:	b2da      	uxtb	r2, r3
 8002e20:	8979      	ldrh	r1, [r7, #10]
 8002e22:	2300      	movs	r3, #0
 8002e24:	9300      	str	r3, [sp, #0]
 8002e26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 fa2c 	bl	8003288 <I2C_TransferConfig>
 8002e30:	e00f      	b.n	8002e52 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e40:	b2da      	uxtb	r2, r3
 8002e42:	8979      	ldrh	r1, [r7, #10]
 8002e44:	2300      	movs	r3, #0
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f000 fa1b 	bl	8003288 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d19e      	bne.n	8002d9a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	6a39      	ldr	r1, [r7, #32]
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f000 f8ed 	bl	8003040 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e01a      	b.n	8002ea6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2220      	movs	r2, #32
 8002e76:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	6859      	ldr	r1, [r3, #4]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb4 <HAL_I2C_Master_Transmit+0x22c>)
 8002e84:	400b      	ands	r3, r1
 8002e86:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2220      	movs	r2, #32
 8002e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	e000      	b.n	8002ea6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002ea4:	2302      	movs	r3, #2
  }
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3718      	adds	r7, #24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	80002000 	.word	0x80002000
 8002eb4:	fe00e800 	.word	0xfe00e800

08002eb8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d103      	bne.n	8002ed6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	f003 0301 	and.w	r3, r3, #1
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d007      	beq.n	8002ef4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	699a      	ldr	r2, [r3, #24]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 0201 	orr.w	r2, r2, #1
 8002ef2:	619a      	str	r2, [r3, #24]
  }
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	603b      	str	r3, [r7, #0]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f10:	e03b      	b.n	8002f8a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	6839      	ldr	r1, [r7, #0]
 8002f16:	68f8      	ldr	r0, [r7, #12]
 8002f18:	f000 f8d6 	bl	80030c8 <I2C_IsErrorOccurred>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e041      	b.n	8002faa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f2c:	d02d      	beq.n	8002f8a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f2e:	f7ff faa1 	bl	8002474 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	683a      	ldr	r2, [r7, #0]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d302      	bcc.n	8002f44 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d122      	bne.n	8002f8a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	699a      	ldr	r2, [r3, #24]
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	68ba      	ldr	r2, [r7, #8]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	bf0c      	ite	eq
 8002f54:	2301      	moveq	r3, #1
 8002f56:	2300      	movne	r3, #0
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	79fb      	ldrb	r3, [r7, #7]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d113      	bne.n	8002f8a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f66:	f043 0220 	orr.w	r2, r3, #32
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2220      	movs	r2, #32
 8002f72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e00f      	b.n	8002faa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	699a      	ldr	r2, [r3, #24]
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	4013      	ands	r3, r2
 8002f94:	68ba      	ldr	r2, [r7, #8]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	bf0c      	ite	eq
 8002f9a:	2301      	moveq	r3, #1
 8002f9c:	2300      	movne	r3, #0
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	79fb      	ldrb	r3, [r7, #7]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d0b4      	beq.n	8002f12 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	b084      	sub	sp, #16
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	60f8      	str	r0, [r7, #12]
 8002fba:	60b9      	str	r1, [r7, #8]
 8002fbc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002fbe:	e033      	b.n	8003028 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	68b9      	ldr	r1, [r7, #8]
 8002fc4:	68f8      	ldr	r0, [r7, #12]
 8002fc6:	f000 f87f 	bl	80030c8 <I2C_IsErrorOccurred>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d001      	beq.n	8002fd4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e031      	b.n	8003038 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002fda:	d025      	beq.n	8003028 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fdc:	f7ff fa4a 	bl	8002474 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d302      	bcc.n	8002ff2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d11a      	bne.n	8003028 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	699b      	ldr	r3, [r3, #24]
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d013      	beq.n	8003028 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003004:	f043 0220 	orr.w	r2, r3, #32
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2220      	movs	r2, #32
 8003010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e007      	b.n	8003038 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b02      	cmp	r3, #2
 8003034:	d1c4      	bne.n	8002fc0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	3710      	adds	r7, #16
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}

08003040 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800304c:	e02f      	b.n	80030ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	68b9      	ldr	r1, [r7, #8]
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f000 f838 	bl	80030c8 <I2C_IsErrorOccurred>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e02d      	b.n	80030be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003062:	f7ff fa07 	bl	8002474 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	68ba      	ldr	r2, [r7, #8]
 800306e:	429a      	cmp	r2, r3
 8003070:	d302      	bcc.n	8003078 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d11a      	bne.n	80030ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	f003 0320 	and.w	r3, r3, #32
 8003082:	2b20      	cmp	r3, #32
 8003084:	d013      	beq.n	80030ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800308a:	f043 0220 	orr.w	r2, r3, #32
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2220      	movs	r2, #32
 8003096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e007      	b.n	80030be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	f003 0320 	and.w	r3, r3, #32
 80030b8:	2b20      	cmp	r3, #32
 80030ba:	d1c8      	bne.n	800304e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
	...

080030c8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08a      	sub	sp, #40	@ 0x28
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030d4:	2300      	movs	r3, #0
 80030d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80030e2:	2300      	movs	r3, #0
 80030e4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	f003 0310 	and.w	r3, r3, #16
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d068      	beq.n	80031c6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2210      	movs	r2, #16
 80030fa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80030fc:	e049      	b.n	8003192 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003104:	d045      	beq.n	8003192 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003106:	f7ff f9b5 	bl	8002474 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	68ba      	ldr	r2, [r7, #8]
 8003112:	429a      	cmp	r2, r3
 8003114:	d302      	bcc.n	800311c <I2C_IsErrorOccurred+0x54>
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d13a      	bne.n	8003192 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003126:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800312e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800313a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800313e:	d121      	bne.n	8003184 <I2C_IsErrorOccurred+0xbc>
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003146:	d01d      	beq.n	8003184 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003148:	7cfb      	ldrb	r3, [r7, #19]
 800314a:	2b20      	cmp	r3, #32
 800314c:	d01a      	beq.n	8003184 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800315c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800315e:	f7ff f989 	bl	8002474 <HAL_GetTick>
 8003162:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003164:	e00e      	b.n	8003184 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003166:	f7ff f985 	bl	8002474 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	2b19      	cmp	r3, #25
 8003172:	d907      	bls.n	8003184 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003174:	6a3b      	ldr	r3, [r7, #32]
 8003176:	f043 0320 	orr.w	r3, r3, #32
 800317a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003182:	e006      	b.n	8003192 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	f003 0320 	and.w	r3, r3, #32
 800318e:	2b20      	cmp	r3, #32
 8003190:	d1e9      	bne.n	8003166 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	f003 0320 	and.w	r3, r3, #32
 800319c:	2b20      	cmp	r3, #32
 800319e:	d003      	beq.n	80031a8 <I2C_IsErrorOccurred+0xe0>
 80031a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d0aa      	beq.n	80030fe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80031a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d103      	bne.n	80031b8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2220      	movs	r2, #32
 80031b6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80031b8:	6a3b      	ldr	r3, [r7, #32]
 80031ba:	f043 0304 	orr.w	r3, r3, #4
 80031be:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d00b      	beq.n	80031f0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80031d8:	6a3b      	ldr	r3, [r7, #32]
 80031da:	f043 0301 	orr.w	r3, r3, #1
 80031de:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80031e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80031f0:	69bb      	ldr	r3, [r7, #24]
 80031f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00b      	beq.n	8003212 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80031fa:	6a3b      	ldr	r3, [r7, #32]
 80031fc:	f043 0308 	orr.w	r3, r3, #8
 8003200:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800320a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00b      	beq.n	8003234 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800321c:	6a3b      	ldr	r3, [r7, #32]
 800321e:	f043 0302 	orr.w	r3, r3, #2
 8003222:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800322c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003234:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003238:	2b00      	cmp	r3, #0
 800323a:	d01c      	beq.n	8003276 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800323c:	68f8      	ldr	r0, [r7, #12]
 800323e:	f7ff fe3b 	bl	8002eb8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	6859      	ldr	r1, [r3, #4]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	4b0d      	ldr	r3, [pc, #52]	@ (8003284 <I2C_IsErrorOccurred+0x1bc>)
 800324e:	400b      	ands	r3, r1
 8003250:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003256:	6a3b      	ldr	r3, [r7, #32]
 8003258:	431a      	orrs	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2220      	movs	r2, #32
 8003262:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003276:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800327a:	4618      	mov	r0, r3
 800327c:	3728      	adds	r7, #40	@ 0x28
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	fe00e800 	.word	0xfe00e800

08003288 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003288:	b480      	push	{r7}
 800328a:	b087      	sub	sp, #28
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	607b      	str	r3, [r7, #4]
 8003292:	460b      	mov	r3, r1
 8003294:	817b      	strh	r3, [r7, #10]
 8003296:	4613      	mov	r3, r2
 8003298:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800329a:	897b      	ldrh	r3, [r7, #10]
 800329c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80032a0:	7a7b      	ldrb	r3, [r7, #9]
 80032a2:	041b      	lsls	r3, r3, #16
 80032a4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032a8:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80032ae:	6a3b      	ldr	r3, [r7, #32]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80032b6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	685a      	ldr	r2, [r3, #4]
 80032be:	6a3b      	ldr	r3, [r7, #32]
 80032c0:	0d5b      	lsrs	r3, r3, #21
 80032c2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80032c6:	4b08      	ldr	r3, [pc, #32]	@ (80032e8 <I2C_TransferConfig+0x60>)
 80032c8:	430b      	orrs	r3, r1
 80032ca:	43db      	mvns	r3, r3
 80032cc:	ea02 0103 	and.w	r1, r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80032da:	bf00      	nop
 80032dc:	371c      	adds	r7, #28
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	03ff63ff 	.word	0x03ff63ff

080032ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b20      	cmp	r3, #32
 8003300:	d138      	bne.n	8003374 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800330c:	2302      	movs	r3, #2
 800330e:	e032      	b.n	8003376 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2224      	movs	r2, #36	@ 0x24
 800331c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0201 	bic.w	r2, r2, #1
 800332e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800333e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	6819      	ldr	r1, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0201 	orr.w	r2, r2, #1
 800335e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2220      	movs	r2, #32
 8003364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003370:	2300      	movs	r3, #0
 8003372:	e000      	b.n	8003376 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003374:	2302      	movs	r3, #2
  }
}
 8003376:	4618      	mov	r0, r3
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003382:	b480      	push	{r7}
 8003384:	b085      	sub	sp, #20
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
 800338a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b20      	cmp	r3, #32
 8003396:	d139      	bne.n	800340c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e033      	b.n	800340e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2224      	movs	r2, #36	@ 0x24
 80033b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0201 	bic.w	r2, r2, #1
 80033c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80033d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	021b      	lsls	r3, r3, #8
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4313      	orrs	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0201 	orr.w	r2, r2, #1
 80033f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2220      	movs	r2, #32
 80033fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003408:	2300      	movs	r3, #0
 800340a:	e000      	b.n	800340e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800340c:	2302      	movs	r3, #2
  }
}
 800340e:	4618      	mov	r0, r3
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800341a:	b580      	push	{r7, lr}
 800341c:	b086      	sub	sp, #24
 800341e:	af02      	add	r7, sp, #8
 8003420:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e101      	b.n	8003630 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	d106      	bne.n	8003446 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f7fe fdcd 	bl	8001fe0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2203      	movs	r2, #3
 800344a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4618      	mov	r0, r3
 800345a:	f004 fc5c 	bl	8007d16 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6818      	ldr	r0, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	7c1a      	ldrb	r2, [r3, #16]
 8003466:	f88d 2000 	strb.w	r2, [sp]
 800346a:	3304      	adds	r3, #4
 800346c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800346e:	f004 fc25 	bl	8007cbc <USB_CoreInit>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d005      	beq.n	8003484 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2202      	movs	r2, #2
 800347c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e0d5      	b.n	8003630 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2100      	movs	r1, #0
 800348a:	4618      	mov	r0, r3
 800348c:	f004 fc54 	bl	8007d38 <USB_SetCurrentMode>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d005      	beq.n	80034a2 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2202      	movs	r2, #2
 800349a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e0c6      	b.n	8003630 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034a2:	2300      	movs	r3, #0
 80034a4:	73fb      	strb	r3, [r7, #15]
 80034a6:	e04a      	b.n	800353e <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80034a8:	7bfa      	ldrb	r2, [r7, #15]
 80034aa:	6879      	ldr	r1, [r7, #4]
 80034ac:	4613      	mov	r3, r2
 80034ae:	00db      	lsls	r3, r3, #3
 80034b0:	4413      	add	r3, r2
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	440b      	add	r3, r1
 80034b6:	3315      	adds	r3, #21
 80034b8:	2201      	movs	r2, #1
 80034ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034bc:	7bfa      	ldrb	r2, [r7, #15]
 80034be:	6879      	ldr	r1, [r7, #4]
 80034c0:	4613      	mov	r3, r2
 80034c2:	00db      	lsls	r3, r3, #3
 80034c4:	4413      	add	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	440b      	add	r3, r1
 80034ca:	3314      	adds	r3, #20
 80034cc:	7bfa      	ldrb	r2, [r7, #15]
 80034ce:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80034d0:	7bfa      	ldrb	r2, [r7, #15]
 80034d2:	7bfb      	ldrb	r3, [r7, #15]
 80034d4:	b298      	uxth	r0, r3
 80034d6:	6879      	ldr	r1, [r7, #4]
 80034d8:	4613      	mov	r3, r2
 80034da:	00db      	lsls	r3, r3, #3
 80034dc:	4413      	add	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	440b      	add	r3, r1
 80034e2:	332e      	adds	r3, #46	@ 0x2e
 80034e4:	4602      	mov	r2, r0
 80034e6:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80034e8:	7bfa      	ldrb	r2, [r7, #15]
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	4413      	add	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	3318      	adds	r3, #24
 80034f8:	2200      	movs	r2, #0
 80034fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80034fc:	7bfa      	ldrb	r2, [r7, #15]
 80034fe:	6879      	ldr	r1, [r7, #4]
 8003500:	4613      	mov	r3, r2
 8003502:	00db      	lsls	r3, r3, #3
 8003504:	4413      	add	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	440b      	add	r3, r1
 800350a:	331c      	adds	r3, #28
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003510:	7bfa      	ldrb	r2, [r7, #15]
 8003512:	6879      	ldr	r1, [r7, #4]
 8003514:	4613      	mov	r3, r2
 8003516:	00db      	lsls	r3, r3, #3
 8003518:	4413      	add	r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	440b      	add	r3, r1
 800351e:	3320      	adds	r3, #32
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003524:	7bfa      	ldrb	r2, [r7, #15]
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	4413      	add	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	3324      	adds	r3, #36	@ 0x24
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003538:	7bfb      	ldrb	r3, [r7, #15]
 800353a:	3301      	adds	r3, #1
 800353c:	73fb      	strb	r3, [r7, #15]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	791b      	ldrb	r3, [r3, #4]
 8003542:	7bfa      	ldrb	r2, [r7, #15]
 8003544:	429a      	cmp	r2, r3
 8003546:	d3af      	bcc.n	80034a8 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003548:	2300      	movs	r3, #0
 800354a:	73fb      	strb	r3, [r7, #15]
 800354c:	e044      	b.n	80035d8 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800354e:	7bfa      	ldrb	r2, [r7, #15]
 8003550:	6879      	ldr	r1, [r7, #4]
 8003552:	4613      	mov	r3, r2
 8003554:	00db      	lsls	r3, r3, #3
 8003556:	4413      	add	r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	440b      	add	r3, r1
 800355c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003560:	2200      	movs	r2, #0
 8003562:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003564:	7bfa      	ldrb	r2, [r7, #15]
 8003566:	6879      	ldr	r1, [r7, #4]
 8003568:	4613      	mov	r3, r2
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	4413      	add	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003576:	7bfa      	ldrb	r2, [r7, #15]
 8003578:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800357a:	7bfa      	ldrb	r2, [r7, #15]
 800357c:	6879      	ldr	r1, [r7, #4]
 800357e:	4613      	mov	r3, r2
 8003580:	00db      	lsls	r3, r3, #3
 8003582:	4413      	add	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	440b      	add	r3, r1
 8003588:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800358c:	2200      	movs	r2, #0
 800358e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003590:	7bfa      	ldrb	r2, [r7, #15]
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	4613      	mov	r3, r2
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	4413      	add	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	440b      	add	r3, r1
 800359e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80035a2:	2200      	movs	r2, #0
 80035a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80035a6:	7bfa      	ldrb	r2, [r7, #15]
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	4613      	mov	r3, r2
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	4413      	add	r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	440b      	add	r3, r1
 80035b4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80035b8:	2200      	movs	r2, #0
 80035ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80035bc:	7bfa      	ldrb	r2, [r7, #15]
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	4613      	mov	r3, r2
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	4413      	add	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80035ce:	2200      	movs	r2, #0
 80035d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035d2:	7bfb      	ldrb	r3, [r7, #15]
 80035d4:	3301      	adds	r3, #1
 80035d6:	73fb      	strb	r3, [r7, #15]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	791b      	ldrb	r3, [r3, #4]
 80035dc:	7bfa      	ldrb	r2, [r7, #15]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d3b5      	bcc.n	800354e <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6818      	ldr	r0, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	7c1a      	ldrb	r2, [r3, #16]
 80035ea:	f88d 2000 	strb.w	r2, [sp]
 80035ee:	3304      	adds	r3, #4
 80035f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035f2:	f004 fbed 	bl	8007dd0 <USB_DevInit>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d005      	beq.n	8003608 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2202      	movs	r2, #2
 8003600:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e013      	b.n	8003630 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	7b1b      	ldrb	r3, [r3, #12]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d102      	bne.n	8003624 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 f80a 	bl	8003638 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4618      	mov	r0, r3
 800362a:	f004 fd92 	bl	8008152 <USB_DevDisconnect>

  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2201      	movs	r2, #1
 800364a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800366a:	f043 0303 	orr.w	r3, r3, #3
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	3714      	adds	r7, #20
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003684:	4b05      	ldr	r3, [pc, #20]	@ (800369c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a04      	ldr	r2, [pc, #16]	@ (800369c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800368a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800368e:	6013      	str	r3, [r2, #0]
}
 8003690:	bf00      	nop
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	40007000 	.word	0x40007000

080036a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80036a0:	b480      	push	{r7}
 80036a2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80036a4:	4b04      	ldr	r3, [pc, #16]	@ (80036b8 <HAL_PWREx_GetVoltageRange+0x18>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	40007000 	.word	0x40007000

080036bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036bc:	b480      	push	{r7}
 80036be:	b085      	sub	sp, #20
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036ca:	d130      	bne.n	800372e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80036cc:	4b23      	ldr	r3, [pc, #140]	@ (800375c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036d8:	d038      	beq.n	800374c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80036da:	4b20      	ldr	r3, [pc, #128]	@ (800375c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80036e2:	4a1e      	ldr	r2, [pc, #120]	@ (800375c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036e8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80036ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003760 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2232      	movs	r2, #50	@ 0x32
 80036f0:	fb02 f303 	mul.w	r3, r2, r3
 80036f4:	4a1b      	ldr	r2, [pc, #108]	@ (8003764 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80036f6:	fba2 2303 	umull	r2, r3, r2, r3
 80036fa:	0c9b      	lsrs	r3, r3, #18
 80036fc:	3301      	adds	r3, #1
 80036fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003700:	e002      	b.n	8003708 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	3b01      	subs	r3, #1
 8003706:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003708:	4b14      	ldr	r3, [pc, #80]	@ (800375c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003710:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003714:	d102      	bne.n	800371c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d1f2      	bne.n	8003702 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800371c:	4b0f      	ldr	r3, [pc, #60]	@ (800375c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800371e:	695b      	ldr	r3, [r3, #20]
 8003720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003724:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003728:	d110      	bne.n	800374c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e00f      	b.n	800374e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800372e:	4b0b      	ldr	r3, [pc, #44]	@ (800375c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003736:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800373a:	d007      	beq.n	800374c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800373c:	4b07      	ldr	r3, [pc, #28]	@ (800375c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003744:	4a05      	ldr	r2, [pc, #20]	@ (800375c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003746:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800374a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3714      	adds	r7, #20
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	40007000 	.word	0x40007000
 8003760:	20000010 	.word	0x20000010
 8003764:	431bde83 	.word	0x431bde83

08003768 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800376c:	4b05      	ldr	r3, [pc, #20]	@ (8003784 <HAL_PWREx_EnableVddUSB+0x1c>)
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	4a04      	ldr	r2, [pc, #16]	@ (8003784 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003772:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003776:	6053      	str	r3, [r2, #4]
}
 8003778:	bf00      	nop
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	40007000 	.word	0x40007000

08003788 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003788:	b480      	push	{r7}
 800378a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800378c:	4b05      	ldr	r3, [pc, #20]	@ (80037a4 <HAL_PWREx_EnableVddIO2+0x1c>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	4a04      	ldr	r2, [pc, #16]	@ (80037a4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003792:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003796:	6053      	str	r3, [r2, #4]
}
 8003798:	bf00      	nop
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	40007000 	.word	0x40007000

080037a8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b088      	sub	sp, #32
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d102      	bne.n	80037bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	f000 bc08 	b.w	8003fcc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037bc:	4b96      	ldr	r3, [pc, #600]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 030c 	and.w	r3, r3, #12
 80037c4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037c6:	4b94      	ldr	r3, [pc, #592]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	f003 0303 	and.w	r3, r3, #3
 80037ce:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0310 	and.w	r3, r3, #16
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f000 80e4 	beq.w	80039a6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d007      	beq.n	80037f4 <HAL_RCC_OscConfig+0x4c>
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	2b0c      	cmp	r3, #12
 80037e8:	f040 808b 	bne.w	8003902 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	f040 8087 	bne.w	8003902 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037f4:	4b88      	ldr	r3, [pc, #544]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0302 	and.w	r3, r3, #2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <HAL_RCC_OscConfig+0x64>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	699b      	ldr	r3, [r3, #24]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d101      	bne.n	800380c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e3df      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a1a      	ldr	r2, [r3, #32]
 8003810:	4b81      	ldr	r3, [pc, #516]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0308 	and.w	r3, r3, #8
 8003818:	2b00      	cmp	r3, #0
 800381a:	d004      	beq.n	8003826 <HAL_RCC_OscConfig+0x7e>
 800381c:	4b7e      	ldr	r3, [pc, #504]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003824:	e005      	b.n	8003832 <HAL_RCC_OscConfig+0x8a>
 8003826:	4b7c      	ldr	r3, [pc, #496]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003828:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800382c:	091b      	lsrs	r3, r3, #4
 800382e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003832:	4293      	cmp	r3, r2
 8003834:	d223      	bcs.n	800387e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	4618      	mov	r0, r3
 800383c:	f000 fd92 	bl	8004364 <RCC_SetFlashLatencyFromMSIRange>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e3c0      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800384a:	4b73      	ldr	r3, [pc, #460]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a72      	ldr	r2, [pc, #456]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003850:	f043 0308 	orr.w	r3, r3, #8
 8003854:	6013      	str	r3, [r2, #0]
 8003856:	4b70      	ldr	r3, [pc, #448]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a1b      	ldr	r3, [r3, #32]
 8003862:	496d      	ldr	r1, [pc, #436]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003864:	4313      	orrs	r3, r2
 8003866:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003868:	4b6b      	ldr	r3, [pc, #428]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	69db      	ldr	r3, [r3, #28]
 8003874:	021b      	lsls	r3, r3, #8
 8003876:	4968      	ldr	r1, [pc, #416]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003878:	4313      	orrs	r3, r2
 800387a:	604b      	str	r3, [r1, #4]
 800387c:	e025      	b.n	80038ca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800387e:	4b66      	ldr	r3, [pc, #408]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a65      	ldr	r2, [pc, #404]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003884:	f043 0308 	orr.w	r3, r3, #8
 8003888:	6013      	str	r3, [r2, #0]
 800388a:	4b63      	ldr	r3, [pc, #396]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a1b      	ldr	r3, [r3, #32]
 8003896:	4960      	ldr	r1, [pc, #384]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003898:	4313      	orrs	r3, r2
 800389a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800389c:	4b5e      	ldr	r3, [pc, #376]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	69db      	ldr	r3, [r3, #28]
 80038a8:	021b      	lsls	r3, r3, #8
 80038aa:	495b      	ldr	r1, [pc, #364]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d109      	bne.n	80038ca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 fd52 	bl	8004364 <RCC_SetFlashLatencyFromMSIRange>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e380      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038ca:	f000 fc87 	bl	80041dc <HAL_RCC_GetSysClockFreq>
 80038ce:	4602      	mov	r2, r0
 80038d0:	4b51      	ldr	r3, [pc, #324]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	091b      	lsrs	r3, r3, #4
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	4950      	ldr	r1, [pc, #320]	@ (8003a1c <HAL_RCC_OscConfig+0x274>)
 80038dc:	5ccb      	ldrb	r3, [r1, r3]
 80038de:	f003 031f 	and.w	r3, r3, #31
 80038e2:	fa22 f303 	lsr.w	r3, r2, r3
 80038e6:	4a4e      	ldr	r2, [pc, #312]	@ (8003a20 <HAL_RCC_OscConfig+0x278>)
 80038e8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80038ea:	4b4e      	ldr	r3, [pc, #312]	@ (8003a24 <HAL_RCC_OscConfig+0x27c>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7fe fd70 	bl	80023d4 <HAL_InitTick>
 80038f4:	4603      	mov	r3, r0
 80038f6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80038f8:	7bfb      	ldrb	r3, [r7, #15]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d052      	beq.n	80039a4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80038fe:	7bfb      	ldrb	r3, [r7, #15]
 8003900:	e364      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d032      	beq.n	8003970 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800390a:	4b43      	ldr	r3, [pc, #268]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a42      	ldr	r2, [pc, #264]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003910:	f043 0301 	orr.w	r3, r3, #1
 8003914:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003916:	f7fe fdad 	bl	8002474 <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800391c:	e008      	b.n	8003930 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800391e:	f7fe fda9 	bl	8002474 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d901      	bls.n	8003930 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e34d      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003930:	4b39      	ldr	r3, [pc, #228]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0302 	and.w	r3, r3, #2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d0f0      	beq.n	800391e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800393c:	4b36      	ldr	r3, [pc, #216]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a35      	ldr	r2, [pc, #212]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003942:	f043 0308 	orr.w	r3, r3, #8
 8003946:	6013      	str	r3, [r2, #0]
 8003948:	4b33      	ldr	r3, [pc, #204]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a1b      	ldr	r3, [r3, #32]
 8003954:	4930      	ldr	r1, [pc, #192]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003956:	4313      	orrs	r3, r2
 8003958:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800395a:	4b2f      	ldr	r3, [pc, #188]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	69db      	ldr	r3, [r3, #28]
 8003966:	021b      	lsls	r3, r3, #8
 8003968:	492b      	ldr	r1, [pc, #172]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 800396a:	4313      	orrs	r3, r2
 800396c:	604b      	str	r3, [r1, #4]
 800396e:	e01a      	b.n	80039a6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003970:	4b29      	ldr	r3, [pc, #164]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a28      	ldr	r2, [pc, #160]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003976:	f023 0301 	bic.w	r3, r3, #1
 800397a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800397c:	f7fe fd7a 	bl	8002474 <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003984:	f7fe fd76 	bl	8002474 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e31a      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003996:	4b20      	ldr	r3, [pc, #128]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1f0      	bne.n	8003984 <HAL_RCC_OscConfig+0x1dc>
 80039a2:	e000      	b.n	80039a6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d073      	beq.n	8003a9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	2b08      	cmp	r3, #8
 80039b6:	d005      	beq.n	80039c4 <HAL_RCC_OscConfig+0x21c>
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	2b0c      	cmp	r3, #12
 80039bc:	d10e      	bne.n	80039dc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2b03      	cmp	r3, #3
 80039c2:	d10b      	bne.n	80039dc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c4:	4b14      	ldr	r3, [pc, #80]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d063      	beq.n	8003a98 <HAL_RCC_OscConfig+0x2f0>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d15f      	bne.n	8003a98 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e2f7      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039e4:	d106      	bne.n	80039f4 <HAL_RCC_OscConfig+0x24c>
 80039e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a0b      	ldr	r2, [pc, #44]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 80039ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039f0:	6013      	str	r3, [r2, #0]
 80039f2:	e025      	b.n	8003a40 <HAL_RCC_OscConfig+0x298>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039fc:	d114      	bne.n	8003a28 <HAL_RCC_OscConfig+0x280>
 80039fe:	4b06      	ldr	r3, [pc, #24]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a05      	ldr	r2, [pc, #20]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003a04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a08:	6013      	str	r3, [r2, #0]
 8003a0a:	4b03      	ldr	r3, [pc, #12]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a02      	ldr	r2, [pc, #8]	@ (8003a18 <HAL_RCC_OscConfig+0x270>)
 8003a10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a14:	6013      	str	r3, [r2, #0]
 8003a16:	e013      	b.n	8003a40 <HAL_RCC_OscConfig+0x298>
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	0800c4a0 	.word	0x0800c4a0
 8003a20:	20000010 	.word	0x20000010
 8003a24:	20000014 	.word	0x20000014
 8003a28:	4ba0      	ldr	r3, [pc, #640]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a9f      	ldr	r2, [pc, #636]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003a2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a32:	6013      	str	r3, [r2, #0]
 8003a34:	4b9d      	ldr	r3, [pc, #628]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a9c      	ldr	r2, [pc, #624]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003a3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d013      	beq.n	8003a70 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a48:	f7fe fd14 	bl	8002474 <HAL_GetTick>
 8003a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a50:	f7fe fd10 	bl	8002474 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b64      	cmp	r3, #100	@ 0x64
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e2b4      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a62:	4b92      	ldr	r3, [pc, #584]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d0f0      	beq.n	8003a50 <HAL_RCC_OscConfig+0x2a8>
 8003a6e:	e014      	b.n	8003a9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a70:	f7fe fd00 	bl	8002474 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a78:	f7fe fcfc 	bl	8002474 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b64      	cmp	r3, #100	@ 0x64
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e2a0      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a8a:	4b88      	ldr	r3, [pc, #544]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1f0      	bne.n	8003a78 <HAL_RCC_OscConfig+0x2d0>
 8003a96:	e000      	b.n	8003a9a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d060      	beq.n	8003b68 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003aa6:	69bb      	ldr	r3, [r7, #24]
 8003aa8:	2b04      	cmp	r3, #4
 8003aaa:	d005      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x310>
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	2b0c      	cmp	r3, #12
 8003ab0:	d119      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d116      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ab8:	4b7c      	ldr	r3, [pc, #496]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d005      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x328>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e27d      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ad0:	4b76      	ldr	r3, [pc, #472]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	061b      	lsls	r3, r3, #24
 8003ade:	4973      	ldr	r1, [pc, #460]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ae4:	e040      	b.n	8003b68 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d023      	beq.n	8003b36 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003aee:	4b6f      	ldr	r3, [pc, #444]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a6e      	ldr	r2, [pc, #440]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003af4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003af8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003afa:	f7fe fcbb 	bl	8002474 <HAL_GetTick>
 8003afe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b00:	e008      	b.n	8003b14 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b02:	f7fe fcb7 	bl	8002474 <HAL_GetTick>
 8003b06:	4602      	mov	r2, r0
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d901      	bls.n	8003b14 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e25b      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b14:	4b65      	ldr	r3, [pc, #404]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d0f0      	beq.n	8003b02 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b20:	4b62      	ldr	r3, [pc, #392]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	061b      	lsls	r3, r3, #24
 8003b2e:	495f      	ldr	r1, [pc, #380]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	604b      	str	r3, [r1, #4]
 8003b34:	e018      	b.n	8003b68 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b36:	4b5d      	ldr	r3, [pc, #372]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a5c      	ldr	r2, [pc, #368]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003b3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b42:	f7fe fc97 	bl	8002474 <HAL_GetTick>
 8003b46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b48:	e008      	b.n	8003b5c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b4a:	f7fe fc93 	bl	8002474 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d901      	bls.n	8003b5c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e237      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b5c:	4b53      	ldr	r3, [pc, #332]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1f0      	bne.n	8003b4a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0308 	and.w	r3, r3, #8
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d03c      	beq.n	8003bee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d01c      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b7c:	4b4b      	ldr	r3, [pc, #300]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b82:	4a4a      	ldr	r2, [pc, #296]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003b84:	f043 0301 	orr.w	r3, r3, #1
 8003b88:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b8c:	f7fe fc72 	bl	8002474 <HAL_GetTick>
 8003b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b92:	e008      	b.n	8003ba6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b94:	f7fe fc6e 	bl	8002474 <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e212      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ba6:	4b41      	ldr	r3, [pc, #260]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003ba8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d0ef      	beq.n	8003b94 <HAL_RCC_OscConfig+0x3ec>
 8003bb4:	e01b      	b.n	8003bee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bb6:	4b3d      	ldr	r3, [pc, #244]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003bb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bbc:	4a3b      	ldr	r2, [pc, #236]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003bbe:	f023 0301 	bic.w	r3, r3, #1
 8003bc2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc6:	f7fe fc55 	bl	8002474 <HAL_GetTick>
 8003bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bcc:	e008      	b.n	8003be0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bce:	f7fe fc51 	bl	8002474 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e1f5      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003be0:	4b32      	ldr	r3, [pc, #200]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003be6:	f003 0302 	and.w	r3, r3, #2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1ef      	bne.n	8003bce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0304 	and.w	r3, r3, #4
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f000 80a6 	beq.w	8003d48 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003c00:	4b2a      	ldr	r3, [pc, #168]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10d      	bne.n	8003c28 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c0c:	4b27      	ldr	r3, [pc, #156]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c10:	4a26      	ldr	r2, [pc, #152]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003c12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c16:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c18:	4b24      	ldr	r3, [pc, #144]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c20:	60bb      	str	r3, [r7, #8]
 8003c22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c24:	2301      	movs	r3, #1
 8003c26:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c28:	4b21      	ldr	r3, [pc, #132]	@ (8003cb0 <HAL_RCC_OscConfig+0x508>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d118      	bne.n	8003c66 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c34:	4b1e      	ldr	r3, [pc, #120]	@ (8003cb0 <HAL_RCC_OscConfig+0x508>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a1d      	ldr	r2, [pc, #116]	@ (8003cb0 <HAL_RCC_OscConfig+0x508>)
 8003c3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c40:	f7fe fc18 	bl	8002474 <HAL_GetTick>
 8003c44:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c46:	e008      	b.n	8003c5a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c48:	f7fe fc14 	bl	8002474 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e1b8      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c5a:	4b15      	ldr	r3, [pc, #84]	@ (8003cb0 <HAL_RCC_OscConfig+0x508>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d0f0      	beq.n	8003c48 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d108      	bne.n	8003c80 <HAL_RCC_OscConfig+0x4d8>
 8003c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c74:	4a0d      	ldr	r2, [pc, #52]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003c76:	f043 0301 	orr.w	r3, r3, #1
 8003c7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c7e:	e029      	b.n	8003cd4 <HAL_RCC_OscConfig+0x52c>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	2b05      	cmp	r3, #5
 8003c86:	d115      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x50c>
 8003c88:	4b08      	ldr	r3, [pc, #32]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c8e:	4a07      	ldr	r2, [pc, #28]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003c90:	f043 0304 	orr.w	r3, r3, #4
 8003c94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c98:	4b04      	ldr	r3, [pc, #16]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c9e:	4a03      	ldr	r2, [pc, #12]	@ (8003cac <HAL_RCC_OscConfig+0x504>)
 8003ca0:	f043 0301 	orr.w	r3, r3, #1
 8003ca4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ca8:	e014      	b.n	8003cd4 <HAL_RCC_OscConfig+0x52c>
 8003caa:	bf00      	nop
 8003cac:	40021000 	.word	0x40021000
 8003cb0:	40007000 	.word	0x40007000
 8003cb4:	4b9d      	ldr	r3, [pc, #628]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cba:	4a9c      	ldr	r2, [pc, #624]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003cbc:	f023 0301 	bic.w	r3, r3, #1
 8003cc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cc4:	4b99      	ldr	r3, [pc, #612]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cca:	4a98      	ldr	r2, [pc, #608]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003ccc:	f023 0304 	bic.w	r3, r3, #4
 8003cd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d016      	beq.n	8003d0a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cdc:	f7fe fbca 	bl	8002474 <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ce2:	e00a      	b.n	8003cfa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce4:	f7fe fbc6 	bl	8002474 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e168      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cfa:	4b8c      	ldr	r3, [pc, #560]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0ed      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x53c>
 8003d08:	e015      	b.n	8003d36 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d0a:	f7fe fbb3 	bl	8002474 <HAL_GetTick>
 8003d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d10:	e00a      	b.n	8003d28 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d12:	f7fe fbaf 	bl	8002474 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e151      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d28:	4b80      	ldr	r3, [pc, #512]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1ed      	bne.n	8003d12 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d36:	7ffb      	ldrb	r3, [r7, #31]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d105      	bne.n	8003d48 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d3c:	4b7b      	ldr	r3, [pc, #492]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d40:	4a7a      	ldr	r2, [pc, #488]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003d42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d46:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0320 	and.w	r3, r3, #32
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d03c      	beq.n	8003dce <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d01c      	beq.n	8003d96 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d5c:	4b73      	ldr	r3, [pc, #460]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003d5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d62:	4a72      	ldr	r2, [pc, #456]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003d64:	f043 0301 	orr.w	r3, r3, #1
 8003d68:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d6c:	f7fe fb82 	bl	8002474 <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d72:	e008      	b.n	8003d86 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d74:	f7fe fb7e 	bl	8002474 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d901      	bls.n	8003d86 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e122      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d86:	4b69      	ldr	r3, [pc, #420]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003d88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d8c:	f003 0302 	and.w	r3, r3, #2
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d0ef      	beq.n	8003d74 <HAL_RCC_OscConfig+0x5cc>
 8003d94:	e01b      	b.n	8003dce <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d96:	4b65      	ldr	r3, [pc, #404]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003d98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d9c:	4a63      	ldr	r2, [pc, #396]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003d9e:	f023 0301 	bic.w	r3, r3, #1
 8003da2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da6:	f7fe fb65 	bl	8002474 <HAL_GetTick>
 8003daa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003dac:	e008      	b.n	8003dc0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003dae:	f7fe fb61 	bl	8002474 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d901      	bls.n	8003dc0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e105      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003dc0:	4b5a      	ldr	r3, [pc, #360]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003dc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1ef      	bne.n	8003dae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f000 80f9 	beq.w	8003fca <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	f040 80cf 	bne.w	8003f80 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003de2:	4b52      	ldr	r3, [pc, #328]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	f003 0203 	and.w	r2, r3, #3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d12c      	bne.n	8003e50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e00:	3b01      	subs	r3, #1
 8003e02:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d123      	bne.n	8003e50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e12:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d11b      	bne.n	8003e50 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e22:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d113      	bne.n	8003e50 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e32:	085b      	lsrs	r3, r3, #1
 8003e34:	3b01      	subs	r3, #1
 8003e36:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d109      	bne.n	8003e50 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e46:	085b      	lsrs	r3, r3, #1
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d071      	beq.n	8003f34 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	2b0c      	cmp	r3, #12
 8003e54:	d068      	beq.n	8003f28 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e56:	4b35      	ldr	r3, [pc, #212]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d105      	bne.n	8003e6e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003e62:	4b32      	ldr	r3, [pc, #200]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e0ac      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e72:	4b2e      	ldr	r3, [pc, #184]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a2d      	ldr	r2, [pc, #180]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003e78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e7c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e7e:	f7fe faf9 	bl	8002474 <HAL_GetTick>
 8003e82:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e84:	e008      	b.n	8003e98 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e86:	f7fe faf5 	bl	8002474 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d901      	bls.n	8003e98 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e099      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e98:	4b24      	ldr	r3, [pc, #144]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1f0      	bne.n	8003e86 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ea4:	4b21      	ldr	r3, [pc, #132]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003ea6:	68da      	ldr	r2, [r3, #12]
 8003ea8:	4b21      	ldr	r3, [pc, #132]	@ (8003f30 <HAL_RCC_OscConfig+0x788>)
 8003eaa:	4013      	ands	r3, r2
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003eb4:	3a01      	subs	r2, #1
 8003eb6:	0112      	lsls	r2, r2, #4
 8003eb8:	4311      	orrs	r1, r2
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ebe:	0212      	lsls	r2, r2, #8
 8003ec0:	4311      	orrs	r1, r2
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ec6:	0852      	lsrs	r2, r2, #1
 8003ec8:	3a01      	subs	r2, #1
 8003eca:	0552      	lsls	r2, r2, #21
 8003ecc:	4311      	orrs	r1, r2
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ed2:	0852      	lsrs	r2, r2, #1
 8003ed4:	3a01      	subs	r2, #1
 8003ed6:	0652      	lsls	r2, r2, #25
 8003ed8:	4311      	orrs	r1, r2
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ede:	06d2      	lsls	r2, r2, #27
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	4912      	ldr	r1, [pc, #72]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ee8:	4b10      	ldr	r3, [pc, #64]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a0f      	ldr	r2, [pc, #60]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003eee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ef2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003efa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003efe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f00:	f7fe fab8 	bl	8002474 <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f08:	f7fe fab4 	bl	8002474 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e058      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f1a:	4b04      	ldr	r3, [pc, #16]	@ (8003f2c <HAL_RCC_OscConfig+0x784>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d0f0      	beq.n	8003f08 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f26:	e050      	b.n	8003fca <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e04f      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f34:	4b27      	ldr	r3, [pc, #156]	@ (8003fd4 <HAL_RCC_OscConfig+0x82c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d144      	bne.n	8003fca <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f40:	4b24      	ldr	r3, [pc, #144]	@ (8003fd4 <HAL_RCC_OscConfig+0x82c>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a23      	ldr	r2, [pc, #140]	@ (8003fd4 <HAL_RCC_OscConfig+0x82c>)
 8003f46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f4a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f4c:	4b21      	ldr	r3, [pc, #132]	@ (8003fd4 <HAL_RCC_OscConfig+0x82c>)
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	4a20      	ldr	r2, [pc, #128]	@ (8003fd4 <HAL_RCC_OscConfig+0x82c>)
 8003f52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f56:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f58:	f7fe fa8c 	bl	8002474 <HAL_GetTick>
 8003f5c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f60:	f7fe fa88 	bl	8002474 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e02c      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f72:	4b18      	ldr	r3, [pc, #96]	@ (8003fd4 <HAL_RCC_OscConfig+0x82c>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0f0      	beq.n	8003f60 <HAL_RCC_OscConfig+0x7b8>
 8003f7e:	e024      	b.n	8003fca <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	2b0c      	cmp	r3, #12
 8003f84:	d01f      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f86:	4b13      	ldr	r3, [pc, #76]	@ (8003fd4 <HAL_RCC_OscConfig+0x82c>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a12      	ldr	r2, [pc, #72]	@ (8003fd4 <HAL_RCC_OscConfig+0x82c>)
 8003f8c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f92:	f7fe fa6f 	bl	8002474 <HAL_GetTick>
 8003f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f98:	e008      	b.n	8003fac <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f9a:	f7fe fa6b 	bl	8002474 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d901      	bls.n	8003fac <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e00f      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fac:	4b09      	ldr	r3, [pc, #36]	@ (8003fd4 <HAL_RCC_OscConfig+0x82c>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d1f0      	bne.n	8003f9a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003fb8:	4b06      	ldr	r3, [pc, #24]	@ (8003fd4 <HAL_RCC_OscConfig+0x82c>)
 8003fba:	68da      	ldr	r2, [r3, #12]
 8003fbc:	4905      	ldr	r1, [pc, #20]	@ (8003fd4 <HAL_RCC_OscConfig+0x82c>)
 8003fbe:	4b06      	ldr	r3, [pc, #24]	@ (8003fd8 <HAL_RCC_OscConfig+0x830>)
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	60cb      	str	r3, [r1, #12]
 8003fc4:	e001      	b.n	8003fca <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e000      	b.n	8003fcc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3720      	adds	r7, #32
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	feeefffc 	.word	0xfeeefffc

08003fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e0e7      	b.n	80041c0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff0:	4b75      	ldr	r3, [pc, #468]	@ (80041c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0307 	and.w	r3, r3, #7
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d910      	bls.n	8004020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ffe:	4b72      	ldr	r3, [pc, #456]	@ (80041c8 <HAL_RCC_ClockConfig+0x1ec>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f023 0207 	bic.w	r2, r3, #7
 8004006:	4970      	ldr	r1, [pc, #448]	@ (80041c8 <HAL_RCC_ClockConfig+0x1ec>)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	4313      	orrs	r3, r2
 800400c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800400e:	4b6e      	ldr	r3, [pc, #440]	@ (80041c8 <HAL_RCC_ClockConfig+0x1ec>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d001      	beq.n	8004020 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e0cf      	b.n	80041c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	2b00      	cmp	r3, #0
 800402a:	d010      	beq.n	800404e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689a      	ldr	r2, [r3, #8]
 8004030:	4b66      	ldr	r3, [pc, #408]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004038:	429a      	cmp	r2, r3
 800403a:	d908      	bls.n	800404e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800403c:	4b63      	ldr	r3, [pc, #396]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	4960      	ldr	r1, [pc, #384]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 800404a:	4313      	orrs	r3, r2
 800404c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0301 	and.w	r3, r3, #1
 8004056:	2b00      	cmp	r3, #0
 8004058:	d04c      	beq.n	80040f4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	2b03      	cmp	r3, #3
 8004060:	d107      	bne.n	8004072 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004062:	4b5a      	ldr	r3, [pc, #360]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d121      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e0a6      	b.n	80041c0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	2b02      	cmp	r3, #2
 8004078:	d107      	bne.n	800408a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800407a:	4b54      	ldr	r3, [pc, #336]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d115      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e09a      	b.n	80041c0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d107      	bne.n	80040a2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004092:	4b4e      	ldr	r3, [pc, #312]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0302 	and.w	r3, r3, #2
 800409a:	2b00      	cmp	r3, #0
 800409c:	d109      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e08e      	b.n	80041c0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040a2:	4b4a      	ldr	r3, [pc, #296]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e086      	b.n	80041c0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040b2:	4b46      	ldr	r3, [pc, #280]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f023 0203 	bic.w	r2, r3, #3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	4943      	ldr	r1, [pc, #268]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040c4:	f7fe f9d6 	bl	8002474 <HAL_GetTick>
 80040c8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ca:	e00a      	b.n	80040e2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040cc:	f7fe f9d2 	bl	8002474 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040da:	4293      	cmp	r3, r2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e06e      	b.n	80041c0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040e2:	4b3a      	ldr	r3, [pc, #232]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 020c 	and.w	r2, r3, #12
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d1eb      	bne.n	80040cc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0302 	and.w	r3, r3, #2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d010      	beq.n	8004122 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689a      	ldr	r2, [r3, #8]
 8004104:	4b31      	ldr	r3, [pc, #196]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800410c:	429a      	cmp	r2, r3
 800410e:	d208      	bcs.n	8004122 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004110:	4b2e      	ldr	r3, [pc, #184]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	492b      	ldr	r1, [pc, #172]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 800411e:	4313      	orrs	r3, r2
 8004120:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004122:	4b29      	ldr	r3, [pc, #164]	@ (80041c8 <HAL_RCC_ClockConfig+0x1ec>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0307 	and.w	r3, r3, #7
 800412a:	683a      	ldr	r2, [r7, #0]
 800412c:	429a      	cmp	r2, r3
 800412e:	d210      	bcs.n	8004152 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004130:	4b25      	ldr	r3, [pc, #148]	@ (80041c8 <HAL_RCC_ClockConfig+0x1ec>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f023 0207 	bic.w	r2, r3, #7
 8004138:	4923      	ldr	r1, [pc, #140]	@ (80041c8 <HAL_RCC_ClockConfig+0x1ec>)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	4313      	orrs	r3, r2
 800413e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004140:	4b21      	ldr	r3, [pc, #132]	@ (80041c8 <HAL_RCC_ClockConfig+0x1ec>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0307 	and.w	r3, r3, #7
 8004148:	683a      	ldr	r2, [r7, #0]
 800414a:	429a      	cmp	r2, r3
 800414c:	d001      	beq.n	8004152 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e036      	b.n	80041c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0304 	and.w	r3, r3, #4
 800415a:	2b00      	cmp	r3, #0
 800415c:	d008      	beq.n	8004170 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800415e:	4b1b      	ldr	r3, [pc, #108]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	4918      	ldr	r1, [pc, #96]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 800416c:	4313      	orrs	r3, r2
 800416e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0308 	and.w	r3, r3, #8
 8004178:	2b00      	cmp	r3, #0
 800417a:	d009      	beq.n	8004190 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800417c:	4b13      	ldr	r3, [pc, #76]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	4910      	ldr	r1, [pc, #64]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 800418c:	4313      	orrs	r3, r2
 800418e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004190:	f000 f824 	bl	80041dc <HAL_RCC_GetSysClockFreq>
 8004194:	4602      	mov	r2, r0
 8004196:	4b0d      	ldr	r3, [pc, #52]	@ (80041cc <HAL_RCC_ClockConfig+0x1f0>)
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	091b      	lsrs	r3, r3, #4
 800419c:	f003 030f 	and.w	r3, r3, #15
 80041a0:	490b      	ldr	r1, [pc, #44]	@ (80041d0 <HAL_RCC_ClockConfig+0x1f4>)
 80041a2:	5ccb      	ldrb	r3, [r1, r3]
 80041a4:	f003 031f 	and.w	r3, r3, #31
 80041a8:	fa22 f303 	lsr.w	r3, r2, r3
 80041ac:	4a09      	ldr	r2, [pc, #36]	@ (80041d4 <HAL_RCC_ClockConfig+0x1f8>)
 80041ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80041b0:	4b09      	ldr	r3, [pc, #36]	@ (80041d8 <HAL_RCC_ClockConfig+0x1fc>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7fe f90d 	bl	80023d4 <HAL_InitTick>
 80041ba:	4603      	mov	r3, r0
 80041bc:	72fb      	strb	r3, [r7, #11]

  return status;
 80041be:	7afb      	ldrb	r3, [r7, #11]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	40022000 	.word	0x40022000
 80041cc:	40021000 	.word	0x40021000
 80041d0:	0800c4a0 	.word	0x0800c4a0
 80041d4:	20000010 	.word	0x20000010
 80041d8:	20000014 	.word	0x20000014

080041dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041dc:	b480      	push	{r7}
 80041de:	b089      	sub	sp, #36	@ 0x24
 80041e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80041e2:	2300      	movs	r3, #0
 80041e4:	61fb      	str	r3, [r7, #28]
 80041e6:	2300      	movs	r3, #0
 80041e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041ea:	4b3e      	ldr	r3, [pc, #248]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f003 030c 	and.w	r3, r3, #12
 80041f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041f4:	4b3b      	ldr	r3, [pc, #236]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	f003 0303 	and.w	r3, r3, #3
 80041fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d005      	beq.n	8004210 <HAL_RCC_GetSysClockFreq+0x34>
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	2b0c      	cmp	r3, #12
 8004208:	d121      	bne.n	800424e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d11e      	bne.n	800424e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004210:	4b34      	ldr	r3, [pc, #208]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0308 	and.w	r3, r3, #8
 8004218:	2b00      	cmp	r3, #0
 800421a:	d107      	bne.n	800422c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800421c:	4b31      	ldr	r3, [pc, #196]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800421e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004222:	0a1b      	lsrs	r3, r3, #8
 8004224:	f003 030f 	and.w	r3, r3, #15
 8004228:	61fb      	str	r3, [r7, #28]
 800422a:	e005      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800422c:	4b2d      	ldr	r3, [pc, #180]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	091b      	lsrs	r3, r3, #4
 8004232:	f003 030f 	and.w	r3, r3, #15
 8004236:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004238:	4a2b      	ldr	r2, [pc, #172]	@ (80042e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004240:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10d      	bne.n	8004264 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800424c:	e00a      	b.n	8004264 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	2b04      	cmp	r3, #4
 8004252:	d102      	bne.n	800425a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004254:	4b25      	ldr	r3, [pc, #148]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x110>)
 8004256:	61bb      	str	r3, [r7, #24]
 8004258:	e004      	b.n	8004264 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	2b08      	cmp	r3, #8
 800425e:	d101      	bne.n	8004264 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004260:	4b23      	ldr	r3, [pc, #140]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004262:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	2b0c      	cmp	r3, #12
 8004268:	d134      	bne.n	80042d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800426a:	4b1e      	ldr	r3, [pc, #120]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	f003 0303 	and.w	r3, r3, #3
 8004272:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b02      	cmp	r3, #2
 8004278:	d003      	beq.n	8004282 <HAL_RCC_GetSysClockFreq+0xa6>
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	2b03      	cmp	r3, #3
 800427e:	d003      	beq.n	8004288 <HAL_RCC_GetSysClockFreq+0xac>
 8004280:	e005      	b.n	800428e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004282:	4b1a      	ldr	r3, [pc, #104]	@ (80042ec <HAL_RCC_GetSysClockFreq+0x110>)
 8004284:	617b      	str	r3, [r7, #20]
      break;
 8004286:	e005      	b.n	8004294 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004288:	4b19      	ldr	r3, [pc, #100]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800428a:	617b      	str	r3, [r7, #20]
      break;
 800428c:	e002      	b.n	8004294 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	617b      	str	r3, [r7, #20]
      break;
 8004292:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004294:	4b13      	ldr	r3, [pc, #76]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	091b      	lsrs	r3, r3, #4
 800429a:	f003 0307 	and.w	r3, r3, #7
 800429e:	3301      	adds	r3, #1
 80042a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80042a2:	4b10      	ldr	r3, [pc, #64]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	0a1b      	lsrs	r3, r3, #8
 80042a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042ac:	697a      	ldr	r2, [r7, #20]
 80042ae:	fb03 f202 	mul.w	r2, r3, r2
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80042ba:	4b0a      	ldr	r3, [pc, #40]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	0e5b      	lsrs	r3, r3, #25
 80042c0:	f003 0303 	and.w	r3, r3, #3
 80042c4:	3301      	adds	r3, #1
 80042c6:	005b      	lsls	r3, r3, #1
 80042c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80042d4:	69bb      	ldr	r3, [r7, #24]
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3724      	adds	r7, #36	@ 0x24
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	40021000 	.word	0x40021000
 80042e8:	0800c4b8 	.word	0x0800c4b8
 80042ec:	00f42400 	.word	0x00f42400
 80042f0:	007a1200 	.word	0x007a1200

080042f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042f4:	b480      	push	{r7}
 80042f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042f8:	4b03      	ldr	r3, [pc, #12]	@ (8004308 <HAL_RCC_GetHCLKFreq+0x14>)
 80042fa:	681b      	ldr	r3, [r3, #0]
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	20000010 	.word	0x20000010

0800430c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004310:	f7ff fff0 	bl	80042f4 <HAL_RCC_GetHCLKFreq>
 8004314:	4602      	mov	r2, r0
 8004316:	4b06      	ldr	r3, [pc, #24]	@ (8004330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	0a1b      	lsrs	r3, r3, #8
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	4904      	ldr	r1, [pc, #16]	@ (8004334 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004322:	5ccb      	ldrb	r3, [r1, r3]
 8004324:	f003 031f 	and.w	r3, r3, #31
 8004328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800432c:	4618      	mov	r0, r3
 800432e:	bd80      	pop	{r7, pc}
 8004330:	40021000 	.word	0x40021000
 8004334:	0800c4b0 	.word	0x0800c4b0

08004338 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800433c:	f7ff ffda 	bl	80042f4 <HAL_RCC_GetHCLKFreq>
 8004340:	4602      	mov	r2, r0
 8004342:	4b06      	ldr	r3, [pc, #24]	@ (800435c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	0adb      	lsrs	r3, r3, #11
 8004348:	f003 0307 	and.w	r3, r3, #7
 800434c:	4904      	ldr	r1, [pc, #16]	@ (8004360 <HAL_RCC_GetPCLK2Freq+0x28>)
 800434e:	5ccb      	ldrb	r3, [r1, r3]
 8004350:	f003 031f 	and.w	r3, r3, #31
 8004354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004358:	4618      	mov	r0, r3
 800435a:	bd80      	pop	{r7, pc}
 800435c:	40021000 	.word	0x40021000
 8004360:	0800c4b0 	.word	0x0800c4b0

08004364 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800436c:	2300      	movs	r3, #0
 800436e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004370:	4b2a      	ldr	r3, [pc, #168]	@ (800441c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004378:	2b00      	cmp	r3, #0
 800437a:	d003      	beq.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800437c:	f7ff f990 	bl	80036a0 <HAL_PWREx_GetVoltageRange>
 8004380:	6178      	str	r0, [r7, #20]
 8004382:	e014      	b.n	80043ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004384:	4b25      	ldr	r3, [pc, #148]	@ (800441c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004388:	4a24      	ldr	r2, [pc, #144]	@ (800441c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800438a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800438e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004390:	4b22      	ldr	r3, [pc, #136]	@ (800441c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004394:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004398:	60fb      	str	r3, [r7, #12]
 800439a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800439c:	f7ff f980 	bl	80036a0 <HAL_PWREx_GetVoltageRange>
 80043a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80043a2:	4b1e      	ldr	r3, [pc, #120]	@ (800441c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043a6:	4a1d      	ldr	r2, [pc, #116]	@ (800441c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043b4:	d10b      	bne.n	80043ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2b80      	cmp	r3, #128	@ 0x80
 80043ba:	d919      	bls.n	80043f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2ba0      	cmp	r3, #160	@ 0xa0
 80043c0:	d902      	bls.n	80043c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80043c2:	2302      	movs	r3, #2
 80043c4:	613b      	str	r3, [r7, #16]
 80043c6:	e013      	b.n	80043f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80043c8:	2301      	movs	r3, #1
 80043ca:	613b      	str	r3, [r7, #16]
 80043cc:	e010      	b.n	80043f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2b80      	cmp	r3, #128	@ 0x80
 80043d2:	d902      	bls.n	80043da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80043d4:	2303      	movs	r3, #3
 80043d6:	613b      	str	r3, [r7, #16]
 80043d8:	e00a      	b.n	80043f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2b80      	cmp	r3, #128	@ 0x80
 80043de:	d102      	bne.n	80043e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80043e0:	2302      	movs	r3, #2
 80043e2:	613b      	str	r3, [r7, #16]
 80043e4:	e004      	b.n	80043f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2b70      	cmp	r3, #112	@ 0x70
 80043ea:	d101      	bne.n	80043f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80043ec:	2301      	movs	r3, #1
 80043ee:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80043f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f023 0207 	bic.w	r2, r3, #7
 80043f8:	4909      	ldr	r1, [pc, #36]	@ (8004420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004400:	4b07      	ldr	r3, [pc, #28]	@ (8004420 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0307 	and.w	r3, r3, #7
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	429a      	cmp	r2, r3
 800440c:	d001      	beq.n	8004412 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e000      	b.n	8004414 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	3718      	adds	r7, #24
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	40021000 	.word	0x40021000
 8004420:	40022000 	.word	0x40022000

08004424 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800442c:	2300      	movs	r3, #0
 800442e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004430:	2300      	movs	r3, #0
 8004432:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800443c:	2b00      	cmp	r3, #0
 800443e:	d041      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004444:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004448:	d02a      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800444a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800444e:	d824      	bhi.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004450:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004454:	d008      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004456:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800445a:	d81e      	bhi.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00a      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004460:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004464:	d010      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004466:	e018      	b.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004468:	4b86      	ldr	r3, [pc, #536]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	4a85      	ldr	r2, [pc, #532]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800446e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004472:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004474:	e015      	b.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	3304      	adds	r3, #4
 800447a:	2100      	movs	r1, #0
 800447c:	4618      	mov	r0, r3
 800447e:	f000 fadd 	bl	8004a3c <RCCEx_PLLSAI1_Config>
 8004482:	4603      	mov	r3, r0
 8004484:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004486:	e00c      	b.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	3320      	adds	r3, #32
 800448c:	2100      	movs	r1, #0
 800448e:	4618      	mov	r0, r3
 8004490:	f000 fbc6 	bl	8004c20 <RCCEx_PLLSAI2_Config>
 8004494:	4603      	mov	r3, r0
 8004496:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004498:	e003      	b.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	74fb      	strb	r3, [r7, #19]
      break;
 800449e:	e000      	b.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80044a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044a2:	7cfb      	ldrb	r3, [r7, #19]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10b      	bne.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044a8:	4b76      	ldr	r3, [pc, #472]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044b6:	4973      	ldr	r1, [pc, #460]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80044be:	e001      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044c0:	7cfb      	ldrb	r3, [r7, #19]
 80044c2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d041      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044d4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80044d8:	d02a      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80044da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80044de:	d824      	bhi.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80044e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044e4:	d008      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80044e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044ea:	d81e      	bhi.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d00a      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80044f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044f4:	d010      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80044f6:	e018      	b.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80044f8:	4b62      	ldr	r3, [pc, #392]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	4a61      	ldr	r2, [pc, #388]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004502:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004504:	e015      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	3304      	adds	r3, #4
 800450a:	2100      	movs	r1, #0
 800450c:	4618      	mov	r0, r3
 800450e:	f000 fa95 	bl	8004a3c <RCCEx_PLLSAI1_Config>
 8004512:	4603      	mov	r3, r0
 8004514:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004516:	e00c      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	3320      	adds	r3, #32
 800451c:	2100      	movs	r1, #0
 800451e:	4618      	mov	r0, r3
 8004520:	f000 fb7e 	bl	8004c20 <RCCEx_PLLSAI2_Config>
 8004524:	4603      	mov	r3, r0
 8004526:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004528:	e003      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	74fb      	strb	r3, [r7, #19]
      break;
 800452e:	e000      	b.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004530:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004532:	7cfb      	ldrb	r3, [r7, #19]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d10b      	bne.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004538:	4b52      	ldr	r3, [pc, #328]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800453a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800453e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004546:	494f      	ldr	r1, [pc, #316]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004548:	4313      	orrs	r3, r2
 800454a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800454e:	e001      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004550:	7cfb      	ldrb	r3, [r7, #19]
 8004552:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800455c:	2b00      	cmp	r3, #0
 800455e:	f000 80a0 	beq.w	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004562:	2300      	movs	r3, #0
 8004564:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004566:	4b47      	ldr	r3, [pc, #284]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800456a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d101      	bne.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004572:	2301      	movs	r3, #1
 8004574:	e000      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004576:	2300      	movs	r3, #0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d00d      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800457c:	4b41      	ldr	r3, [pc, #260]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800457e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004580:	4a40      	ldr	r2, [pc, #256]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004582:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004586:	6593      	str	r3, [r2, #88]	@ 0x58
 8004588:	4b3e      	ldr	r3, [pc, #248]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800458a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800458c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004590:	60bb      	str	r3, [r7, #8]
 8004592:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004594:	2301      	movs	r3, #1
 8004596:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004598:	4b3b      	ldr	r3, [pc, #236]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a3a      	ldr	r2, [pc, #232]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800459e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045a4:	f7fd ff66 	bl	8002474 <HAL_GetTick>
 80045a8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045aa:	e009      	b.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045ac:	f7fd ff62 	bl	8002474 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d902      	bls.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	74fb      	strb	r3, [r7, #19]
        break;
 80045be:	e005      	b.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045c0:	4b31      	ldr	r3, [pc, #196]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d0ef      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80045cc:	7cfb      	ldrb	r3, [r7, #19]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d15c      	bne.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80045d2:	4b2c      	ldr	r3, [pc, #176]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045d8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045dc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d01f      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d019      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80045f0:	4b24      	ldr	r3, [pc, #144]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80045fc:	4b21      	ldr	r3, [pc, #132]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004602:	4a20      	ldr	r2, [pc, #128]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004608:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800460c:	4b1d      	ldr	r3, [pc, #116]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800460e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004612:	4a1c      	ldr	r2, [pc, #112]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004614:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004618:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800461c:	4a19      	ldr	r2, [pc, #100]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b00      	cmp	r3, #0
 800462c:	d016      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800462e:	f7fd ff21 	bl	8002474 <HAL_GetTick>
 8004632:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004634:	e00b      	b.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004636:	f7fd ff1d 	bl	8002474 <HAL_GetTick>
 800463a:	4602      	mov	r2, r0
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004644:	4293      	cmp	r3, r2
 8004646:	d902      	bls.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	74fb      	strb	r3, [r7, #19]
            break;
 800464c:	e006      	b.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800464e:	4b0d      	ldr	r3, [pc, #52]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0ec      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800465c:	7cfb      	ldrb	r3, [r7, #19]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d10c      	bne.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004662:	4b08      	ldr	r3, [pc, #32]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004668:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004672:	4904      	ldr	r1, [pc, #16]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004674:	4313      	orrs	r3, r2
 8004676:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800467a:	e009      	b.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800467c:	7cfb      	ldrb	r3, [r7, #19]
 800467e:	74bb      	strb	r3, [r7, #18]
 8004680:	e006      	b.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004682:	bf00      	nop
 8004684:	40021000 	.word	0x40021000
 8004688:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800468c:	7cfb      	ldrb	r3, [r7, #19]
 800468e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004690:	7c7b      	ldrb	r3, [r7, #17]
 8004692:	2b01      	cmp	r3, #1
 8004694:	d105      	bne.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004696:	4ba6      	ldr	r3, [pc, #664]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469a:	4aa5      	ldr	r2, [pc, #660]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800469c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00a      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046ae:	4ba0      	ldr	r3, [pc, #640]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b4:	f023 0203 	bic.w	r2, r3, #3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046bc:	499c      	ldr	r1, [pc, #624]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d00a      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80046d0:	4b97      	ldr	r3, [pc, #604]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d6:	f023 020c 	bic.w	r2, r3, #12
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046de:	4994      	ldr	r1, [pc, #592]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0304 	and.w	r3, r3, #4
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00a      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80046f2:	4b8f      	ldr	r3, [pc, #572]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004700:	498b      	ldr	r1, [pc, #556]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004702:	4313      	orrs	r3, r2
 8004704:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0308 	and.w	r3, r3, #8
 8004710:	2b00      	cmp	r3, #0
 8004712:	d00a      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004714:	4b86      	ldr	r3, [pc, #536]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800471a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004722:	4983      	ldr	r1, [pc, #524]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004724:	4313      	orrs	r3, r2
 8004726:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0310 	and.w	r3, r3, #16
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00a      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004736:	4b7e      	ldr	r3, [pc, #504]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800473c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004744:	497a      	ldr	r1, [pc, #488]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004746:	4313      	orrs	r3, r2
 8004748:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0320 	and.w	r3, r3, #32
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00a      	beq.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004758:	4b75      	ldr	r3, [pc, #468]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800475a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800475e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004766:	4972      	ldr	r1, [pc, #456]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004768:	4313      	orrs	r3, r2
 800476a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004776:	2b00      	cmp	r3, #0
 8004778:	d00a      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800477a:	4b6d      	ldr	r3, [pc, #436]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800477c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004780:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004788:	4969      	ldr	r1, [pc, #420]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800478a:	4313      	orrs	r3, r2
 800478c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004798:	2b00      	cmp	r3, #0
 800479a:	d00a      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800479c:	4b64      	ldr	r3, [pc, #400]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800479e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047aa:	4961      	ldr	r1, [pc, #388]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00a      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047be:	4b5c      	ldr	r3, [pc, #368]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047c4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047cc:	4958      	ldr	r1, [pc, #352]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d00a      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80047e0:	4b53      	ldr	r3, [pc, #332]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ee:	4950      	ldr	r1, [pc, #320]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00a      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004802:	4b4b      	ldr	r3, [pc, #300]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004808:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004810:	4947      	ldr	r1, [pc, #284]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004812:	4313      	orrs	r3, r2
 8004814:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00a      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004824:	4b42      	ldr	r3, [pc, #264]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004826:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800482a:	f023 0203 	bic.w	r2, r3, #3
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004832:	493f      	ldr	r1, [pc, #252]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004834:	4313      	orrs	r3, r2
 8004836:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d028      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004846:	4b3a      	ldr	r3, [pc, #232]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800484c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004854:	4936      	ldr	r1, [pc, #216]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004856:	4313      	orrs	r3, r2
 8004858:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004860:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004864:	d106      	bne.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004866:	4b32      	ldr	r3, [pc, #200]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	4a31      	ldr	r2, [pc, #196]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800486c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004870:	60d3      	str	r3, [r2, #12]
 8004872:	e011      	b.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004878:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800487c:	d10c      	bne.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	3304      	adds	r3, #4
 8004882:	2101      	movs	r1, #1
 8004884:	4618      	mov	r0, r3
 8004886:	f000 f8d9 	bl	8004a3c <RCCEx_PLLSAI1_Config>
 800488a:	4603      	mov	r3, r0
 800488c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800488e:	7cfb      	ldrb	r3, [r7, #19]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d001      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8004894:	7cfb      	ldrb	r3, [r7, #19]
 8004896:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d028      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80048a4:	4b22      	ldr	r3, [pc, #136]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80048a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048b2:	491f      	ldr	r1, [pc, #124]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80048b4:	4313      	orrs	r3, r2
 80048b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048c2:	d106      	bne.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	4a19      	ldr	r2, [pc, #100]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80048ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048ce:	60d3      	str	r3, [r2, #12]
 80048d0:	e011      	b.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048da:	d10c      	bne.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	3304      	adds	r3, #4
 80048e0:	2101      	movs	r1, #1
 80048e2:	4618      	mov	r0, r3
 80048e4:	f000 f8aa 	bl	8004a3c <RCCEx_PLLSAI1_Config>
 80048e8:	4603      	mov	r3, r0
 80048ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80048ec:	7cfb      	ldrb	r3, [r7, #19]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80048f2:	7cfb      	ldrb	r3, [r7, #19]
 80048f4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d02a      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004902:	4b0b      	ldr	r3, [pc, #44]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004908:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004910:	4907      	ldr	r1, [pc, #28]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004912:	4313      	orrs	r3, r2
 8004914:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800491c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004920:	d108      	bne.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004922:	4b03      	ldr	r3, [pc, #12]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	4a02      	ldr	r2, [pc, #8]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004928:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800492c:	60d3      	str	r3, [r2, #12]
 800492e:	e013      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8004930:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004938:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800493c:	d10c      	bne.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	3304      	adds	r3, #4
 8004942:	2101      	movs	r1, #1
 8004944:	4618      	mov	r0, r3
 8004946:	f000 f879 	bl	8004a3c <RCCEx_PLLSAI1_Config>
 800494a:	4603      	mov	r3, r0
 800494c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800494e:	7cfb      	ldrb	r3, [r7, #19]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d001      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8004954:	7cfb      	ldrb	r3, [r7, #19]
 8004956:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d02f      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004964:	4b2c      	ldr	r3, [pc, #176]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800496a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004972:	4929      	ldr	r1, [pc, #164]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004974:	4313      	orrs	r3, r2
 8004976:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800497e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004982:	d10d      	bne.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	3304      	adds	r3, #4
 8004988:	2102      	movs	r1, #2
 800498a:	4618      	mov	r0, r3
 800498c:	f000 f856 	bl	8004a3c <RCCEx_PLLSAI1_Config>
 8004990:	4603      	mov	r3, r0
 8004992:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004994:	7cfb      	ldrb	r3, [r7, #19]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d014      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800499a:	7cfb      	ldrb	r3, [r7, #19]
 800499c:	74bb      	strb	r3, [r7, #18]
 800499e:	e011      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049a8:	d10c      	bne.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	3320      	adds	r3, #32
 80049ae:	2102      	movs	r1, #2
 80049b0:	4618      	mov	r0, r3
 80049b2:	f000 f935 	bl	8004c20 <RCCEx_PLLSAI2_Config>
 80049b6:	4603      	mov	r3, r0
 80049b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049ba:	7cfb      	ldrb	r3, [r7, #19]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d001      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80049c0:	7cfb      	ldrb	r3, [r7, #19]
 80049c2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00b      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80049d0:	4b11      	ldr	r3, [pc, #68]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80049d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049e0:	490d      	ldr	r1, [pc, #52]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80049e2:	4313      	orrs	r3, r2
 80049e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00b      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80049f4:	4b08      	ldr	r3, [pc, #32]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80049f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a04:	4904      	ldr	r1, [pc, #16]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a0c:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3718      	adds	r7, #24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	40021000 	.word	0x40021000

08004a1c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004a20:	4b05      	ldr	r3, [pc, #20]	@ (8004a38 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a04      	ldr	r2, [pc, #16]	@ (8004a38 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004a26:	f043 0304 	orr.w	r3, r3, #4
 8004a2a:	6013      	str	r3, [r2, #0]
}
 8004a2c:	bf00      	nop
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	40021000 	.word	0x40021000

08004a3c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a46:	2300      	movs	r3, #0
 8004a48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a4a:	4b74      	ldr	r3, [pc, #464]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	f003 0303 	and.w	r3, r3, #3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d018      	beq.n	8004a88 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004a56:	4b71      	ldr	r3, [pc, #452]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	f003 0203 	and.w	r2, r3, #3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d10d      	bne.n	8004a82 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
       ||
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d009      	beq.n	8004a82 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004a6e:	4b6b      	ldr	r3, [pc, #428]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	091b      	lsrs	r3, r3, #4
 8004a74:	f003 0307 	and.w	r3, r3, #7
 8004a78:	1c5a      	adds	r2, r3, #1
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
       ||
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d047      	beq.n	8004b12 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	73fb      	strb	r3, [r7, #15]
 8004a86:	e044      	b.n	8004b12 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2b03      	cmp	r3, #3
 8004a8e:	d018      	beq.n	8004ac2 <RCCEx_PLLSAI1_Config+0x86>
 8004a90:	2b03      	cmp	r3, #3
 8004a92:	d825      	bhi.n	8004ae0 <RCCEx_PLLSAI1_Config+0xa4>
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d002      	beq.n	8004a9e <RCCEx_PLLSAI1_Config+0x62>
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d009      	beq.n	8004ab0 <RCCEx_PLLSAI1_Config+0x74>
 8004a9c:	e020      	b.n	8004ae0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a9e:	4b5f      	ldr	r3, [pc, #380]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0302 	and.w	r3, r3, #2
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d11d      	bne.n	8004ae6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004aae:	e01a      	b.n	8004ae6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ab0:	4b5a      	ldr	r3, [pc, #360]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d116      	bne.n	8004aea <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ac0:	e013      	b.n	8004aea <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ac2:	4b56      	ldr	r3, [pc, #344]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10f      	bne.n	8004aee <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ace:	4b53      	ldr	r3, [pc, #332]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d109      	bne.n	8004aee <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ade:	e006      	b.n	8004aee <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ae4:	e004      	b.n	8004af0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004ae6:	bf00      	nop
 8004ae8:	e002      	b.n	8004af0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004aea:	bf00      	nop
 8004aec:	e000      	b.n	8004af0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004aee:	bf00      	nop
    }

    if(status == HAL_OK)
 8004af0:	7bfb      	ldrb	r3, [r7, #15]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d10d      	bne.n	8004b12 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004af6:	4b49      	ldr	r3, [pc, #292]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6819      	ldr	r1, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	3b01      	subs	r3, #1
 8004b08:	011b      	lsls	r3, r3, #4
 8004b0a:	430b      	orrs	r3, r1
 8004b0c:	4943      	ldr	r1, [pc, #268]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b12:	7bfb      	ldrb	r3, [r7, #15]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d17c      	bne.n	8004c12 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004b18:	4b40      	ldr	r3, [pc, #256]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a3f      	ldr	r2, [pc, #252]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b1e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b24:	f7fd fca6 	bl	8002474 <HAL_GetTick>
 8004b28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b2a:	e009      	b.n	8004b40 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b2c:	f7fd fca2 	bl	8002474 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d902      	bls.n	8004b40 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	73fb      	strb	r3, [r7, #15]
        break;
 8004b3e:	e005      	b.n	8004b4c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b40:	4b36      	ldr	r3, [pc, #216]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d1ef      	bne.n	8004b2c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b4c:	7bfb      	ldrb	r3, [r7, #15]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d15f      	bne.n	8004c12 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d110      	bne.n	8004b7a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b58:	4b30      	ldr	r3, [pc, #192]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004b60:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6892      	ldr	r2, [r2, #8]
 8004b68:	0211      	lsls	r1, r2, #8
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	68d2      	ldr	r2, [r2, #12]
 8004b6e:	06d2      	lsls	r2, r2, #27
 8004b70:	430a      	orrs	r2, r1
 8004b72:	492a      	ldr	r1, [pc, #168]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	610b      	str	r3, [r1, #16]
 8004b78:	e027      	b.n	8004bca <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d112      	bne.n	8004ba6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b80:	4b26      	ldr	r3, [pc, #152]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004b88:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	6892      	ldr	r2, [r2, #8]
 8004b90:	0211      	lsls	r1, r2, #8
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	6912      	ldr	r2, [r2, #16]
 8004b96:	0852      	lsrs	r2, r2, #1
 8004b98:	3a01      	subs	r2, #1
 8004b9a:	0552      	lsls	r2, r2, #21
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	491f      	ldr	r1, [pc, #124]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	610b      	str	r3, [r1, #16]
 8004ba4:	e011      	b.n	8004bca <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ba6:	4b1d      	ldr	r3, [pc, #116]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004bae:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	6892      	ldr	r2, [r2, #8]
 8004bb6:	0211      	lsls	r1, r2, #8
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6952      	ldr	r2, [r2, #20]
 8004bbc:	0852      	lsrs	r2, r2, #1
 8004bbe:	3a01      	subs	r2, #1
 8004bc0:	0652      	lsls	r2, r2, #25
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	4915      	ldr	r1, [pc, #84]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004bca:	4b14      	ldr	r3, [pc, #80]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a13      	ldr	r2, [pc, #76]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bd0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004bd4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd6:	f7fd fc4d 	bl	8002474 <HAL_GetTick>
 8004bda:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bdc:	e009      	b.n	8004bf2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bde:	f7fd fc49 	bl	8002474 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d902      	bls.n	8004bf2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	73fb      	strb	r3, [r7, #15]
          break;
 8004bf0:	e005      	b.n	8004bfe <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d0ef      	beq.n	8004bde <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004bfe:	7bfb      	ldrb	r3, [r7, #15]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d106      	bne.n	8004c12 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004c04:	4b05      	ldr	r3, [pc, #20]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c06:	691a      	ldr	r2, [r3, #16]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	4903      	ldr	r1, [pc, #12]	@ (8004c1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3710      	adds	r7, #16
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	40021000 	.word	0x40021000

08004c20 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c2e:	4b69      	ldr	r3, [pc, #420]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	f003 0303 	and.w	r3, r3, #3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d018      	beq.n	8004c6c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004c3a:	4b66      	ldr	r3, [pc, #408]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	f003 0203 	and.w	r2, r3, #3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d10d      	bne.n	8004c66 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
       ||
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d009      	beq.n	8004c66 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004c52:	4b60      	ldr	r3, [pc, #384]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	091b      	lsrs	r3, r3, #4
 8004c58:	f003 0307 	and.w	r3, r3, #7
 8004c5c:	1c5a      	adds	r2, r3, #1
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
       ||
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d047      	beq.n	8004cf6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	73fb      	strb	r3, [r7, #15]
 8004c6a:	e044      	b.n	8004cf6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2b03      	cmp	r3, #3
 8004c72:	d018      	beq.n	8004ca6 <RCCEx_PLLSAI2_Config+0x86>
 8004c74:	2b03      	cmp	r3, #3
 8004c76:	d825      	bhi.n	8004cc4 <RCCEx_PLLSAI2_Config+0xa4>
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d002      	beq.n	8004c82 <RCCEx_PLLSAI2_Config+0x62>
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d009      	beq.n	8004c94 <RCCEx_PLLSAI2_Config+0x74>
 8004c80:	e020      	b.n	8004cc4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c82:	4b54      	ldr	r3, [pc, #336]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0302 	and.w	r3, r3, #2
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d11d      	bne.n	8004cca <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c92:	e01a      	b.n	8004cca <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c94:	4b4f      	ldr	r3, [pc, #316]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d116      	bne.n	8004cce <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ca4:	e013      	b.n	8004cce <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ca6:	4b4b      	ldr	r3, [pc, #300]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d10f      	bne.n	8004cd2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004cb2:	4b48      	ldr	r3, [pc, #288]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d109      	bne.n	8004cd2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004cc2:	e006      	b.n	8004cd2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	73fb      	strb	r3, [r7, #15]
      break;
 8004cc8:	e004      	b.n	8004cd4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cca:	bf00      	nop
 8004ccc:	e002      	b.n	8004cd4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cce:	bf00      	nop
 8004cd0:	e000      	b.n	8004cd4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cd2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004cd4:	7bfb      	ldrb	r3, [r7, #15]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d10d      	bne.n	8004cf6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004cda:	4b3e      	ldr	r3, [pc, #248]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6819      	ldr	r1, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	3b01      	subs	r3, #1
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	430b      	orrs	r3, r1
 8004cf0:	4938      	ldr	r1, [pc, #224]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004cf6:	7bfb      	ldrb	r3, [r7, #15]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d166      	bne.n	8004dca <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004cfc:	4b35      	ldr	r3, [pc, #212]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a34      	ldr	r2, [pc, #208]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004d02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d08:	f7fd fbb4 	bl	8002474 <HAL_GetTick>
 8004d0c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d0e:	e009      	b.n	8004d24 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d10:	f7fd fbb0 	bl	8002474 <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d902      	bls.n	8004d24 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	73fb      	strb	r3, [r7, #15]
        break;
 8004d22:	e005      	b.n	8004d30 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d24:	4b2b      	ldr	r3, [pc, #172]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1ef      	bne.n	8004d10 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d30:	7bfb      	ldrb	r3, [r7, #15]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d149      	bne.n	8004dca <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d110      	bne.n	8004d5e <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d3c:	4b25      	ldr	r3, [pc, #148]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004d3e:	695b      	ldr	r3, [r3, #20]
 8004d40:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004d44:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	6892      	ldr	r2, [r2, #8]
 8004d4c:	0211      	lsls	r1, r2, #8
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	68d2      	ldr	r2, [r2, #12]
 8004d52:	06d2      	lsls	r2, r2, #27
 8004d54:	430a      	orrs	r2, r1
 8004d56:	491f      	ldr	r1, [pc, #124]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	614b      	str	r3, [r1, #20]
 8004d5c:	e011      	b.n	8004d82 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d5e:	4b1d      	ldr	r3, [pc, #116]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004d60:	695b      	ldr	r3, [r3, #20]
 8004d62:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004d66:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	6892      	ldr	r2, [r2, #8]
 8004d6e:	0211      	lsls	r1, r2, #8
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	6912      	ldr	r2, [r2, #16]
 8004d74:	0852      	lsrs	r2, r2, #1
 8004d76:	3a01      	subs	r2, #1
 8004d78:	0652      	lsls	r2, r2, #25
 8004d7a:	430a      	orrs	r2, r1
 8004d7c:	4915      	ldr	r1, [pc, #84]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004d82:	4b14      	ldr	r3, [pc, #80]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a13      	ldr	r2, [pc, #76]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004d88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d8c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d8e:	f7fd fb71 	bl	8002474 <HAL_GetTick>
 8004d92:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d94:	e009      	b.n	8004daa <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d96:	f7fd fb6d 	bl	8002474 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	2b02      	cmp	r3, #2
 8004da2:	d902      	bls.n	8004daa <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004da4:	2303      	movs	r3, #3
 8004da6:	73fb      	strb	r3, [r7, #15]
          break;
 8004da8:	e005      	b.n	8004db6 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004daa:	4b0a      	ldr	r3, [pc, #40]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d0ef      	beq.n	8004d96 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8004db6:	7bfb      	ldrb	r3, [r7, #15]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d106      	bne.n	8004dca <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004dbc:	4b05      	ldr	r3, [pc, #20]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004dbe:	695a      	ldr	r2, [r3, #20]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	695b      	ldr	r3, [r3, #20]
 8004dc4:	4903      	ldr	r1, [pc, #12]	@ (8004dd4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3710      	adds	r7, #16
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	40021000 	.word	0x40021000

08004dd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d101      	bne.n	8004dea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e049      	b.n	8004e7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d106      	bne.n	8004e04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f7fd f88e 	bl	8001f20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2202      	movs	r2, #2
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	3304      	adds	r3, #4
 8004e14:	4619      	mov	r1, r3
 8004e16:	4610      	mov	r0, r2
 8004e18:	f000 fe50 	bl	8005abc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3708      	adds	r7, #8
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
	...

08004e88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d001      	beq.n	8004ea0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e04f      	b.n	8004f40 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68da      	ldr	r2, [r3, #12]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f042 0201 	orr.w	r2, r2, #1
 8004eb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a23      	ldr	r2, [pc, #140]	@ (8004f4c <HAL_TIM_Base_Start_IT+0xc4>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d01d      	beq.n	8004efe <HAL_TIM_Base_Start_IT+0x76>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eca:	d018      	beq.n	8004efe <HAL_TIM_Base_Start_IT+0x76>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a1f      	ldr	r2, [pc, #124]	@ (8004f50 <HAL_TIM_Base_Start_IT+0xc8>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d013      	beq.n	8004efe <HAL_TIM_Base_Start_IT+0x76>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a1e      	ldr	r2, [pc, #120]	@ (8004f54 <HAL_TIM_Base_Start_IT+0xcc>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d00e      	beq.n	8004efe <HAL_TIM_Base_Start_IT+0x76>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a1c      	ldr	r2, [pc, #112]	@ (8004f58 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d009      	beq.n	8004efe <HAL_TIM_Base_Start_IT+0x76>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a1b      	ldr	r2, [pc, #108]	@ (8004f5c <HAL_TIM_Base_Start_IT+0xd4>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d004      	beq.n	8004efe <HAL_TIM_Base_Start_IT+0x76>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a19      	ldr	r2, [pc, #100]	@ (8004f60 <HAL_TIM_Base_Start_IT+0xd8>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d115      	bne.n	8004f2a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	4b17      	ldr	r3, [pc, #92]	@ (8004f64 <HAL_TIM_Base_Start_IT+0xdc>)
 8004f06:	4013      	ands	r3, r2
 8004f08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2b06      	cmp	r3, #6
 8004f0e:	d015      	beq.n	8004f3c <HAL_TIM_Base_Start_IT+0xb4>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f16:	d011      	beq.n	8004f3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f042 0201 	orr.w	r2, r2, #1
 8004f26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f28:	e008      	b.n	8004f3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f042 0201 	orr.w	r2, r2, #1
 8004f38:	601a      	str	r2, [r3, #0]
 8004f3a:	e000      	b.n	8004f3e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f3c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3714      	adds	r7, #20
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr
 8004f4c:	40012c00 	.word	0x40012c00
 8004f50:	40000400 	.word	0x40000400
 8004f54:	40000800 	.word	0x40000800
 8004f58:	40000c00 	.word	0x40000c00
 8004f5c:	40013400 	.word	0x40013400
 8004f60:	40014000 	.word	0x40014000
 8004f64:	00010007 	.word	0x00010007

08004f68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d101      	bne.n	8004f7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e049      	b.n	800500e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d106      	bne.n	8004f94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 f841 	bl	8005016 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2202      	movs	r2, #2
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	3304      	adds	r3, #4
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	f000 fd88 	bl	8005abc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800500c:	2300      	movs	r3, #0
}
 800500e:	4618      	mov	r0, r3
 8005010:	3708      	adds	r7, #8
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}

08005016 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005016:	b480      	push	{r7}
 8005018:	b083      	sub	sp, #12
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800501e:	bf00      	nop
 8005020:	370c      	adds	r7, #12
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
	...

0800502c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d109      	bne.n	8005050 <HAL_TIM_PWM_Start+0x24>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005042:	b2db      	uxtb	r3, r3
 8005044:	2b01      	cmp	r3, #1
 8005046:	bf14      	ite	ne
 8005048:	2301      	movne	r3, #1
 800504a:	2300      	moveq	r3, #0
 800504c:	b2db      	uxtb	r3, r3
 800504e:	e03c      	b.n	80050ca <HAL_TIM_PWM_Start+0x9e>
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	2b04      	cmp	r3, #4
 8005054:	d109      	bne.n	800506a <HAL_TIM_PWM_Start+0x3e>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2b01      	cmp	r3, #1
 8005060:	bf14      	ite	ne
 8005062:	2301      	movne	r3, #1
 8005064:	2300      	moveq	r3, #0
 8005066:	b2db      	uxtb	r3, r3
 8005068:	e02f      	b.n	80050ca <HAL_TIM_PWM_Start+0x9e>
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	2b08      	cmp	r3, #8
 800506e:	d109      	bne.n	8005084 <HAL_TIM_PWM_Start+0x58>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005076:	b2db      	uxtb	r3, r3
 8005078:	2b01      	cmp	r3, #1
 800507a:	bf14      	ite	ne
 800507c:	2301      	movne	r3, #1
 800507e:	2300      	moveq	r3, #0
 8005080:	b2db      	uxtb	r3, r3
 8005082:	e022      	b.n	80050ca <HAL_TIM_PWM_Start+0x9e>
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	2b0c      	cmp	r3, #12
 8005088:	d109      	bne.n	800509e <HAL_TIM_PWM_Start+0x72>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005090:	b2db      	uxtb	r3, r3
 8005092:	2b01      	cmp	r3, #1
 8005094:	bf14      	ite	ne
 8005096:	2301      	movne	r3, #1
 8005098:	2300      	moveq	r3, #0
 800509a:	b2db      	uxtb	r3, r3
 800509c:	e015      	b.n	80050ca <HAL_TIM_PWM_Start+0x9e>
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	2b10      	cmp	r3, #16
 80050a2:	d109      	bne.n	80050b8 <HAL_TIM_PWM_Start+0x8c>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	bf14      	ite	ne
 80050b0:	2301      	movne	r3, #1
 80050b2:	2300      	moveq	r3, #0
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	e008      	b.n	80050ca <HAL_TIM_PWM_Start+0x9e>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	bf14      	ite	ne
 80050c4:	2301      	movne	r3, #1
 80050c6:	2300      	moveq	r3, #0
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e09c      	b.n	800520c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d104      	bne.n	80050e2 <HAL_TIM_PWM_Start+0xb6>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2202      	movs	r2, #2
 80050dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050e0:	e023      	b.n	800512a <HAL_TIM_PWM_Start+0xfe>
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	2b04      	cmp	r3, #4
 80050e6:	d104      	bne.n	80050f2 <HAL_TIM_PWM_Start+0xc6>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050f0:	e01b      	b.n	800512a <HAL_TIM_PWM_Start+0xfe>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	d104      	bne.n	8005102 <HAL_TIM_PWM_Start+0xd6>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2202      	movs	r2, #2
 80050fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005100:	e013      	b.n	800512a <HAL_TIM_PWM_Start+0xfe>
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2b0c      	cmp	r3, #12
 8005106:	d104      	bne.n	8005112 <HAL_TIM_PWM_Start+0xe6>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2202      	movs	r2, #2
 800510c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005110:	e00b      	b.n	800512a <HAL_TIM_PWM_Start+0xfe>
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	2b10      	cmp	r3, #16
 8005116:	d104      	bne.n	8005122 <HAL_TIM_PWM_Start+0xf6>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005120:	e003      	b.n	800512a <HAL_TIM_PWM_Start+0xfe>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2202      	movs	r2, #2
 8005126:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2201      	movs	r2, #1
 8005130:	6839      	ldr	r1, [r7, #0]
 8005132:	4618      	mov	r0, r3
 8005134:	f001 f90f 	bl	8006356 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a35      	ldr	r2, [pc, #212]	@ (8005214 <HAL_TIM_PWM_Start+0x1e8>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d013      	beq.n	800516a <HAL_TIM_PWM_Start+0x13e>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a34      	ldr	r2, [pc, #208]	@ (8005218 <HAL_TIM_PWM_Start+0x1ec>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d00e      	beq.n	800516a <HAL_TIM_PWM_Start+0x13e>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a32      	ldr	r2, [pc, #200]	@ (800521c <HAL_TIM_PWM_Start+0x1f0>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d009      	beq.n	800516a <HAL_TIM_PWM_Start+0x13e>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a31      	ldr	r2, [pc, #196]	@ (8005220 <HAL_TIM_PWM_Start+0x1f4>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d004      	beq.n	800516a <HAL_TIM_PWM_Start+0x13e>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a2f      	ldr	r2, [pc, #188]	@ (8005224 <HAL_TIM_PWM_Start+0x1f8>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d101      	bne.n	800516e <HAL_TIM_PWM_Start+0x142>
 800516a:	2301      	movs	r3, #1
 800516c:	e000      	b.n	8005170 <HAL_TIM_PWM_Start+0x144>
 800516e:	2300      	movs	r3, #0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d007      	beq.n	8005184 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005182:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a22      	ldr	r2, [pc, #136]	@ (8005214 <HAL_TIM_PWM_Start+0x1e8>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d01d      	beq.n	80051ca <HAL_TIM_PWM_Start+0x19e>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005196:	d018      	beq.n	80051ca <HAL_TIM_PWM_Start+0x19e>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a22      	ldr	r2, [pc, #136]	@ (8005228 <HAL_TIM_PWM_Start+0x1fc>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d013      	beq.n	80051ca <HAL_TIM_PWM_Start+0x19e>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a21      	ldr	r2, [pc, #132]	@ (800522c <HAL_TIM_PWM_Start+0x200>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d00e      	beq.n	80051ca <HAL_TIM_PWM_Start+0x19e>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a1f      	ldr	r2, [pc, #124]	@ (8005230 <HAL_TIM_PWM_Start+0x204>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d009      	beq.n	80051ca <HAL_TIM_PWM_Start+0x19e>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a17      	ldr	r2, [pc, #92]	@ (8005218 <HAL_TIM_PWM_Start+0x1ec>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d004      	beq.n	80051ca <HAL_TIM_PWM_Start+0x19e>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a15      	ldr	r2, [pc, #84]	@ (800521c <HAL_TIM_PWM_Start+0x1f0>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d115      	bne.n	80051f6 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	4b18      	ldr	r3, [pc, #96]	@ (8005234 <HAL_TIM_PWM_Start+0x208>)
 80051d2:	4013      	ands	r3, r2
 80051d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2b06      	cmp	r3, #6
 80051da:	d015      	beq.n	8005208 <HAL_TIM_PWM_Start+0x1dc>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051e2:	d011      	beq.n	8005208 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f042 0201 	orr.w	r2, r2, #1
 80051f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051f4:	e008      	b.n	8005208 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f042 0201 	orr.w	r2, r2, #1
 8005204:	601a      	str	r2, [r3, #0]
 8005206:	e000      	b.n	800520a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005208:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800520a:	2300      	movs	r3, #0
}
 800520c:	4618      	mov	r0, r3
 800520e:	3710      	adds	r7, #16
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}
 8005214:	40012c00 	.word	0x40012c00
 8005218:	40013400 	.word	0x40013400
 800521c:	40014000 	.word	0x40014000
 8005220:	40014400 	.word	0x40014400
 8005224:	40014800 	.word	0x40014800
 8005228:	40000400 	.word	0x40000400
 800522c:	40000800 	.word	0x40000800
 8005230:	40000c00 	.word	0x40000c00
 8005234:	00010007 	.word	0x00010007

08005238 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b086      	sub	sp, #24
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d101      	bne.n	800524c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e097      	b.n	800537c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b00      	cmp	r3, #0
 8005256:	d106      	bne.n	8005266 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f7fc fe1d 	bl	8001ea0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2202      	movs	r2, #2
 800526a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	6812      	ldr	r2, [r2, #0]
 8005278:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800527c:	f023 0307 	bic.w	r3, r3, #7
 8005280:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	3304      	adds	r3, #4
 800528a:	4619      	mov	r1, r3
 800528c:	4610      	mov	r0, r2
 800528e:	f000 fc15 	bl	8005abc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	6a1b      	ldr	r3, [r3, #32]
 80052a8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	697a      	ldr	r2, [r7, #20]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052ba:	f023 0303 	bic.w	r3, r3, #3
 80052be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	689a      	ldr	r2, [r3, #8]
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	021b      	lsls	r3, r3, #8
 80052ca:	4313      	orrs	r3, r2
 80052cc:	693a      	ldr	r2, [r7, #16]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80052d8:	f023 030c 	bic.w	r3, r3, #12
 80052dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80052e4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	69db      	ldr	r3, [r3, #28]
 80052f2:	021b      	lsls	r3, r3, #8
 80052f4:	4313      	orrs	r3, r2
 80052f6:	693a      	ldr	r2, [r7, #16]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	011a      	lsls	r2, r3, #4
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	031b      	lsls	r3, r3, #12
 8005308:	4313      	orrs	r3, r2
 800530a:	693a      	ldr	r2, [r7, #16]
 800530c:	4313      	orrs	r3, r2
 800530e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005316:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800531e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	685a      	ldr	r2, [r3, #4]
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	695b      	ldr	r3, [r3, #20]
 8005328:	011b      	lsls	r3, r3, #4
 800532a:	4313      	orrs	r3, r2
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	4313      	orrs	r3, r2
 8005330:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	693a      	ldr	r2, [r7, #16]
 8005340:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68fa      	ldr	r2, [r7, #12]
 8005348:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2201      	movs	r2, #1
 800536e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2201      	movs	r2, #1
 8005376:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	3718      	adds	r7, #24
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005394:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800539c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053a4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053ac:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d110      	bne.n	80053d6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053b4:	7bfb      	ldrb	r3, [r7, #15]
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d102      	bne.n	80053c0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80053ba:	7b7b      	ldrb	r3, [r7, #13]
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d001      	beq.n	80053c4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e069      	b.n	8005498 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2202      	movs	r2, #2
 80053c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2202      	movs	r2, #2
 80053d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053d4:	e031      	b.n	800543a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b04      	cmp	r3, #4
 80053da:	d110      	bne.n	80053fe <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80053dc:	7bbb      	ldrb	r3, [r7, #14]
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d102      	bne.n	80053e8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80053e2:	7b3b      	ldrb	r3, [r7, #12]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d001      	beq.n	80053ec <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e055      	b.n	8005498 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2202      	movs	r2, #2
 80053f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2202      	movs	r2, #2
 80053f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053fc:	e01d      	b.n	800543a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053fe:	7bfb      	ldrb	r3, [r7, #15]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d108      	bne.n	8005416 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005404:	7bbb      	ldrb	r3, [r7, #14]
 8005406:	2b01      	cmp	r3, #1
 8005408:	d105      	bne.n	8005416 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800540a:	7b7b      	ldrb	r3, [r7, #13]
 800540c:	2b01      	cmp	r3, #1
 800540e:	d102      	bne.n	8005416 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005410:	7b3b      	ldrb	r3, [r7, #12]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d001      	beq.n	800541a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	e03e      	b.n	8005498 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2202      	movs	r2, #2
 800541e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2202      	movs	r2, #2
 8005426:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2202      	movs	r2, #2
 800542e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2202      	movs	r2, #2
 8005436:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d003      	beq.n	8005448 <HAL_TIM_Encoder_Start+0xc4>
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	2b04      	cmp	r3, #4
 8005444:	d008      	beq.n	8005458 <HAL_TIM_Encoder_Start+0xd4>
 8005446:	e00f      	b.n	8005468 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2201      	movs	r2, #1
 800544e:	2100      	movs	r1, #0
 8005450:	4618      	mov	r0, r3
 8005452:	f000 ff80 	bl	8006356 <TIM_CCxChannelCmd>
      break;
 8005456:	e016      	b.n	8005486 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2201      	movs	r2, #1
 800545e:	2104      	movs	r1, #4
 8005460:	4618      	mov	r0, r3
 8005462:	f000 ff78 	bl	8006356 <TIM_CCxChannelCmd>
      break;
 8005466:	e00e      	b.n	8005486 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2201      	movs	r2, #1
 800546e:	2100      	movs	r1, #0
 8005470:	4618      	mov	r0, r3
 8005472:	f000 ff70 	bl	8006356 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2201      	movs	r2, #1
 800547c:	2104      	movs	r1, #4
 800547e:	4618      	mov	r0, r3
 8005480:	f000 ff69 	bl	8006356 <TIM_CCxChannelCmd>
      break;
 8005484:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f042 0201 	orr.w	r2, r2, #1
 8005494:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005496:	2300      	movs	r3, #0
}
 8005498:	4618      	mov	r0, r3
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	f003 0302 	and.w	r3, r3, #2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d020      	beq.n	8005504 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f003 0302 	and.w	r3, r3, #2
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d01b      	beq.n	8005504 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f06f 0202 	mvn.w	r2, #2
 80054d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2201      	movs	r2, #1
 80054da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	f003 0303 	and.w	r3, r3, #3
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d003      	beq.n	80054f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 fac7 	bl	8005a7e <HAL_TIM_IC_CaptureCallback>
 80054f0:	e005      	b.n	80054fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 fab9 	bl	8005a6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f000 faca 	bl	8005a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	f003 0304 	and.w	r3, r3, #4
 800550a:	2b00      	cmp	r3, #0
 800550c:	d020      	beq.n	8005550 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f003 0304 	and.w	r3, r3, #4
 8005514:	2b00      	cmp	r3, #0
 8005516:	d01b      	beq.n	8005550 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f06f 0204 	mvn.w	r2, #4
 8005520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2202      	movs	r2, #2
 8005526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005532:	2b00      	cmp	r3, #0
 8005534:	d003      	beq.n	800553e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 faa1 	bl	8005a7e <HAL_TIM_IC_CaptureCallback>
 800553c:	e005      	b.n	800554a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 fa93 	bl	8005a6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f000 faa4 	bl	8005a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	f003 0308 	and.w	r3, r3, #8
 8005556:	2b00      	cmp	r3, #0
 8005558:	d020      	beq.n	800559c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f003 0308 	and.w	r3, r3, #8
 8005560:	2b00      	cmp	r3, #0
 8005562:	d01b      	beq.n	800559c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f06f 0208 	mvn.w	r2, #8
 800556c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2204      	movs	r2, #4
 8005572:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	69db      	ldr	r3, [r3, #28]
 800557a:	f003 0303 	and.w	r3, r3, #3
 800557e:	2b00      	cmp	r3, #0
 8005580:	d003      	beq.n	800558a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 fa7b 	bl	8005a7e <HAL_TIM_IC_CaptureCallback>
 8005588:	e005      	b.n	8005596 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 fa6d 	bl	8005a6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f000 fa7e 	bl	8005a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	f003 0310 	and.w	r3, r3, #16
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d020      	beq.n	80055e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f003 0310 	and.w	r3, r3, #16
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d01b      	beq.n	80055e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f06f 0210 	mvn.w	r2, #16
 80055b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2208      	movs	r2, #8
 80055be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	69db      	ldr	r3, [r3, #28]
 80055c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d003      	beq.n	80055d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 fa55 	bl	8005a7e <HAL_TIM_IC_CaptureCallback>
 80055d4:	e005      	b.n	80055e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 fa47 	bl	8005a6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 fa58 	bl	8005a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d00c      	beq.n	800560c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f003 0301 	and.w	r3, r3, #1
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d007      	beq.n	800560c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f06f 0201 	mvn.w	r2, #1
 8005604:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f7fc f9a6 	bl	8001958 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005612:	2b00      	cmp	r3, #0
 8005614:	d104      	bne.n	8005620 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800561c:	2b00      	cmp	r3, #0
 800561e:	d00c      	beq.n	800563a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005626:	2b00      	cmp	r3, #0
 8005628:	d007      	beq.n	800563a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005632:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 ff45 	bl	80064c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005640:	2b00      	cmp	r3, #0
 8005642:	d00c      	beq.n	800565e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800564a:	2b00      	cmp	r3, #0
 800564c:	d007      	beq.n	800565e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 ff3d 	bl	80064d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005664:	2b00      	cmp	r3, #0
 8005666:	d00c      	beq.n	8005682 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800566e:	2b00      	cmp	r3, #0
 8005670:	d007      	beq.n	8005682 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800567a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f000 fa12 	bl	8005aa6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	f003 0320 	and.w	r3, r3, #32
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00c      	beq.n	80056a6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f003 0320 	and.w	r3, r3, #32
 8005692:	2b00      	cmp	r3, #0
 8005694:	d007      	beq.n	80056a6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f06f 0220 	mvn.w	r2, #32
 800569e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 ff05 	bl	80064b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056a6:	bf00      	nop
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
	...

080056b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056bc:	2300      	movs	r3, #0
 80056be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d101      	bne.n	80056ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80056ca:	2302      	movs	r3, #2
 80056cc:	e0ff      	b.n	80058ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2b14      	cmp	r3, #20
 80056da:	f200 80f0 	bhi.w	80058be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80056de:	a201      	add	r2, pc, #4	@ (adr r2, 80056e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80056e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e4:	08005739 	.word	0x08005739
 80056e8:	080058bf 	.word	0x080058bf
 80056ec:	080058bf 	.word	0x080058bf
 80056f0:	080058bf 	.word	0x080058bf
 80056f4:	08005779 	.word	0x08005779
 80056f8:	080058bf 	.word	0x080058bf
 80056fc:	080058bf 	.word	0x080058bf
 8005700:	080058bf 	.word	0x080058bf
 8005704:	080057bb 	.word	0x080057bb
 8005708:	080058bf 	.word	0x080058bf
 800570c:	080058bf 	.word	0x080058bf
 8005710:	080058bf 	.word	0x080058bf
 8005714:	080057fb 	.word	0x080057fb
 8005718:	080058bf 	.word	0x080058bf
 800571c:	080058bf 	.word	0x080058bf
 8005720:	080058bf 	.word	0x080058bf
 8005724:	0800583d 	.word	0x0800583d
 8005728:	080058bf 	.word	0x080058bf
 800572c:	080058bf 	.word	0x080058bf
 8005730:	080058bf 	.word	0x080058bf
 8005734:	0800587d 	.word	0x0800587d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	68b9      	ldr	r1, [r7, #8]
 800573e:	4618      	mov	r0, r3
 8005740:	f000 fa5c 	bl	8005bfc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	699a      	ldr	r2, [r3, #24]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f042 0208 	orr.w	r2, r2, #8
 8005752:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	699a      	ldr	r2, [r3, #24]
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f022 0204 	bic.w	r2, r2, #4
 8005762:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	6999      	ldr	r1, [r3, #24]
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	691a      	ldr	r2, [r3, #16]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	619a      	str	r2, [r3, #24]
      break;
 8005776:	e0a5      	b.n	80058c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68b9      	ldr	r1, [r7, #8]
 800577e:	4618      	mov	r0, r3
 8005780:	f000 face 	bl	8005d20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699a      	ldr	r2, [r3, #24]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005792:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	699a      	ldr	r2, [r3, #24]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	6999      	ldr	r1, [r3, #24]
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	021a      	lsls	r2, r3, #8
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	430a      	orrs	r2, r1
 80057b6:	619a      	str	r2, [r3, #24]
      break;
 80057b8:	e084      	b.n	80058c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68b9      	ldr	r1, [r7, #8]
 80057c0:	4618      	mov	r0, r3
 80057c2:	f000 fb39 	bl	8005e38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	69da      	ldr	r2, [r3, #28]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f042 0208 	orr.w	r2, r2, #8
 80057d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	69da      	ldr	r2, [r3, #28]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 0204 	bic.w	r2, r2, #4
 80057e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	69d9      	ldr	r1, [r3, #28]
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	691a      	ldr	r2, [r3, #16]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	430a      	orrs	r2, r1
 80057f6:	61da      	str	r2, [r3, #28]
      break;
 80057f8:	e064      	b.n	80058c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68b9      	ldr	r1, [r7, #8]
 8005800:	4618      	mov	r0, r3
 8005802:	f000 fba3 	bl	8005f4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	69da      	ldr	r2, [r3, #28]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005814:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	69da      	ldr	r2, [r3, #28]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005824:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	69d9      	ldr	r1, [r3, #28]
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	691b      	ldr	r3, [r3, #16]
 8005830:	021a      	lsls	r2, r3, #8
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	430a      	orrs	r2, r1
 8005838:	61da      	str	r2, [r3, #28]
      break;
 800583a:	e043      	b.n	80058c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68b9      	ldr	r1, [r7, #8]
 8005842:	4618      	mov	r0, r3
 8005844:	f000 fbec 	bl	8006020 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f042 0208 	orr.w	r2, r2, #8
 8005856:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 0204 	bic.w	r2, r2, #4
 8005866:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	691a      	ldr	r2, [r3, #16]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	430a      	orrs	r2, r1
 8005878:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800587a:	e023      	b.n	80058c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68b9      	ldr	r1, [r7, #8]
 8005882:	4618      	mov	r0, r3
 8005884:	f000 fc30 	bl	80060e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005896:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058a6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	021a      	lsls	r2, r3, #8
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	430a      	orrs	r2, r1
 80058ba:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80058bc:	e002      	b.n	80058c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	75fb      	strb	r3, [r7, #23]
      break;
 80058c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3718      	adds	r7, #24
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop

080058d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058e2:	2300      	movs	r3, #0
 80058e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d101      	bne.n	80058f4 <HAL_TIM_ConfigClockSource+0x1c>
 80058f0:	2302      	movs	r3, #2
 80058f2:	e0b6      	b.n	8005a62 <HAL_TIM_ConfigClockSource+0x18a>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2202      	movs	r2, #2
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005912:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005916:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800591e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005930:	d03e      	beq.n	80059b0 <HAL_TIM_ConfigClockSource+0xd8>
 8005932:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005936:	f200 8087 	bhi.w	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 800593a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800593e:	f000 8086 	beq.w	8005a4e <HAL_TIM_ConfigClockSource+0x176>
 8005942:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005946:	d87f      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005948:	2b70      	cmp	r3, #112	@ 0x70
 800594a:	d01a      	beq.n	8005982 <HAL_TIM_ConfigClockSource+0xaa>
 800594c:	2b70      	cmp	r3, #112	@ 0x70
 800594e:	d87b      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005950:	2b60      	cmp	r3, #96	@ 0x60
 8005952:	d050      	beq.n	80059f6 <HAL_TIM_ConfigClockSource+0x11e>
 8005954:	2b60      	cmp	r3, #96	@ 0x60
 8005956:	d877      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005958:	2b50      	cmp	r3, #80	@ 0x50
 800595a:	d03c      	beq.n	80059d6 <HAL_TIM_ConfigClockSource+0xfe>
 800595c:	2b50      	cmp	r3, #80	@ 0x50
 800595e:	d873      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005960:	2b40      	cmp	r3, #64	@ 0x40
 8005962:	d058      	beq.n	8005a16 <HAL_TIM_ConfigClockSource+0x13e>
 8005964:	2b40      	cmp	r3, #64	@ 0x40
 8005966:	d86f      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005968:	2b30      	cmp	r3, #48	@ 0x30
 800596a:	d064      	beq.n	8005a36 <HAL_TIM_ConfigClockSource+0x15e>
 800596c:	2b30      	cmp	r3, #48	@ 0x30
 800596e:	d86b      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005970:	2b20      	cmp	r3, #32
 8005972:	d060      	beq.n	8005a36 <HAL_TIM_ConfigClockSource+0x15e>
 8005974:	2b20      	cmp	r3, #32
 8005976:	d867      	bhi.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
 8005978:	2b00      	cmp	r3, #0
 800597a:	d05c      	beq.n	8005a36 <HAL_TIM_ConfigClockSource+0x15e>
 800597c:	2b10      	cmp	r3, #16
 800597e:	d05a      	beq.n	8005a36 <HAL_TIM_ConfigClockSource+0x15e>
 8005980:	e062      	b.n	8005a48 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005992:	f000 fcc0 	bl	8006316 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80059a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68ba      	ldr	r2, [r7, #8]
 80059ac:	609a      	str	r2, [r3, #8]
      break;
 80059ae:	e04f      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059c0:	f000 fca9 	bl	8006316 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689a      	ldr	r2, [r3, #8]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059d2:	609a      	str	r2, [r3, #8]
      break;
 80059d4:	e03c      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059e2:	461a      	mov	r2, r3
 80059e4:	f000 fbe6 	bl	80061b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2150      	movs	r1, #80	@ 0x50
 80059ee:	4618      	mov	r0, r3
 80059f0:	f000 fc76 	bl	80062e0 <TIM_ITRx_SetConfig>
      break;
 80059f4:	e02c      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a02:	461a      	mov	r2, r3
 8005a04:	f000 fc2a 	bl	800625c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2160      	movs	r1, #96	@ 0x60
 8005a0e:	4618      	mov	r0, r3
 8005a10:	f000 fc66 	bl	80062e0 <TIM_ITRx_SetConfig>
      break;
 8005a14:	e01c      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a22:	461a      	mov	r2, r3
 8005a24:	f000 fbc6 	bl	80061b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2140      	movs	r1, #64	@ 0x40
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f000 fc56 	bl	80062e0 <TIM_ITRx_SetConfig>
      break;
 8005a34:	e00c      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4619      	mov	r1, r3
 8005a40:	4610      	mov	r0, r2
 8005a42:	f000 fc4d 	bl	80062e0 <TIM_ITRx_SetConfig>
      break;
 8005a46:	e003      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a4c:	e000      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005a4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3710      	adds	r7, #16
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}

08005a6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a6a:	b480      	push	{r7}
 8005a6c:	b083      	sub	sp, #12
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a72:	bf00      	nop
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr

08005a7e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b083      	sub	sp, #12
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a86:	bf00      	nop
 8005a88:	370c      	adds	r7, #12
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr

08005a92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a92:	b480      	push	{r7}
 8005a94:	b083      	sub	sp, #12
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a9a:	bf00      	nop
 8005a9c:	370c      	adds	r7, #12
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr

08005aa6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005aa6:	b480      	push	{r7}
 8005aa8:	b083      	sub	sp, #12
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005aae:	bf00      	nop
 8005ab0:	370c      	adds	r7, #12
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr
	...

08005abc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a43      	ldr	r2, [pc, #268]	@ (8005bdc <TIM_Base_SetConfig+0x120>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d013      	beq.n	8005afc <TIM_Base_SetConfig+0x40>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ada:	d00f      	beq.n	8005afc <TIM_Base_SetConfig+0x40>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a40      	ldr	r2, [pc, #256]	@ (8005be0 <TIM_Base_SetConfig+0x124>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d00b      	beq.n	8005afc <TIM_Base_SetConfig+0x40>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a3f      	ldr	r2, [pc, #252]	@ (8005be4 <TIM_Base_SetConfig+0x128>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d007      	beq.n	8005afc <TIM_Base_SetConfig+0x40>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a3e      	ldr	r2, [pc, #248]	@ (8005be8 <TIM_Base_SetConfig+0x12c>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d003      	beq.n	8005afc <TIM_Base_SetConfig+0x40>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a3d      	ldr	r2, [pc, #244]	@ (8005bec <TIM_Base_SetConfig+0x130>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d108      	bne.n	8005b0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a32      	ldr	r2, [pc, #200]	@ (8005bdc <TIM_Base_SetConfig+0x120>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d01f      	beq.n	8005b56 <TIM_Base_SetConfig+0x9a>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b1c:	d01b      	beq.n	8005b56 <TIM_Base_SetConfig+0x9a>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a2f      	ldr	r2, [pc, #188]	@ (8005be0 <TIM_Base_SetConfig+0x124>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d017      	beq.n	8005b56 <TIM_Base_SetConfig+0x9a>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a2e      	ldr	r2, [pc, #184]	@ (8005be4 <TIM_Base_SetConfig+0x128>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d013      	beq.n	8005b56 <TIM_Base_SetConfig+0x9a>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a2d      	ldr	r2, [pc, #180]	@ (8005be8 <TIM_Base_SetConfig+0x12c>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d00f      	beq.n	8005b56 <TIM_Base_SetConfig+0x9a>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4a2c      	ldr	r2, [pc, #176]	@ (8005bec <TIM_Base_SetConfig+0x130>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d00b      	beq.n	8005b56 <TIM_Base_SetConfig+0x9a>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4a2b      	ldr	r2, [pc, #172]	@ (8005bf0 <TIM_Base_SetConfig+0x134>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d007      	beq.n	8005b56 <TIM_Base_SetConfig+0x9a>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a2a      	ldr	r2, [pc, #168]	@ (8005bf4 <TIM_Base_SetConfig+0x138>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d003      	beq.n	8005b56 <TIM_Base_SetConfig+0x9a>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a29      	ldr	r2, [pc, #164]	@ (8005bf8 <TIM_Base_SetConfig+0x13c>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d108      	bne.n	8005b68 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	689a      	ldr	r2, [r3, #8]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a14      	ldr	r2, [pc, #80]	@ (8005bdc <TIM_Base_SetConfig+0x120>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d00f      	beq.n	8005bae <TIM_Base_SetConfig+0xf2>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a16      	ldr	r2, [pc, #88]	@ (8005bec <TIM_Base_SetConfig+0x130>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d00b      	beq.n	8005bae <TIM_Base_SetConfig+0xf2>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a15      	ldr	r2, [pc, #84]	@ (8005bf0 <TIM_Base_SetConfig+0x134>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d007      	beq.n	8005bae <TIM_Base_SetConfig+0xf2>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a14      	ldr	r2, [pc, #80]	@ (8005bf4 <TIM_Base_SetConfig+0x138>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d003      	beq.n	8005bae <TIM_Base_SetConfig+0xf2>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a13      	ldr	r2, [pc, #76]	@ (8005bf8 <TIM_Base_SetConfig+0x13c>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d103      	bne.n	8005bb6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	691a      	ldr	r2, [r3, #16]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f043 0204 	orr.w	r2, r3, #4
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	601a      	str	r2, [r3, #0]
}
 8005bce:	bf00      	nop
 8005bd0:	3714      	adds	r7, #20
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	40012c00 	.word	0x40012c00
 8005be0:	40000400 	.word	0x40000400
 8005be4:	40000800 	.word	0x40000800
 8005be8:	40000c00 	.word	0x40000c00
 8005bec:	40013400 	.word	0x40013400
 8005bf0:	40014000 	.word	0x40014000
 8005bf4:	40014400 	.word	0x40014400
 8005bf8:	40014800 	.word	0x40014800

08005bfc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b087      	sub	sp, #28
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a1b      	ldr	r3, [r3, #32]
 8005c0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6a1b      	ldr	r3, [r3, #32]
 8005c10:	f023 0201 	bic.w	r2, r3, #1
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f023 0303 	bic.w	r3, r3, #3
 8005c36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68fa      	ldr	r2, [r7, #12]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f023 0302 	bic.w	r3, r3, #2
 8005c48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	697a      	ldr	r2, [r7, #20]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a2d      	ldr	r2, [pc, #180]	@ (8005d0c <TIM_OC1_SetConfig+0x110>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d00f      	beq.n	8005c7c <TIM_OC1_SetConfig+0x80>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a2c      	ldr	r2, [pc, #176]	@ (8005d10 <TIM_OC1_SetConfig+0x114>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d00b      	beq.n	8005c7c <TIM_OC1_SetConfig+0x80>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a2b      	ldr	r2, [pc, #172]	@ (8005d14 <TIM_OC1_SetConfig+0x118>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d007      	beq.n	8005c7c <TIM_OC1_SetConfig+0x80>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4a2a      	ldr	r2, [pc, #168]	@ (8005d18 <TIM_OC1_SetConfig+0x11c>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d003      	beq.n	8005c7c <TIM_OC1_SetConfig+0x80>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a29      	ldr	r2, [pc, #164]	@ (8005d1c <TIM_OC1_SetConfig+0x120>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d10e      	bne.n	8005c9a <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a1b      	ldr	r3, [r3, #32]
 8005c80:	f023 0204 	bic.w	r2, r3, #4
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	f023 0308 	bic.w	r3, r3, #8
 8005c8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a1b      	ldr	r2, [pc, #108]	@ (8005d0c <TIM_OC1_SetConfig+0x110>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d00f      	beq.n	8005cc2 <TIM_OC1_SetConfig+0xc6>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a1a      	ldr	r2, [pc, #104]	@ (8005d10 <TIM_OC1_SetConfig+0x114>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d00b      	beq.n	8005cc2 <TIM_OC1_SetConfig+0xc6>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a19      	ldr	r2, [pc, #100]	@ (8005d14 <TIM_OC1_SetConfig+0x118>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d007      	beq.n	8005cc2 <TIM_OC1_SetConfig+0xc6>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a18      	ldr	r2, [pc, #96]	@ (8005d18 <TIM_OC1_SetConfig+0x11c>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d003      	beq.n	8005cc2 <TIM_OC1_SetConfig+0xc6>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a17      	ldr	r2, [pc, #92]	@ (8005d1c <TIM_OC1_SetConfig+0x120>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d111      	bne.n	8005ce6 <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	695b      	ldr	r3, [r3, #20]
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	693a      	ldr	r2, [r7, #16]
 8005cea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	685a      	ldr	r2, [r3, #4]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	697a      	ldr	r2, [r7, #20]
 8005cfe:	621a      	str	r2, [r3, #32]
}
 8005d00:	bf00      	nop
 8005d02:	371c      	adds	r7, #28
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr
 8005d0c:	40012c00 	.word	0x40012c00
 8005d10:	40013400 	.word	0x40013400
 8005d14:	40014000 	.word	0x40014000
 8005d18:	40014400 	.word	0x40014400
 8005d1c:	40014800 	.word	0x40014800

08005d20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b087      	sub	sp, #28
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a1b      	ldr	r3, [r3, #32]
 8005d2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a1b      	ldr	r3, [r3, #32]
 8005d34:	f023 0210 	bic.w	r2, r3, #16
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	021b      	lsls	r3, r3, #8
 8005d62:	68fa      	ldr	r2, [r7, #12]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	f023 0320 	bic.w	r3, r3, #32
 8005d6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	011b      	lsls	r3, r3, #4
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	4a29      	ldr	r2, [pc, #164]	@ (8005e24 <TIM_OC2_SetConfig+0x104>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d003      	beq.n	8005d8c <TIM_OC2_SetConfig+0x6c>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4a28      	ldr	r2, [pc, #160]	@ (8005e28 <TIM_OC2_SetConfig+0x108>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d10f      	bne.n	8005dac <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	011b      	lsls	r3, r3, #4
 8005da6:	697a      	ldr	r2, [r7, #20]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4a1d      	ldr	r2, [pc, #116]	@ (8005e24 <TIM_OC2_SetConfig+0x104>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d00f      	beq.n	8005dd4 <TIM_OC2_SetConfig+0xb4>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a1c      	ldr	r2, [pc, #112]	@ (8005e28 <TIM_OC2_SetConfig+0x108>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d00b      	beq.n	8005dd4 <TIM_OC2_SetConfig+0xb4>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8005e2c <TIM_OC2_SetConfig+0x10c>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d007      	beq.n	8005dd4 <TIM_OC2_SetConfig+0xb4>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a1a      	ldr	r2, [pc, #104]	@ (8005e30 <TIM_OC2_SetConfig+0x110>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d003      	beq.n	8005dd4 <TIM_OC2_SetConfig+0xb4>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a19      	ldr	r2, [pc, #100]	@ (8005e34 <TIM_OC2_SetConfig+0x114>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d113      	bne.n	8005dfc <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005dda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005de2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	695b      	ldr	r3, [r3, #20]
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	693a      	ldr	r2, [r7, #16]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	699b      	ldr	r3, [r3, #24]
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	685a      	ldr	r2, [r3, #4]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	621a      	str	r2, [r3, #32]
}
 8005e16:	bf00      	nop
 8005e18:	371c      	adds	r7, #28
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	40012c00 	.word	0x40012c00
 8005e28:	40013400 	.word	0x40013400
 8005e2c:	40014000 	.word	0x40014000
 8005e30:	40014400 	.word	0x40014400
 8005e34:	40014800 	.word	0x40014800

08005e38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b087      	sub	sp, #28
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a1b      	ldr	r3, [r3, #32]
 8005e46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	69db      	ldr	r3, [r3, #28]
 8005e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f023 0303 	bic.w	r3, r3, #3
 8005e72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	021b      	lsls	r3, r3, #8
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a28      	ldr	r2, [pc, #160]	@ (8005f38 <TIM_OC3_SetConfig+0x100>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d003      	beq.n	8005ea2 <TIM_OC3_SetConfig+0x6a>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a27      	ldr	r2, [pc, #156]	@ (8005f3c <TIM_OC3_SetConfig+0x104>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d10f      	bne.n	8005ec2 <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a1b      	ldr	r3, [r3, #32]
 8005ea6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005eb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	021b      	lsls	r3, r3, #8
 8005ebc:	697a      	ldr	r2, [r7, #20]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8005f38 <TIM_OC3_SetConfig+0x100>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d00f      	beq.n	8005eea <TIM_OC3_SetConfig+0xb2>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	4a1b      	ldr	r2, [pc, #108]	@ (8005f3c <TIM_OC3_SetConfig+0x104>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d00b      	beq.n	8005eea <TIM_OC3_SetConfig+0xb2>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a1a      	ldr	r2, [pc, #104]	@ (8005f40 <TIM_OC3_SetConfig+0x108>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d007      	beq.n	8005eea <TIM_OC3_SetConfig+0xb2>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a19      	ldr	r2, [pc, #100]	@ (8005f44 <TIM_OC3_SetConfig+0x10c>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d003      	beq.n	8005eea <TIM_OC3_SetConfig+0xb2>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a18      	ldr	r2, [pc, #96]	@ (8005f48 <TIM_OC3_SetConfig+0x110>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d113      	bne.n	8005f12 <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ef0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ef8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	695b      	ldr	r3, [r3, #20]
 8005efe:	011b      	lsls	r3, r3, #4
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	699b      	ldr	r3, [r3, #24]
 8005f0a:	011b      	lsls	r3, r3, #4
 8005f0c:	693a      	ldr	r2, [r7, #16]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	685a      	ldr	r2, [r3, #4]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	697a      	ldr	r2, [r7, #20]
 8005f2a:	621a      	str	r2, [r3, #32]
}
 8005f2c:	bf00      	nop
 8005f2e:	371c      	adds	r7, #28
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr
 8005f38:	40012c00 	.word	0x40012c00
 8005f3c:	40013400 	.word	0x40013400
 8005f40:	40014000 	.word	0x40014000
 8005f44:	40014400 	.word	0x40014400
 8005f48:	40014800 	.word	0x40014800

08005f4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b087      	sub	sp, #28
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a1b      	ldr	r3, [r3, #32]
 8005f60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	69db      	ldr	r3, [r3, #28]
 8005f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	021b      	lsls	r3, r3, #8
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	031b      	lsls	r3, r3, #12
 8005fa2:	693a      	ldr	r2, [r7, #16]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	4a18      	ldr	r2, [pc, #96]	@ (800600c <TIM_OC4_SetConfig+0xc0>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d00f      	beq.n	8005fd0 <TIM_OC4_SetConfig+0x84>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4a17      	ldr	r2, [pc, #92]	@ (8006010 <TIM_OC4_SetConfig+0xc4>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d00b      	beq.n	8005fd0 <TIM_OC4_SetConfig+0x84>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a16      	ldr	r2, [pc, #88]	@ (8006014 <TIM_OC4_SetConfig+0xc8>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d007      	beq.n	8005fd0 <TIM_OC4_SetConfig+0x84>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a15      	ldr	r2, [pc, #84]	@ (8006018 <TIM_OC4_SetConfig+0xcc>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d003      	beq.n	8005fd0 <TIM_OC4_SetConfig+0x84>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	4a14      	ldr	r2, [pc, #80]	@ (800601c <TIM_OC4_SetConfig+0xd0>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d109      	bne.n	8005fe4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005fd6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	695b      	ldr	r3, [r3, #20]
 8005fdc:	019b      	lsls	r3, r3, #6
 8005fde:	697a      	ldr	r2, [r7, #20]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	697a      	ldr	r2, [r7, #20]
 8005fe8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	68fa      	ldr	r2, [r7, #12]
 8005fee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	685a      	ldr	r2, [r3, #4]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	693a      	ldr	r2, [r7, #16]
 8005ffc:	621a      	str	r2, [r3, #32]
}
 8005ffe:	bf00      	nop
 8006000:	371c      	adds	r7, #28
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	40012c00 	.word	0x40012c00
 8006010:	40013400 	.word	0x40013400
 8006014:	40014000 	.word	0x40014000
 8006018:	40014400 	.word	0x40014400
 800601c:	40014800 	.word	0x40014800

08006020 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006020:	b480      	push	{r7}
 8006022:	b087      	sub	sp, #28
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6a1b      	ldr	r3, [r3, #32]
 8006034:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800604e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006064:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	041b      	lsls	r3, r3, #16
 800606c:	693a      	ldr	r2, [r7, #16]
 800606e:	4313      	orrs	r3, r2
 8006070:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a17      	ldr	r2, [pc, #92]	@ (80060d4 <TIM_OC5_SetConfig+0xb4>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d00f      	beq.n	800609a <TIM_OC5_SetConfig+0x7a>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a16      	ldr	r2, [pc, #88]	@ (80060d8 <TIM_OC5_SetConfig+0xb8>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d00b      	beq.n	800609a <TIM_OC5_SetConfig+0x7a>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a15      	ldr	r2, [pc, #84]	@ (80060dc <TIM_OC5_SetConfig+0xbc>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d007      	beq.n	800609a <TIM_OC5_SetConfig+0x7a>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a14      	ldr	r2, [pc, #80]	@ (80060e0 <TIM_OC5_SetConfig+0xc0>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d003      	beq.n	800609a <TIM_OC5_SetConfig+0x7a>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a13      	ldr	r2, [pc, #76]	@ (80060e4 <TIM_OC5_SetConfig+0xc4>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d109      	bne.n	80060ae <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	695b      	ldr	r3, [r3, #20]
 80060a6:	021b      	lsls	r3, r3, #8
 80060a8:	697a      	ldr	r2, [r7, #20]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	697a      	ldr	r2, [r7, #20]
 80060b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	685a      	ldr	r2, [r3, #4]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	621a      	str	r2, [r3, #32]
}
 80060c8:	bf00      	nop
 80060ca:	371c      	adds	r7, #28
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr
 80060d4:	40012c00 	.word	0x40012c00
 80060d8:	40013400 	.word	0x40013400
 80060dc:	40014000 	.word	0x40014000
 80060e0:	40014400 	.word	0x40014400
 80060e4:	40014800 	.word	0x40014800

080060e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b087      	sub	sp, #28
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a1b      	ldr	r3, [r3, #32]
 80060f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6a1b      	ldr	r3, [r3, #32]
 80060fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800610e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006116:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800611a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	021b      	lsls	r3, r3, #8
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	4313      	orrs	r3, r2
 8006126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800612e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	051b      	lsls	r3, r3, #20
 8006136:	693a      	ldr	r2, [r7, #16]
 8006138:	4313      	orrs	r3, r2
 800613a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a18      	ldr	r2, [pc, #96]	@ (80061a0 <TIM_OC6_SetConfig+0xb8>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d00f      	beq.n	8006164 <TIM_OC6_SetConfig+0x7c>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a17      	ldr	r2, [pc, #92]	@ (80061a4 <TIM_OC6_SetConfig+0xbc>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d00b      	beq.n	8006164 <TIM_OC6_SetConfig+0x7c>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a16      	ldr	r2, [pc, #88]	@ (80061a8 <TIM_OC6_SetConfig+0xc0>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d007      	beq.n	8006164 <TIM_OC6_SetConfig+0x7c>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a15      	ldr	r2, [pc, #84]	@ (80061ac <TIM_OC6_SetConfig+0xc4>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d003      	beq.n	8006164 <TIM_OC6_SetConfig+0x7c>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a14      	ldr	r2, [pc, #80]	@ (80061b0 <TIM_OC6_SetConfig+0xc8>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d109      	bne.n	8006178 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800616a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	695b      	ldr	r3, [r3, #20]
 8006170:	029b      	lsls	r3, r3, #10
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	4313      	orrs	r3, r2
 8006176:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	68fa      	ldr	r2, [r7, #12]
 8006182:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	685a      	ldr	r2, [r3, #4]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	693a      	ldr	r2, [r7, #16]
 8006190:	621a      	str	r2, [r3, #32]
}
 8006192:	bf00      	nop
 8006194:	371c      	adds	r7, #28
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	40012c00 	.word	0x40012c00
 80061a4:	40013400 	.word	0x40013400
 80061a8:	40014000 	.word	0x40014000
 80061ac:	40014400 	.word	0x40014400
 80061b0:	40014800 	.word	0x40014800

080061b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b087      	sub	sp, #28
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6a1b      	ldr	r3, [r3, #32]
 80061c4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	6a1b      	ldr	r3, [r3, #32]
 80061ca:	f023 0201 	bic.w	r2, r3, #1
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	4a1c      	ldr	r2, [pc, #112]	@ (8006248 <TIM_TI1_ConfigInputStage+0x94>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d00f      	beq.n	80061fa <TIM_TI1_ConfigInputStage+0x46>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	4a1b      	ldr	r2, [pc, #108]	@ (800624c <TIM_TI1_ConfigInputStage+0x98>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d00b      	beq.n	80061fa <TIM_TI1_ConfigInputStage+0x46>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4a1a      	ldr	r2, [pc, #104]	@ (8006250 <TIM_TI1_ConfigInputStage+0x9c>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d007      	beq.n	80061fa <TIM_TI1_ConfigInputStage+0x46>
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	4a19      	ldr	r2, [pc, #100]	@ (8006254 <TIM_TI1_ConfigInputStage+0xa0>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d003      	beq.n	80061fa <TIM_TI1_ConfigInputStage+0x46>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	4a18      	ldr	r2, [pc, #96]	@ (8006258 <TIM_TI1_ConfigInputStage+0xa4>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d105      	bne.n	8006206 <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	f023 0204 	bic.w	r2, r3, #4
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006212:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	011b      	lsls	r3, r3, #4
 8006218:	693a      	ldr	r2, [r7, #16]
 800621a:	4313      	orrs	r3, r2
 800621c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	f023 030a 	bic.w	r3, r3, #10
 8006224:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	4313      	orrs	r3, r2
 800622c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	697a      	ldr	r2, [r7, #20]
 8006238:	621a      	str	r2, [r3, #32]
}
 800623a:	bf00      	nop
 800623c:	371c      	adds	r7, #28
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	40012c00 	.word	0x40012c00
 800624c:	40013400 	.word	0x40013400
 8006250:	40014000 	.word	0x40014000
 8006254:	40014400 	.word	0x40014400
 8006258:	40014800 	.word	0x40014800

0800625c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800625c:	b480      	push	{r7}
 800625e:	b087      	sub	sp, #28
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6a1b      	ldr	r3, [r3, #32]
 800626c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	f023 0210 	bic.w	r2, r3, #16
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	4a16      	ldr	r2, [pc, #88]	@ (80062d8 <TIM_TI2_ConfigInputStage+0x7c>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d003      	beq.n	800628a <TIM_TI2_ConfigInputStage+0x2e>
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	4a15      	ldr	r2, [pc, #84]	@ (80062dc <TIM_TI2_ConfigInputStage+0x80>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d105      	bne.n	8006296 <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6a1b      	ldr	r3, [r3, #32]
 800628e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	699b      	ldr	r3, [r3, #24]
 800629a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	031b      	lsls	r3, r3, #12
 80062a8:	693a      	ldr	r2, [r7, #16]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062b4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	011b      	lsls	r3, r3, #4
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	4313      	orrs	r3, r2
 80062be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	693a      	ldr	r2, [r7, #16]
 80062c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	697a      	ldr	r2, [r7, #20]
 80062ca:	621a      	str	r2, [r3, #32]
}
 80062cc:	bf00      	nop
 80062ce:	371c      	adds	r7, #28
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr
 80062d8:	40012c00 	.word	0x40012c00
 80062dc:	40013400 	.word	0x40013400

080062e0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b085      	sub	sp, #20
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062f6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062f8:	683a      	ldr	r2, [r7, #0]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	4313      	orrs	r3, r2
 80062fe:	f043 0307 	orr.w	r3, r3, #7
 8006302:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	68fa      	ldr	r2, [r7, #12]
 8006308:	609a      	str	r2, [r3, #8]
}
 800630a:	bf00      	nop
 800630c:	3714      	adds	r7, #20
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr

08006316 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006316:	b480      	push	{r7}
 8006318:	b087      	sub	sp, #28
 800631a:	af00      	add	r7, sp, #0
 800631c:	60f8      	str	r0, [r7, #12]
 800631e:	60b9      	str	r1, [r7, #8]
 8006320:	607a      	str	r2, [r7, #4]
 8006322:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006330:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	021a      	lsls	r2, r3, #8
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	431a      	orrs	r2, r3
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	4313      	orrs	r3, r2
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	4313      	orrs	r3, r2
 8006342:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	697a      	ldr	r2, [r7, #20]
 8006348:	609a      	str	r2, [r3, #8]
}
 800634a:	bf00      	nop
 800634c:	371c      	adds	r7, #28
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006356:	b480      	push	{r7}
 8006358:	b087      	sub	sp, #28
 800635a:	af00      	add	r7, sp, #0
 800635c:	60f8      	str	r0, [r7, #12]
 800635e:	60b9      	str	r1, [r7, #8]
 8006360:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	f003 031f 	and.w	r3, r3, #31
 8006368:	2201      	movs	r2, #1
 800636a:	fa02 f303 	lsl.w	r3, r2, r3
 800636e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6a1a      	ldr	r2, [r3, #32]
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	43db      	mvns	r3, r3
 8006378:	401a      	ands	r2, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6a1a      	ldr	r2, [r3, #32]
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	f003 031f 	and.w	r3, r3, #31
 8006388:	6879      	ldr	r1, [r7, #4]
 800638a:	fa01 f303 	lsl.w	r3, r1, r3
 800638e:	431a      	orrs	r2, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	621a      	str	r2, [r3, #32]
}
 8006394:	bf00      	nop
 8006396:	371c      	adds	r7, #28
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d101      	bne.n	80063b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063b4:	2302      	movs	r3, #2
 80063b6:	e068      	b.n	800648a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2202      	movs	r2, #2
 80063c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a2e      	ldr	r2, [pc, #184]	@ (8006498 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d004      	beq.n	80063ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a2d      	ldr	r2, [pc, #180]	@ (800649c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d108      	bne.n	80063fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80063f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006404:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	4313      	orrs	r3, r2
 800640e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a1e      	ldr	r2, [pc, #120]	@ (8006498 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d01d      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800642a:	d018      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a1b      	ldr	r2, [pc, #108]	@ (80064a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d013      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a1a      	ldr	r2, [pc, #104]	@ (80064a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d00e      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a18      	ldr	r2, [pc, #96]	@ (80064a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d009      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a13      	ldr	r2, [pc, #76]	@ (800649c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d004      	beq.n	800645e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a14      	ldr	r2, [pc, #80]	@ (80064ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d10c      	bne.n	8006478 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006464:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	68ba      	ldr	r2, [r7, #8]
 800646c:	4313      	orrs	r3, r2
 800646e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68ba      	ldr	r2, [r7, #8]
 8006476:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3714      	adds	r7, #20
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
 8006496:	bf00      	nop
 8006498:	40012c00 	.word	0x40012c00
 800649c:	40013400 	.word	0x40013400
 80064a0:	40000400 	.word	0x40000400
 80064a4:	40000800 	.word	0x40000800
 80064a8:	40000c00 	.word	0x40000c00
 80064ac:	40014000 	.word	0x40014000

080064b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064cc:	bf00      	nop
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80064e0:	bf00      	nop
 80064e2:	370c      	adds	r7, #12
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d101      	bne.n	80064fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e040      	b.n	8006580 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006502:	2b00      	cmp	r3, #0
 8006504:	d106      	bne.n	8006514 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f7fb fc5e 	bl	8001dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2224      	movs	r2, #36	@ 0x24
 8006518:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f022 0201 	bic.w	r2, r2, #1
 8006528:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800652e:	2b00      	cmp	r3, #0
 8006530:	d002      	beq.n	8006538 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 fee6 	bl	8007304 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 fc2b 	bl	8006d94 <UART_SetConfig>
 800653e:	4603      	mov	r3, r0
 8006540:	2b01      	cmp	r3, #1
 8006542:	d101      	bne.n	8006548 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e01b      	b.n	8006580 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	685a      	ldr	r2, [r3, #4]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006556:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689a      	ldr	r2, [r3, #8]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006566:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f042 0201 	orr.w	r2, r2, #1
 8006576:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f000 ff65 	bl	8007448 <UART_CheckIdleState>
 800657e:	4603      	mov	r3, r0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3708      	adds	r7, #8
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b08a      	sub	sp, #40	@ 0x28
 800658c:	af02      	add	r7, sp, #8
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	603b      	str	r3, [r7, #0]
 8006594:	4613      	mov	r3, r2
 8006596:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800659c:	2b20      	cmp	r3, #32
 800659e:	f040 8081 	bne.w	80066a4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d002      	beq.n	80065ae <HAL_UART_Transmit+0x26>
 80065a8:	88fb      	ldrh	r3, [r7, #6]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d101      	bne.n	80065b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	e079      	b.n	80066a6 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2200      	movs	r2, #0
 80065b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2221      	movs	r2, #33	@ 0x21
 80065be:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065c0:	f7fb ff58 	bl	8002474 <HAL_GetTick>
 80065c4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	88fa      	ldrh	r2, [r7, #6]
 80065ca:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	88fa      	ldrh	r2, [r7, #6]
 80065d2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065de:	d108      	bne.n	80065f2 <HAL_UART_Transmit+0x6a>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	691b      	ldr	r3, [r3, #16]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d104      	bne.n	80065f2 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 80065e8:	2300      	movs	r3, #0
 80065ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	61bb      	str	r3, [r7, #24]
 80065f0:	e003      	b.n	80065fa <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80065f6:	2300      	movs	r3, #0
 80065f8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80065fa:	e038      	b.n	800666e <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	9300      	str	r3, [sp, #0]
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	2200      	movs	r2, #0
 8006604:	2180      	movs	r1, #128	@ 0x80
 8006606:	68f8      	ldr	r0, [r7, #12]
 8006608:	f000 ffc6 	bl	8007598 <UART_WaitOnFlagUntilTimeout>
 800660c:	4603      	mov	r3, r0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d004      	beq.n	800661c <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2220      	movs	r2, #32
 8006616:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006618:	2303      	movs	r3, #3
 800661a:	e044      	b.n	80066a6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10b      	bne.n	800663a <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	881b      	ldrh	r3, [r3, #0]
 8006626:	461a      	mov	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006630:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	3302      	adds	r3, #2
 8006636:	61bb      	str	r3, [r7, #24]
 8006638:	e007      	b.n	800664a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	781a      	ldrb	r2, [r3, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	3301      	adds	r3, #1
 8006648:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800664e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8006652:	2b21      	cmp	r3, #33	@ 0x21
 8006654:	d109      	bne.n	800666a <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800665c:	b29b      	uxth	r3, r3
 800665e:	3b01      	subs	r3, #1
 8006660:	b29a      	uxth	r2, r3
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8006668:	e001      	b.n	800666e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e01b      	b.n	80066a6 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006674:	b29b      	uxth	r3, r3
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1c0      	bne.n	80065fc <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	9300      	str	r3, [sp, #0]
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	2200      	movs	r2, #0
 8006682:	2140      	movs	r1, #64	@ 0x40
 8006684:	68f8      	ldr	r0, [r7, #12]
 8006686:	f000 ff87 	bl	8007598 <UART_WaitOnFlagUntilTimeout>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d004      	beq.n	800669a <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2220      	movs	r2, #32
 8006694:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006696:	2303      	movs	r3, #3
 8006698:	e005      	b.n	80066a6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2220      	movs	r2, #32
 800669e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80066a0:	2300      	movs	r3, #0
 80066a2:	e000      	b.n	80066a6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80066a4:	2302      	movs	r3, #2
  }
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3720      	adds	r7, #32
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
	...

080066b0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b08a      	sub	sp, #40	@ 0x28
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	4613      	mov	r3, r2
 80066bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066c4:	2b20      	cmp	r3, #32
 80066c6:	d137      	bne.n	8006738 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d002      	beq.n	80066d4 <HAL_UART_Receive_IT+0x24>
 80066ce:	88fb      	ldrh	r3, [r7, #6]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d101      	bne.n	80066d8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e030      	b.n	800673a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a18      	ldr	r2, [pc, #96]	@ (8006744 <HAL_UART_Receive_IT+0x94>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d01f      	beq.n	8006728 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d018      	beq.n	8006728 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	e853 3f00 	ldrex	r3, [r3]
 8006702:	613b      	str	r3, [r7, #16]
   return(result);
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800670a:	627b      	str	r3, [r7, #36]	@ 0x24
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	461a      	mov	r2, r3
 8006712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006714:	623b      	str	r3, [r7, #32]
 8006716:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006718:	69f9      	ldr	r1, [r7, #28]
 800671a:	6a3a      	ldr	r2, [r7, #32]
 800671c:	e841 2300 	strex	r3, r2, [r1]
 8006720:	61bb      	str	r3, [r7, #24]
   return(result);
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d1e6      	bne.n	80066f6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006728:	88fb      	ldrh	r3, [r7, #6]
 800672a:	461a      	mov	r2, r3
 800672c:	68b9      	ldr	r1, [r7, #8]
 800672e:	68f8      	ldr	r0, [r7, #12]
 8006730:	f000 ffa0 	bl	8007674 <UART_Start_Receive_IT>
 8006734:	4603      	mov	r3, r0
 8006736:	e000      	b.n	800673a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006738:	2302      	movs	r3, #2
  }
}
 800673a:	4618      	mov	r0, r3
 800673c:	3728      	adds	r7, #40	@ 0x28
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	40008000 	.word	0x40008000

08006748 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b0ba      	sub	sp, #232	@ 0xe8
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	69db      	ldr	r3, [r3, #28]
 8006756:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800676e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006772:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006776:	4013      	ands	r3, r2
 8006778:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800677c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006780:	2b00      	cmp	r3, #0
 8006782:	d115      	bne.n	80067b0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006788:	f003 0320 	and.w	r3, r3, #32
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00f      	beq.n	80067b0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006794:	f003 0320 	and.w	r3, r3, #32
 8006798:	2b00      	cmp	r3, #0
 800679a:	d009      	beq.n	80067b0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	f000 82ca 	beq.w	8006d3a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	4798      	blx	r3
      }
      return;
 80067ae:	e2c4      	b.n	8006d3a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80067b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f000 8117 	beq.w	80069e8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80067ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067be:	f003 0301 	and.w	r3, r3, #1
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d106      	bne.n	80067d4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80067c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80067ca:	4b85      	ldr	r3, [pc, #532]	@ (80069e0 <HAL_UART_IRQHandler+0x298>)
 80067cc:	4013      	ands	r3, r2
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	f000 810a 	beq.w	80069e8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80067d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067d8:	f003 0301 	and.w	r3, r3, #1
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d011      	beq.n	8006804 <HAL_UART_IRQHandler+0xbc>
 80067e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d00b      	beq.n	8006804 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2201      	movs	r2, #1
 80067f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067fa:	f043 0201 	orr.w	r2, r3, #1
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006804:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006808:	f003 0302 	and.w	r3, r3, #2
 800680c:	2b00      	cmp	r3, #0
 800680e:	d011      	beq.n	8006834 <HAL_UART_IRQHandler+0xec>
 8006810:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006814:	f003 0301 	and.w	r3, r3, #1
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00b      	beq.n	8006834 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2202      	movs	r2, #2
 8006822:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800682a:	f043 0204 	orr.w	r2, r3, #4
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006838:	f003 0304 	and.w	r3, r3, #4
 800683c:	2b00      	cmp	r3, #0
 800683e:	d011      	beq.n	8006864 <HAL_UART_IRQHandler+0x11c>
 8006840:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00b      	beq.n	8006864 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2204      	movs	r2, #4
 8006852:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800685a:	f043 0202 	orr.w	r2, r3, #2
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006868:	f003 0308 	and.w	r3, r3, #8
 800686c:	2b00      	cmp	r3, #0
 800686e:	d017      	beq.n	80068a0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006874:	f003 0320 	and.w	r3, r3, #32
 8006878:	2b00      	cmp	r3, #0
 800687a:	d105      	bne.n	8006888 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800687c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006880:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006884:	2b00      	cmp	r3, #0
 8006886:	d00b      	beq.n	80068a0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2208      	movs	r2, #8
 800688e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006896:	f043 0208 	orr.w	r2, r3, #8
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80068a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d012      	beq.n	80068d2 <HAL_UART_IRQHandler+0x18a>
 80068ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00c      	beq.n	80068d2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068c8:	f043 0220 	orr.w	r2, r3, #32
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068d8:	2b00      	cmp	r3, #0
 80068da:	f000 8230 	beq.w	8006d3e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80068de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068e2:	f003 0320 	and.w	r3, r3, #32
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00d      	beq.n	8006906 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80068ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068ee:	f003 0320 	and.w	r3, r3, #32
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d007      	beq.n	8006906 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d003      	beq.n	8006906 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800690c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800691a:	2b40      	cmp	r3, #64	@ 0x40
 800691c:	d005      	beq.n	800692a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800691e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006922:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006926:	2b00      	cmp	r3, #0
 8006928:	d04f      	beq.n	80069ca <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 ff68 	bl	8007800 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800693a:	2b40      	cmp	r3, #64	@ 0x40
 800693c:	d141      	bne.n	80069c2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	3308      	adds	r3, #8
 8006944:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006948:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800694c:	e853 3f00 	ldrex	r3, [r3]
 8006950:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006954:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006958:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800695c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	3308      	adds	r3, #8
 8006966:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800696a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800696e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006972:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006976:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800697a:	e841 2300 	strex	r3, r2, [r1]
 800697e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006982:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d1d9      	bne.n	800693e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800698e:	2b00      	cmp	r3, #0
 8006990:	d013      	beq.n	80069ba <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006996:	4a13      	ldr	r2, [pc, #76]	@ (80069e4 <HAL_UART_IRQHandler+0x29c>)
 8006998:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800699e:	4618      	mov	r0, r3
 80069a0:	f7fb feea 	bl	8002778 <HAL_DMA_Abort_IT>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d017      	beq.n	80069da <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b0:	687a      	ldr	r2, [r7, #4]
 80069b2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80069b4:	4610      	mov	r0, r2
 80069b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069b8:	e00f      	b.n	80069da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 f9d4 	bl	8006d68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c0:	e00b      	b.n	80069da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 f9d0 	bl	8006d68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c8:	e007      	b.n	80069da <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f9cc 	bl	8006d68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2200      	movs	r2, #0
 80069d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80069d8:	e1b1      	b.n	8006d3e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069da:	bf00      	nop
    return;
 80069dc:	e1af      	b.n	8006d3e <HAL_UART_IRQHandler+0x5f6>
 80069de:	bf00      	nop
 80069e0:	04000120 	.word	0x04000120
 80069e4:	080078c9 	.word	0x080078c9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	f040 816a 	bne.w	8006cc6 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80069f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069f6:	f003 0310 	and.w	r3, r3, #16
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f000 8163 	beq.w	8006cc6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a04:	f003 0310 	and.w	r3, r3, #16
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	f000 815c 	beq.w	8006cc6 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2210      	movs	r2, #16
 8006a14:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a20:	2b40      	cmp	r3, #64	@ 0x40
 8006a22:	f040 80d4 	bne.w	8006bce <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a32:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	f000 80ad 	beq.w	8006b96 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006a42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a46:	429a      	cmp	r2, r3
 8006a48:	f080 80a5 	bcs.w	8006b96 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a52:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f003 0320 	and.w	r3, r3, #32
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	f040 8086 	bne.w	8006b74 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a74:	e853 3f00 	ldrex	r3, [r3]
 8006a78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006a7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006a96:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006a9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006aa2:	e841 2300 	strex	r3, r2, [r1]
 8006aa6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006aaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1da      	bne.n	8006a68 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	3308      	adds	r3, #8
 8006ab8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006abc:	e853 3f00 	ldrex	r3, [r3]
 8006ac0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006ac2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ac4:	f023 0301 	bic.w	r3, r3, #1
 8006ac8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	3308      	adds	r3, #8
 8006ad2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006ad6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006ada:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006adc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006ade:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006ae2:	e841 2300 	strex	r3, r2, [r1]
 8006ae6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006ae8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d1e1      	bne.n	8006ab2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	3308      	adds	r3, #8
 8006af4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006af8:	e853 3f00 	ldrex	r3, [r3]
 8006afc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006afe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	3308      	adds	r3, #8
 8006b0e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006b12:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b14:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b16:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006b18:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006b1a:	e841 2300 	strex	r3, r2, [r1]
 8006b1e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006b20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1e3      	bne.n	8006aee <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2220      	movs	r2, #32
 8006b2a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b3c:	e853 3f00 	ldrex	r3, [r3]
 8006b40:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b44:	f023 0310 	bic.w	r3, r3, #16
 8006b48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	461a      	mov	r2, r3
 8006b52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b56:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b58:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b5e:	e841 2300 	strex	r3, r2, [r1]
 8006b62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1e4      	bne.n	8006b34 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b6e:	4618      	mov	r0, r3
 8006b70:	f7fb fdc1 	bl	80026f6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2202      	movs	r2, #2
 8006b78:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 f8f4 	bl	8006d7c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006b94:	e0d5      	b.n	8006d42 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006b9c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	f040 80ce 	bne.w	8006d42 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f003 0320 	and.w	r3, r3, #32
 8006bb2:	2b20      	cmp	r3, #32
 8006bb4:	f040 80c5 	bne.w	8006d42 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 f8d8 	bl	8006d7c <HAL_UARTEx_RxEventCallback>
      return;
 8006bcc:	e0b9      	b.n	8006d42 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	1ad3      	subs	r3, r2, r3
 8006bde:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 80ab 	beq.w	8006d46 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006bf0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	f000 80a6 	beq.w	8006d46 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c02:	e853 3f00 	ldrex	r3, [r3]
 8006c06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	461a      	mov	r2, r3
 8006c18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c1e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c24:	e841 2300 	strex	r3, r2, [r1]
 8006c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d1e4      	bne.n	8006bfa <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	3308      	adds	r3, #8
 8006c36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3a:	e853 3f00 	ldrex	r3, [r3]
 8006c3e:	623b      	str	r3, [r7, #32]
   return(result);
 8006c40:	6a3b      	ldr	r3, [r7, #32]
 8006c42:	f023 0301 	bic.w	r3, r3, #1
 8006c46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	3308      	adds	r3, #8
 8006c50:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006c54:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c5c:	e841 2300 	strex	r3, r2, [r1]
 8006c60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d1e3      	bne.n	8006c30 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2220      	movs	r2, #32
 8006c6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	e853 3f00 	ldrex	r3, [r3]
 8006c88:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	f023 0310 	bic.w	r3, r3, #16
 8006c90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	461a      	mov	r2, r3
 8006c9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006c9e:	61fb      	str	r3, [r7, #28]
 8006ca0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca2:	69b9      	ldr	r1, [r7, #24]
 8006ca4:	69fa      	ldr	r2, [r7, #28]
 8006ca6:	e841 2300 	strex	r3, r2, [r1]
 8006caa:	617b      	str	r3, [r7, #20]
   return(result);
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1e4      	bne.n	8006c7c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2202      	movs	r2, #2
 8006cb6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 f85c 	bl	8006d7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006cc4:	e03f      	b.n	8006d46 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d00e      	beq.n	8006cf0 <HAL_UART_IRQHandler+0x5a8>
 8006cd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d008      	beq.n	8006cf0 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006ce6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f000 ffdd 	bl	8007ca8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006cee:	e02d      	b.n	8006d4c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006cf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d00e      	beq.n	8006d1a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d008      	beq.n	8006d1a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d01c      	beq.n	8006d4a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	4798      	blx	r3
    }
    return;
 8006d18:	e017      	b.n	8006d4a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d012      	beq.n	8006d4c <HAL_UART_IRQHandler+0x604>
 8006d26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00c      	beq.n	8006d4c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 fdd6 	bl	80078e4 <UART_EndTransmit_IT>
    return;
 8006d38:	e008      	b.n	8006d4c <HAL_UART_IRQHandler+0x604>
      return;
 8006d3a:	bf00      	nop
 8006d3c:	e006      	b.n	8006d4c <HAL_UART_IRQHandler+0x604>
    return;
 8006d3e:	bf00      	nop
 8006d40:	e004      	b.n	8006d4c <HAL_UART_IRQHandler+0x604>
      return;
 8006d42:	bf00      	nop
 8006d44:	e002      	b.n	8006d4c <HAL_UART_IRQHandler+0x604>
      return;
 8006d46:	bf00      	nop
 8006d48:	e000      	b.n	8006d4c <HAL_UART_IRQHandler+0x604>
    return;
 8006d4a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006d4c:	37e8      	adds	r7, #232	@ 0xe8
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	bf00      	nop

08006d54 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006d5c:	bf00      	nop
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr

08006d68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006d70:	bf00      	nop
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr

08006d7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b083      	sub	sp, #12
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	460b      	mov	r3, r1
 8006d86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d88:	bf00      	nop
 8006d8a:	370c      	adds	r7, #12
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr

08006d94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d98:	b08a      	sub	sp, #40	@ 0x28
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	689a      	ldr	r2, [r3, #8]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	431a      	orrs	r2, r3
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	431a      	orrs	r2, r3
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	69db      	ldr	r3, [r3, #28]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	681a      	ldr	r2, [r3, #0]
 8006dc2:	4ba4      	ldr	r3, [pc, #656]	@ (8007054 <UART_SetConfig+0x2c0>)
 8006dc4:	4013      	ands	r3, r2
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	6812      	ldr	r2, [r2, #0]
 8006dca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006dcc:	430b      	orrs	r3, r1
 8006dce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	68da      	ldr	r2, [r3, #12]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	430a      	orrs	r2, r1
 8006de4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	699b      	ldr	r3, [r3, #24]
 8006dea:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a99      	ldr	r2, [pc, #612]	@ (8007058 <UART_SetConfig+0x2c4>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d004      	beq.n	8006e00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6a1b      	ldr	r3, [r3, #32]
 8006dfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e10:	430a      	orrs	r2, r1
 8006e12:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a90      	ldr	r2, [pc, #576]	@ (800705c <UART_SetConfig+0x2c8>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d126      	bne.n	8006e6c <UART_SetConfig+0xd8>
 8006e1e:	4b90      	ldr	r3, [pc, #576]	@ (8007060 <UART_SetConfig+0x2cc>)
 8006e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e24:	f003 0303 	and.w	r3, r3, #3
 8006e28:	2b03      	cmp	r3, #3
 8006e2a:	d81b      	bhi.n	8006e64 <UART_SetConfig+0xd0>
 8006e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8006e34 <UART_SetConfig+0xa0>)
 8006e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e32:	bf00      	nop
 8006e34:	08006e45 	.word	0x08006e45
 8006e38:	08006e55 	.word	0x08006e55
 8006e3c:	08006e4d 	.word	0x08006e4d
 8006e40:	08006e5d 	.word	0x08006e5d
 8006e44:	2301      	movs	r3, #1
 8006e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e4a:	e116      	b.n	800707a <UART_SetConfig+0x2e6>
 8006e4c:	2302      	movs	r3, #2
 8006e4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e52:	e112      	b.n	800707a <UART_SetConfig+0x2e6>
 8006e54:	2304      	movs	r3, #4
 8006e56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e5a:	e10e      	b.n	800707a <UART_SetConfig+0x2e6>
 8006e5c:	2308      	movs	r3, #8
 8006e5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e62:	e10a      	b.n	800707a <UART_SetConfig+0x2e6>
 8006e64:	2310      	movs	r3, #16
 8006e66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e6a:	e106      	b.n	800707a <UART_SetConfig+0x2e6>
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a7c      	ldr	r2, [pc, #496]	@ (8007064 <UART_SetConfig+0x2d0>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d138      	bne.n	8006ee8 <UART_SetConfig+0x154>
 8006e76:	4b7a      	ldr	r3, [pc, #488]	@ (8007060 <UART_SetConfig+0x2cc>)
 8006e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e7c:	f003 030c 	and.w	r3, r3, #12
 8006e80:	2b0c      	cmp	r3, #12
 8006e82:	d82d      	bhi.n	8006ee0 <UART_SetConfig+0x14c>
 8006e84:	a201      	add	r2, pc, #4	@ (adr r2, 8006e8c <UART_SetConfig+0xf8>)
 8006e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e8a:	bf00      	nop
 8006e8c:	08006ec1 	.word	0x08006ec1
 8006e90:	08006ee1 	.word	0x08006ee1
 8006e94:	08006ee1 	.word	0x08006ee1
 8006e98:	08006ee1 	.word	0x08006ee1
 8006e9c:	08006ed1 	.word	0x08006ed1
 8006ea0:	08006ee1 	.word	0x08006ee1
 8006ea4:	08006ee1 	.word	0x08006ee1
 8006ea8:	08006ee1 	.word	0x08006ee1
 8006eac:	08006ec9 	.word	0x08006ec9
 8006eb0:	08006ee1 	.word	0x08006ee1
 8006eb4:	08006ee1 	.word	0x08006ee1
 8006eb8:	08006ee1 	.word	0x08006ee1
 8006ebc:	08006ed9 	.word	0x08006ed9
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ec6:	e0d8      	b.n	800707a <UART_SetConfig+0x2e6>
 8006ec8:	2302      	movs	r3, #2
 8006eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ece:	e0d4      	b.n	800707a <UART_SetConfig+0x2e6>
 8006ed0:	2304      	movs	r3, #4
 8006ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ed6:	e0d0      	b.n	800707a <UART_SetConfig+0x2e6>
 8006ed8:	2308      	movs	r3, #8
 8006eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ede:	e0cc      	b.n	800707a <UART_SetConfig+0x2e6>
 8006ee0:	2310      	movs	r3, #16
 8006ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ee6:	e0c8      	b.n	800707a <UART_SetConfig+0x2e6>
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a5e      	ldr	r2, [pc, #376]	@ (8007068 <UART_SetConfig+0x2d4>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d125      	bne.n	8006f3e <UART_SetConfig+0x1aa>
 8006ef2:	4b5b      	ldr	r3, [pc, #364]	@ (8007060 <UART_SetConfig+0x2cc>)
 8006ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ef8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006efc:	2b30      	cmp	r3, #48	@ 0x30
 8006efe:	d016      	beq.n	8006f2e <UART_SetConfig+0x19a>
 8006f00:	2b30      	cmp	r3, #48	@ 0x30
 8006f02:	d818      	bhi.n	8006f36 <UART_SetConfig+0x1a2>
 8006f04:	2b20      	cmp	r3, #32
 8006f06:	d00a      	beq.n	8006f1e <UART_SetConfig+0x18a>
 8006f08:	2b20      	cmp	r3, #32
 8006f0a:	d814      	bhi.n	8006f36 <UART_SetConfig+0x1a2>
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d002      	beq.n	8006f16 <UART_SetConfig+0x182>
 8006f10:	2b10      	cmp	r3, #16
 8006f12:	d008      	beq.n	8006f26 <UART_SetConfig+0x192>
 8006f14:	e00f      	b.n	8006f36 <UART_SetConfig+0x1a2>
 8006f16:	2300      	movs	r3, #0
 8006f18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f1c:	e0ad      	b.n	800707a <UART_SetConfig+0x2e6>
 8006f1e:	2302      	movs	r3, #2
 8006f20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f24:	e0a9      	b.n	800707a <UART_SetConfig+0x2e6>
 8006f26:	2304      	movs	r3, #4
 8006f28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f2c:	e0a5      	b.n	800707a <UART_SetConfig+0x2e6>
 8006f2e:	2308      	movs	r3, #8
 8006f30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f34:	e0a1      	b.n	800707a <UART_SetConfig+0x2e6>
 8006f36:	2310      	movs	r3, #16
 8006f38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f3c:	e09d      	b.n	800707a <UART_SetConfig+0x2e6>
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a4a      	ldr	r2, [pc, #296]	@ (800706c <UART_SetConfig+0x2d8>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d125      	bne.n	8006f94 <UART_SetConfig+0x200>
 8006f48:	4b45      	ldr	r3, [pc, #276]	@ (8007060 <UART_SetConfig+0x2cc>)
 8006f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f4e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006f52:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f54:	d016      	beq.n	8006f84 <UART_SetConfig+0x1f0>
 8006f56:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f58:	d818      	bhi.n	8006f8c <UART_SetConfig+0x1f8>
 8006f5a:	2b80      	cmp	r3, #128	@ 0x80
 8006f5c:	d00a      	beq.n	8006f74 <UART_SetConfig+0x1e0>
 8006f5e:	2b80      	cmp	r3, #128	@ 0x80
 8006f60:	d814      	bhi.n	8006f8c <UART_SetConfig+0x1f8>
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d002      	beq.n	8006f6c <UART_SetConfig+0x1d8>
 8006f66:	2b40      	cmp	r3, #64	@ 0x40
 8006f68:	d008      	beq.n	8006f7c <UART_SetConfig+0x1e8>
 8006f6a:	e00f      	b.n	8006f8c <UART_SetConfig+0x1f8>
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f72:	e082      	b.n	800707a <UART_SetConfig+0x2e6>
 8006f74:	2302      	movs	r3, #2
 8006f76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f7a:	e07e      	b.n	800707a <UART_SetConfig+0x2e6>
 8006f7c:	2304      	movs	r3, #4
 8006f7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f82:	e07a      	b.n	800707a <UART_SetConfig+0x2e6>
 8006f84:	2308      	movs	r3, #8
 8006f86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f8a:	e076      	b.n	800707a <UART_SetConfig+0x2e6>
 8006f8c:	2310      	movs	r3, #16
 8006f8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f92:	e072      	b.n	800707a <UART_SetConfig+0x2e6>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a35      	ldr	r2, [pc, #212]	@ (8007070 <UART_SetConfig+0x2dc>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d12a      	bne.n	8006ff4 <UART_SetConfig+0x260>
 8006f9e:	4b30      	ldr	r3, [pc, #192]	@ (8007060 <UART_SetConfig+0x2cc>)
 8006fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fa4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fa8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fac:	d01a      	beq.n	8006fe4 <UART_SetConfig+0x250>
 8006fae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fb2:	d81b      	bhi.n	8006fec <UART_SetConfig+0x258>
 8006fb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fb8:	d00c      	beq.n	8006fd4 <UART_SetConfig+0x240>
 8006fba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fbe:	d815      	bhi.n	8006fec <UART_SetConfig+0x258>
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d003      	beq.n	8006fcc <UART_SetConfig+0x238>
 8006fc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fc8:	d008      	beq.n	8006fdc <UART_SetConfig+0x248>
 8006fca:	e00f      	b.n	8006fec <UART_SetConfig+0x258>
 8006fcc:	2300      	movs	r3, #0
 8006fce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fd2:	e052      	b.n	800707a <UART_SetConfig+0x2e6>
 8006fd4:	2302      	movs	r3, #2
 8006fd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fda:	e04e      	b.n	800707a <UART_SetConfig+0x2e6>
 8006fdc:	2304      	movs	r3, #4
 8006fde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fe2:	e04a      	b.n	800707a <UART_SetConfig+0x2e6>
 8006fe4:	2308      	movs	r3, #8
 8006fe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fea:	e046      	b.n	800707a <UART_SetConfig+0x2e6>
 8006fec:	2310      	movs	r3, #16
 8006fee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ff2:	e042      	b.n	800707a <UART_SetConfig+0x2e6>
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a17      	ldr	r2, [pc, #92]	@ (8007058 <UART_SetConfig+0x2c4>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d13a      	bne.n	8007074 <UART_SetConfig+0x2e0>
 8006ffe:	4b18      	ldr	r3, [pc, #96]	@ (8007060 <UART_SetConfig+0x2cc>)
 8007000:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007004:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007008:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800700c:	d01a      	beq.n	8007044 <UART_SetConfig+0x2b0>
 800700e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007012:	d81b      	bhi.n	800704c <UART_SetConfig+0x2b8>
 8007014:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007018:	d00c      	beq.n	8007034 <UART_SetConfig+0x2a0>
 800701a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800701e:	d815      	bhi.n	800704c <UART_SetConfig+0x2b8>
 8007020:	2b00      	cmp	r3, #0
 8007022:	d003      	beq.n	800702c <UART_SetConfig+0x298>
 8007024:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007028:	d008      	beq.n	800703c <UART_SetConfig+0x2a8>
 800702a:	e00f      	b.n	800704c <UART_SetConfig+0x2b8>
 800702c:	2300      	movs	r3, #0
 800702e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007032:	e022      	b.n	800707a <UART_SetConfig+0x2e6>
 8007034:	2302      	movs	r3, #2
 8007036:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800703a:	e01e      	b.n	800707a <UART_SetConfig+0x2e6>
 800703c:	2304      	movs	r3, #4
 800703e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007042:	e01a      	b.n	800707a <UART_SetConfig+0x2e6>
 8007044:	2308      	movs	r3, #8
 8007046:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800704a:	e016      	b.n	800707a <UART_SetConfig+0x2e6>
 800704c:	2310      	movs	r3, #16
 800704e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007052:	e012      	b.n	800707a <UART_SetConfig+0x2e6>
 8007054:	efff69f3 	.word	0xefff69f3
 8007058:	40008000 	.word	0x40008000
 800705c:	40013800 	.word	0x40013800
 8007060:	40021000 	.word	0x40021000
 8007064:	40004400 	.word	0x40004400
 8007068:	40004800 	.word	0x40004800
 800706c:	40004c00 	.word	0x40004c00
 8007070:	40005000 	.word	0x40005000
 8007074:	2310      	movs	r3, #16
 8007076:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a9f      	ldr	r2, [pc, #636]	@ (80072fc <UART_SetConfig+0x568>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d17a      	bne.n	800717a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007084:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007088:	2b08      	cmp	r3, #8
 800708a:	d824      	bhi.n	80070d6 <UART_SetConfig+0x342>
 800708c:	a201      	add	r2, pc, #4	@ (adr r2, 8007094 <UART_SetConfig+0x300>)
 800708e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007092:	bf00      	nop
 8007094:	080070b9 	.word	0x080070b9
 8007098:	080070d7 	.word	0x080070d7
 800709c:	080070c1 	.word	0x080070c1
 80070a0:	080070d7 	.word	0x080070d7
 80070a4:	080070c7 	.word	0x080070c7
 80070a8:	080070d7 	.word	0x080070d7
 80070ac:	080070d7 	.word	0x080070d7
 80070b0:	080070d7 	.word	0x080070d7
 80070b4:	080070cf 	.word	0x080070cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070b8:	f7fd f928 	bl	800430c <HAL_RCC_GetPCLK1Freq>
 80070bc:	61f8      	str	r0, [r7, #28]
        break;
 80070be:	e010      	b.n	80070e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070c0:	4b8f      	ldr	r3, [pc, #572]	@ (8007300 <UART_SetConfig+0x56c>)
 80070c2:	61fb      	str	r3, [r7, #28]
        break;
 80070c4:	e00d      	b.n	80070e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070c6:	f7fd f889 	bl	80041dc <HAL_RCC_GetSysClockFreq>
 80070ca:	61f8      	str	r0, [r7, #28]
        break;
 80070cc:	e009      	b.n	80070e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070d2:	61fb      	str	r3, [r7, #28]
        break;
 80070d4:	e005      	b.n	80070e2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80070d6:	2300      	movs	r3, #0
 80070d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80070e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80070e2:	69fb      	ldr	r3, [r7, #28]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	f000 80fb 	beq.w	80072e0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	685a      	ldr	r2, [r3, #4]
 80070ee:	4613      	mov	r3, r2
 80070f0:	005b      	lsls	r3, r3, #1
 80070f2:	4413      	add	r3, r2
 80070f4:	69fa      	ldr	r2, [r7, #28]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d305      	bcc.n	8007106 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007100:	69fa      	ldr	r2, [r7, #28]
 8007102:	429a      	cmp	r2, r3
 8007104:	d903      	bls.n	800710e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800710c:	e0e8      	b.n	80072e0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800710e:	69fb      	ldr	r3, [r7, #28]
 8007110:	2200      	movs	r2, #0
 8007112:	461c      	mov	r4, r3
 8007114:	4615      	mov	r5, r2
 8007116:	f04f 0200 	mov.w	r2, #0
 800711a:	f04f 0300 	mov.w	r3, #0
 800711e:	022b      	lsls	r3, r5, #8
 8007120:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007124:	0222      	lsls	r2, r4, #8
 8007126:	68f9      	ldr	r1, [r7, #12]
 8007128:	6849      	ldr	r1, [r1, #4]
 800712a:	0849      	lsrs	r1, r1, #1
 800712c:	2000      	movs	r0, #0
 800712e:	4688      	mov	r8, r1
 8007130:	4681      	mov	r9, r0
 8007132:	eb12 0a08 	adds.w	sl, r2, r8
 8007136:	eb43 0b09 	adc.w	fp, r3, r9
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	603b      	str	r3, [r7, #0]
 8007142:	607a      	str	r2, [r7, #4]
 8007144:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007148:	4650      	mov	r0, sl
 800714a:	4659      	mov	r1, fp
 800714c:	f7f9 fdac 	bl	8000ca8 <__aeabi_uldivmod>
 8007150:	4602      	mov	r2, r0
 8007152:	460b      	mov	r3, r1
 8007154:	4613      	mov	r3, r2
 8007156:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800715e:	d308      	bcc.n	8007172 <UART_SetConfig+0x3de>
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007166:	d204      	bcs.n	8007172 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	69ba      	ldr	r2, [r7, #24]
 800716e:	60da      	str	r2, [r3, #12]
 8007170:	e0b6      	b.n	80072e0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007178:	e0b2      	b.n	80072e0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	69db      	ldr	r3, [r3, #28]
 800717e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007182:	d15e      	bne.n	8007242 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007184:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007188:	2b08      	cmp	r3, #8
 800718a:	d828      	bhi.n	80071de <UART_SetConfig+0x44a>
 800718c:	a201      	add	r2, pc, #4	@ (adr r2, 8007194 <UART_SetConfig+0x400>)
 800718e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007192:	bf00      	nop
 8007194:	080071b9 	.word	0x080071b9
 8007198:	080071c1 	.word	0x080071c1
 800719c:	080071c9 	.word	0x080071c9
 80071a0:	080071df 	.word	0x080071df
 80071a4:	080071cf 	.word	0x080071cf
 80071a8:	080071df 	.word	0x080071df
 80071ac:	080071df 	.word	0x080071df
 80071b0:	080071df 	.word	0x080071df
 80071b4:	080071d7 	.word	0x080071d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071b8:	f7fd f8a8 	bl	800430c <HAL_RCC_GetPCLK1Freq>
 80071bc:	61f8      	str	r0, [r7, #28]
        break;
 80071be:	e014      	b.n	80071ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80071c0:	f7fd f8ba 	bl	8004338 <HAL_RCC_GetPCLK2Freq>
 80071c4:	61f8      	str	r0, [r7, #28]
        break;
 80071c6:	e010      	b.n	80071ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071c8:	4b4d      	ldr	r3, [pc, #308]	@ (8007300 <UART_SetConfig+0x56c>)
 80071ca:	61fb      	str	r3, [r7, #28]
        break;
 80071cc:	e00d      	b.n	80071ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071ce:	f7fd f805 	bl	80041dc <HAL_RCC_GetSysClockFreq>
 80071d2:	61f8      	str	r0, [r7, #28]
        break;
 80071d4:	e009      	b.n	80071ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071da:	61fb      	str	r3, [r7, #28]
        break;
 80071dc:	e005      	b.n	80071ea <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80071de:	2300      	movs	r3, #0
 80071e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80071e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80071ea:	69fb      	ldr	r3, [r7, #28]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d077      	beq.n	80072e0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	005a      	lsls	r2, r3, #1
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	085b      	lsrs	r3, r3, #1
 80071fa:	441a      	add	r2, r3
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	fbb2 f3f3 	udiv	r3, r2, r3
 8007204:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	2b0f      	cmp	r3, #15
 800720a:	d916      	bls.n	800723a <UART_SetConfig+0x4a6>
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007212:	d212      	bcs.n	800723a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	b29b      	uxth	r3, r3
 8007218:	f023 030f 	bic.w	r3, r3, #15
 800721c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800721e:	69bb      	ldr	r3, [r7, #24]
 8007220:	085b      	lsrs	r3, r3, #1
 8007222:	b29b      	uxth	r3, r3
 8007224:	f003 0307 	and.w	r3, r3, #7
 8007228:	b29a      	uxth	r2, r3
 800722a:	8afb      	ldrh	r3, [r7, #22]
 800722c:	4313      	orrs	r3, r2
 800722e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	8afa      	ldrh	r2, [r7, #22]
 8007236:	60da      	str	r2, [r3, #12]
 8007238:	e052      	b.n	80072e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007240:	e04e      	b.n	80072e0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007242:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007246:	2b08      	cmp	r3, #8
 8007248:	d827      	bhi.n	800729a <UART_SetConfig+0x506>
 800724a:	a201      	add	r2, pc, #4	@ (adr r2, 8007250 <UART_SetConfig+0x4bc>)
 800724c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007250:	08007275 	.word	0x08007275
 8007254:	0800727d 	.word	0x0800727d
 8007258:	08007285 	.word	0x08007285
 800725c:	0800729b 	.word	0x0800729b
 8007260:	0800728b 	.word	0x0800728b
 8007264:	0800729b 	.word	0x0800729b
 8007268:	0800729b 	.word	0x0800729b
 800726c:	0800729b 	.word	0x0800729b
 8007270:	08007293 	.word	0x08007293
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007274:	f7fd f84a 	bl	800430c <HAL_RCC_GetPCLK1Freq>
 8007278:	61f8      	str	r0, [r7, #28]
        break;
 800727a:	e014      	b.n	80072a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800727c:	f7fd f85c 	bl	8004338 <HAL_RCC_GetPCLK2Freq>
 8007280:	61f8      	str	r0, [r7, #28]
        break;
 8007282:	e010      	b.n	80072a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007284:	4b1e      	ldr	r3, [pc, #120]	@ (8007300 <UART_SetConfig+0x56c>)
 8007286:	61fb      	str	r3, [r7, #28]
        break;
 8007288:	e00d      	b.n	80072a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800728a:	f7fc ffa7 	bl	80041dc <HAL_RCC_GetSysClockFreq>
 800728e:	61f8      	str	r0, [r7, #28]
        break;
 8007290:	e009      	b.n	80072a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007292:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007296:	61fb      	str	r3, [r7, #28]
        break;
 8007298:	e005      	b.n	80072a6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800729a:	2300      	movs	r3, #0
 800729c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80072a4:	bf00      	nop
    }

    if (pclk != 0U)
 80072a6:	69fb      	ldr	r3, [r7, #28]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d019      	beq.n	80072e0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	085a      	lsrs	r2, r3, #1
 80072b2:	69fb      	ldr	r3, [r7, #28]
 80072b4:	441a      	add	r2, r3
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80072be:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072c0:	69bb      	ldr	r3, [r7, #24]
 80072c2:	2b0f      	cmp	r3, #15
 80072c4:	d909      	bls.n	80072da <UART_SetConfig+0x546>
 80072c6:	69bb      	ldr	r3, [r7, #24]
 80072c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072cc:	d205      	bcs.n	80072da <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80072ce:	69bb      	ldr	r3, [r7, #24]
 80072d0:	b29a      	uxth	r2, r3
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	60da      	str	r2, [r3, #12]
 80072d8:	e002      	b.n	80072e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2200      	movs	r2, #0
 80072e4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2200      	movs	r2, #0
 80072ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80072ec:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3728      	adds	r7, #40	@ 0x28
 80072f4:	46bd      	mov	sp, r7
 80072f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072fa:	bf00      	nop
 80072fc:	40008000 	.word	0x40008000
 8007300:	00f42400 	.word	0x00f42400

08007304 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007304:	b480      	push	{r7}
 8007306:	b083      	sub	sp, #12
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007310:	f003 0308 	and.w	r3, r3, #8
 8007314:	2b00      	cmp	r3, #0
 8007316:	d00a      	beq.n	800732e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	430a      	orrs	r2, r1
 800732c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007332:	f003 0301 	and.w	r3, r3, #1
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00a      	beq.n	8007350 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	430a      	orrs	r2, r1
 800734e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007354:	f003 0302 	and.w	r3, r3, #2
 8007358:	2b00      	cmp	r3, #0
 800735a:	d00a      	beq.n	8007372 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	430a      	orrs	r2, r1
 8007370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007376:	f003 0304 	and.w	r3, r3, #4
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00a      	beq.n	8007394 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	430a      	orrs	r2, r1
 8007392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007398:	f003 0310 	and.w	r3, r3, #16
 800739c:	2b00      	cmp	r3, #0
 800739e:	d00a      	beq.n	80073b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	430a      	orrs	r2, r1
 80073b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ba:	f003 0320 	and.w	r3, r3, #32
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d00a      	beq.n	80073d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	430a      	orrs	r2, r1
 80073d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d01a      	beq.n	800741a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	430a      	orrs	r2, r1
 80073f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007402:	d10a      	bne.n	800741a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	430a      	orrs	r2, r1
 8007418:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800741e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007422:	2b00      	cmp	r3, #0
 8007424:	d00a      	beq.n	800743c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	430a      	orrs	r2, r1
 800743a:	605a      	str	r2, [r3, #4]
  }
}
 800743c:	bf00      	nop
 800743e:	370c      	adds	r7, #12
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr

08007448 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b098      	sub	sp, #96	@ 0x60
 800744c:	af02      	add	r7, sp, #8
 800744e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2200      	movs	r2, #0
 8007454:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007458:	f7fb f80c 	bl	8002474 <HAL_GetTick>
 800745c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0308 	and.w	r3, r3, #8
 8007468:	2b08      	cmp	r3, #8
 800746a:	d12e      	bne.n	80074ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800746c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007474:	2200      	movs	r2, #0
 8007476:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f000 f88c 	bl	8007598 <UART_WaitOnFlagUntilTimeout>
 8007480:	4603      	mov	r3, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d021      	beq.n	80074ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800748e:	e853 3f00 	ldrex	r3, [r3]
 8007492:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007496:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800749a:	653b      	str	r3, [r7, #80]	@ 0x50
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	461a      	mov	r2, r3
 80074a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80074a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80074aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074ac:	e841 2300 	strex	r3, r2, [r1]
 80074b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80074b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d1e6      	bne.n	8007486 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2220      	movs	r2, #32
 80074bc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074c6:	2303      	movs	r3, #3
 80074c8:	e062      	b.n	8007590 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f003 0304 	and.w	r3, r3, #4
 80074d4:	2b04      	cmp	r3, #4
 80074d6:	d149      	bne.n	800756c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074dc:	9300      	str	r3, [sp, #0]
 80074de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074e0:	2200      	movs	r2, #0
 80074e2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 f856 	bl	8007598 <UART_WaitOnFlagUntilTimeout>
 80074ec:	4603      	mov	r3, r0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d03c      	beq.n	800756c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074fa:	e853 3f00 	ldrex	r3, [r3]
 80074fe:	623b      	str	r3, [r7, #32]
   return(result);
 8007500:	6a3b      	ldr	r3, [r7, #32]
 8007502:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007506:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	461a      	mov	r2, r3
 800750e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007510:	633b      	str	r3, [r7, #48]	@ 0x30
 8007512:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007514:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007516:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007518:	e841 2300 	strex	r3, r2, [r1]
 800751c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800751e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007520:	2b00      	cmp	r3, #0
 8007522:	d1e6      	bne.n	80074f2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	3308      	adds	r3, #8
 800752a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	e853 3f00 	ldrex	r3, [r3]
 8007532:	60fb      	str	r3, [r7, #12]
   return(result);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f023 0301 	bic.w	r3, r3, #1
 800753a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	3308      	adds	r3, #8
 8007542:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007544:	61fa      	str	r2, [r7, #28]
 8007546:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007548:	69b9      	ldr	r1, [r7, #24]
 800754a:	69fa      	ldr	r2, [r7, #28]
 800754c:	e841 2300 	strex	r3, r2, [r1]
 8007550:	617b      	str	r3, [r7, #20]
   return(result);
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1e5      	bne.n	8007524 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2220      	movs	r2, #32
 800755c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007568:	2303      	movs	r3, #3
 800756a:	e011      	b.n	8007590 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2220      	movs	r2, #32
 8007570:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2220      	movs	r2, #32
 8007576:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800758e:	2300      	movs	r3, #0
}
 8007590:	4618      	mov	r0, r3
 8007592:	3758      	adds	r7, #88	@ 0x58
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	603b      	str	r3, [r7, #0]
 80075a4:	4613      	mov	r3, r2
 80075a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075a8:	e04f      	b.n	800764a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075b0:	d04b      	beq.n	800764a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075b2:	f7fa ff5f 	bl	8002474 <HAL_GetTick>
 80075b6:	4602      	mov	r2, r0
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	1ad3      	subs	r3, r2, r3
 80075bc:	69ba      	ldr	r2, [r7, #24]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d302      	bcc.n	80075c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d101      	bne.n	80075cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075c8:	2303      	movs	r3, #3
 80075ca:	e04e      	b.n	800766a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f003 0304 	and.w	r3, r3, #4
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d037      	beq.n	800764a <UART_WaitOnFlagUntilTimeout+0xb2>
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	2b80      	cmp	r3, #128	@ 0x80
 80075de:	d034      	beq.n	800764a <UART_WaitOnFlagUntilTimeout+0xb2>
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	2b40      	cmp	r3, #64	@ 0x40
 80075e4:	d031      	beq.n	800764a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	69db      	ldr	r3, [r3, #28]
 80075ec:	f003 0308 	and.w	r3, r3, #8
 80075f0:	2b08      	cmp	r3, #8
 80075f2:	d110      	bne.n	8007616 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2208      	movs	r2, #8
 80075fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f000 f8ff 	bl	8007800 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2208      	movs	r2, #8
 8007606:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e029      	b.n	800766a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	69db      	ldr	r3, [r3, #28]
 800761c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007620:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007624:	d111      	bne.n	800764a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800762e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f000 f8e5 	bl	8007800 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2220      	movs	r2, #32
 800763a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007646:	2303      	movs	r3, #3
 8007648:	e00f      	b.n	800766a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	69da      	ldr	r2, [r3, #28]
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	4013      	ands	r3, r2
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	429a      	cmp	r2, r3
 8007658:	bf0c      	ite	eq
 800765a:	2301      	moveq	r3, #1
 800765c:	2300      	movne	r3, #0
 800765e:	b2db      	uxtb	r3, r3
 8007660:	461a      	mov	r2, r3
 8007662:	79fb      	ldrb	r3, [r7, #7]
 8007664:	429a      	cmp	r2, r3
 8007666:	d0a0      	beq.n	80075aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	3710      	adds	r7, #16
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
	...

08007674 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007674:	b480      	push	{r7}
 8007676:	b097      	sub	sp, #92	@ 0x5c
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	4613      	mov	r3, r2
 8007680:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	68ba      	ldr	r2, [r7, #8]
 8007686:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	88fa      	ldrh	r2, [r7, #6]
 800768c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	88fa      	ldrh	r2, [r7, #6]
 8007694:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076a6:	d10e      	bne.n	80076c6 <UART_Start_Receive_IT+0x52>
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d105      	bne.n	80076bc <UART_Start_Receive_IT+0x48>
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80076b6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80076ba:	e02d      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	22ff      	movs	r2, #255	@ 0xff
 80076c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80076c4:	e028      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d10d      	bne.n	80076ea <UART_Start_Receive_IT+0x76>
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d104      	bne.n	80076e0 <UART_Start_Receive_IT+0x6c>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	22ff      	movs	r2, #255	@ 0xff
 80076da:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80076de:	e01b      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	227f      	movs	r2, #127	@ 0x7f
 80076e4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80076e8:	e016      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076f2:	d10d      	bne.n	8007710 <UART_Start_Receive_IT+0x9c>
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	691b      	ldr	r3, [r3, #16]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d104      	bne.n	8007706 <UART_Start_Receive_IT+0x92>
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	227f      	movs	r2, #127	@ 0x7f
 8007700:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007704:	e008      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	223f      	movs	r2, #63	@ 0x3f
 800770a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800770e:	e003      	b.n	8007718 <UART_Start_Receive_IT+0xa4>
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2200      	movs	r2, #0
 8007714:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2222      	movs	r2, #34	@ 0x22
 8007724:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	3308      	adds	r3, #8
 800772e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007730:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007732:	e853 3f00 	ldrex	r3, [r3]
 8007736:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800773a:	f043 0301 	orr.w	r3, r3, #1
 800773e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	3308      	adds	r3, #8
 8007746:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007748:	64ba      	str	r2, [r7, #72]	@ 0x48
 800774a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800774e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007750:	e841 2300 	strex	r3, r2, [r1]
 8007754:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007756:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1e5      	bne.n	8007728 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007764:	d107      	bne.n	8007776 <UART_Start_Receive_IT+0x102>
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d103      	bne.n	8007776 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	4a21      	ldr	r2, [pc, #132]	@ (80077f8 <UART_Start_Receive_IT+0x184>)
 8007772:	669a      	str	r2, [r3, #104]	@ 0x68
 8007774:	e002      	b.n	800777c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	4a20      	ldr	r2, [pc, #128]	@ (80077fc <UART_Start_Receive_IT+0x188>)
 800777a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d019      	beq.n	80077b8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800778a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800778c:	e853 3f00 	ldrex	r3, [r3]
 8007790:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007794:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007798:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	461a      	mov	r2, r3
 80077a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80077a4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80077a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80077aa:	e841 2300 	strex	r3, r2, [r1]
 80077ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80077b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d1e6      	bne.n	8007784 <UART_Start_Receive_IT+0x110>
 80077b6:	e018      	b.n	80077ea <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	e853 3f00 	ldrex	r3, [r3]
 80077c4:	613b      	str	r3, [r7, #16]
   return(result);
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	f043 0320 	orr.w	r3, r3, #32
 80077cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	461a      	mov	r2, r3
 80077d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077d6:	623b      	str	r3, [r7, #32]
 80077d8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077da:	69f9      	ldr	r1, [r7, #28]
 80077dc:	6a3a      	ldr	r2, [r7, #32]
 80077de:	e841 2300 	strex	r3, r2, [r1]
 80077e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80077e4:	69bb      	ldr	r3, [r7, #24]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d1e6      	bne.n	80077b8 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80077ea:	2300      	movs	r3, #0
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	375c      	adds	r7, #92	@ 0x5c
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr
 80077f8:	08007af1 	.word	0x08007af1
 80077fc:	08007939 	.word	0x08007939

08007800 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007800:	b480      	push	{r7}
 8007802:	b095      	sub	sp, #84	@ 0x54
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007810:	e853 3f00 	ldrex	r3, [r3]
 8007814:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007818:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800781c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	461a      	mov	r2, r3
 8007824:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007826:	643b      	str	r3, [r7, #64]	@ 0x40
 8007828:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800782c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800782e:	e841 2300 	strex	r3, r2, [r1]
 8007832:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1e6      	bne.n	8007808 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	3308      	adds	r3, #8
 8007840:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007842:	6a3b      	ldr	r3, [r7, #32]
 8007844:	e853 3f00 	ldrex	r3, [r3]
 8007848:	61fb      	str	r3, [r7, #28]
   return(result);
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	f023 0301 	bic.w	r3, r3, #1
 8007850:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	3308      	adds	r3, #8
 8007858:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800785a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800785c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800785e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007860:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007862:	e841 2300 	strex	r3, r2, [r1]
 8007866:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800786a:	2b00      	cmp	r3, #0
 800786c:	d1e5      	bne.n	800783a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007872:	2b01      	cmp	r3, #1
 8007874:	d118      	bne.n	80078a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	e853 3f00 	ldrex	r3, [r3]
 8007882:	60bb      	str	r3, [r7, #8]
   return(result);
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	f023 0310 	bic.w	r3, r3, #16
 800788a:	647b      	str	r3, [r7, #68]	@ 0x44
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	461a      	mov	r2, r3
 8007892:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007894:	61bb      	str	r3, [r7, #24]
 8007896:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007898:	6979      	ldr	r1, [r7, #20]
 800789a:	69ba      	ldr	r2, [r7, #24]
 800789c:	e841 2300 	strex	r3, r2, [r1]
 80078a0:	613b      	str	r3, [r7, #16]
   return(result);
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1e6      	bne.n	8007876 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2220      	movs	r2, #32
 80078ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80078bc:	bf00      	nop
 80078be:	3754      	adds	r7, #84	@ 0x54
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr

080078c8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078d4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078d6:	68f8      	ldr	r0, [r7, #12]
 80078d8:	f7ff fa46 	bl	8006d68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078dc:	bf00      	nop
 80078de:	3710      	adds	r7, #16
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b088      	sub	sp, #32
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	e853 3f00 	ldrex	r3, [r3]
 80078f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007900:	61fb      	str	r3, [r7, #28]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	461a      	mov	r2, r3
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	61bb      	str	r3, [r7, #24]
 800790c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790e:	6979      	ldr	r1, [r7, #20]
 8007910:	69ba      	ldr	r2, [r7, #24]
 8007912:	e841 2300 	strex	r3, r2, [r1]
 8007916:	613b      	str	r3, [r7, #16]
   return(result);
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1e6      	bne.n	80078ec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2220      	movs	r2, #32
 8007922:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f7ff fa12 	bl	8006d54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007930:	bf00      	nop
 8007932:	3720      	adds	r7, #32
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}

08007938 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b09c      	sub	sp, #112	@ 0x70
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007946:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007950:	2b22      	cmp	r3, #34	@ 0x22
 8007952:	f040 80be 	bne.w	8007ad2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800795c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007960:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007964:	b2d9      	uxtb	r1, r3
 8007966:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800796a:	b2da      	uxtb	r2, r3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007970:	400a      	ands	r2, r1
 8007972:	b2d2      	uxtb	r2, r2
 8007974:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800797a:	1c5a      	adds	r2, r3, #1
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007986:	b29b      	uxth	r3, r3
 8007988:	3b01      	subs	r3, #1
 800798a:	b29a      	uxth	r2, r3
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007998:	b29b      	uxth	r3, r3
 800799a:	2b00      	cmp	r3, #0
 800799c:	f040 80a1 	bne.w	8007ae2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079a8:	e853 3f00 	ldrex	r3, [r3]
 80079ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80079ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	461a      	mov	r2, r3
 80079bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079c6:	e841 2300 	strex	r3, r2, [r1]
 80079ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80079cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d1e6      	bne.n	80079a0 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	3308      	adds	r3, #8
 80079d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079dc:	e853 3f00 	ldrex	r3, [r3]
 80079e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079e4:	f023 0301 	bic.w	r3, r3, #1
 80079e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	3308      	adds	r3, #8
 80079f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80079f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80079f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079fa:	e841 2300 	strex	r3, r2, [r1]
 80079fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1e5      	bne.n	80079d2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2220      	movs	r2, #32
 8007a0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2200      	movs	r2, #0
 8007a18:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a33      	ldr	r2, [pc, #204]	@ (8007aec <UART_RxISR_8BIT+0x1b4>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d01f      	beq.n	8007a64 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d018      	beq.n	8007a64 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a3a:	e853 3f00 	ldrex	r3, [r3]
 8007a3e:	623b      	str	r3, [r7, #32]
   return(result);
 8007a40:	6a3b      	ldr	r3, [r7, #32]
 8007a42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007a46:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a50:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a52:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a58:	e841 2300 	strex	r3, r2, [r1]
 8007a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d1e6      	bne.n	8007a32 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d12e      	bne.n	8007aca <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	e853 3f00 	ldrex	r3, [r3]
 8007a7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f023 0310 	bic.w	r3, r3, #16
 8007a86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	461a      	mov	r2, r3
 8007a8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a90:	61fb      	str	r3, [r7, #28]
 8007a92:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a94:	69b9      	ldr	r1, [r7, #24]
 8007a96:	69fa      	ldr	r2, [r7, #28]
 8007a98:	e841 2300 	strex	r3, r2, [r1]
 8007a9c:	617b      	str	r3, [r7, #20]
   return(result);
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d1e6      	bne.n	8007a72 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	69db      	ldr	r3, [r3, #28]
 8007aaa:	f003 0310 	and.w	r3, r3, #16
 8007aae:	2b10      	cmp	r3, #16
 8007ab0:	d103      	bne.n	8007aba <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2210      	movs	r2, #16
 8007ab8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007ac0:	4619      	mov	r1, r3
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f7ff f95a 	bl	8006d7c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007ac8:	e00b      	b.n	8007ae2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f7fa f8a8 	bl	8001c20 <HAL_UART_RxCpltCallback>
}
 8007ad0:	e007      	b.n	8007ae2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	699a      	ldr	r2, [r3, #24]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f042 0208 	orr.w	r2, r2, #8
 8007ae0:	619a      	str	r2, [r3, #24]
}
 8007ae2:	bf00      	nop
 8007ae4:	3770      	adds	r7, #112	@ 0x70
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	40008000 	.word	0x40008000

08007af0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b09c      	sub	sp, #112	@ 0x70
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007afe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b08:	2b22      	cmp	r3, #34	@ 0x22
 8007b0a:	f040 80be 	bne.w	8007c8a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b14:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b1c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007b1e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007b22:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007b26:	4013      	ands	r3, r2
 8007b28:	b29a      	uxth	r2, r3
 8007b2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007b2c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b32:	1c9a      	adds	r2, r3, #2
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	3b01      	subs	r3, #1
 8007b42:	b29a      	uxth	r2, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f040 80a1 	bne.w	8007c9a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b60:	e853 3f00 	ldrex	r3, [r3]
 8007b64:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007b66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b6c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	461a      	mov	r2, r3
 8007b74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b76:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b78:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007b7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007b7e:	e841 2300 	strex	r3, r2, [r1]
 8007b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007b84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d1e6      	bne.n	8007b58 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	3308      	adds	r3, #8
 8007b90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b94:	e853 3f00 	ldrex	r3, [r3]
 8007b98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b9c:	f023 0301 	bic.w	r3, r3, #1
 8007ba0:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	3308      	adds	r3, #8
 8007ba8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007baa:	643a      	str	r2, [r7, #64]	@ 0x40
 8007bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007bb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007bb2:	e841 2300 	strex	r3, r2, [r1]
 8007bb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d1e5      	bne.n	8007b8a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2220      	movs	r2, #32
 8007bc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a33      	ldr	r2, [pc, #204]	@ (8007ca4 <UART_RxISR_16BIT+0x1b4>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d01f      	beq.n	8007c1c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d018      	beq.n	8007c1c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf0:	6a3b      	ldr	r3, [r7, #32]
 8007bf2:	e853 3f00 	ldrex	r3, [r3]
 8007bf6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bf8:	69fb      	ldr	r3, [r7, #28]
 8007bfa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007bfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	461a      	mov	r2, r3
 8007c06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c0a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c10:	e841 2300 	strex	r3, r2, [r1]
 8007c14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d1e6      	bne.n	8007bea <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d12e      	bne.n	8007c82 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	e853 3f00 	ldrex	r3, [r3]
 8007c36:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	f023 0310 	bic.w	r3, r3, #16
 8007c3e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	461a      	mov	r2, r3
 8007c46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c48:	61bb      	str	r3, [r7, #24]
 8007c4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4c:	6979      	ldr	r1, [r7, #20]
 8007c4e:	69ba      	ldr	r2, [r7, #24]
 8007c50:	e841 2300 	strex	r3, r2, [r1]
 8007c54:	613b      	str	r3, [r7, #16]
   return(result);
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d1e6      	bne.n	8007c2a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	69db      	ldr	r3, [r3, #28]
 8007c62:	f003 0310 	and.w	r3, r3, #16
 8007c66:	2b10      	cmp	r3, #16
 8007c68:	d103      	bne.n	8007c72 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	2210      	movs	r2, #16
 8007c70:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007c78:	4619      	mov	r1, r3
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f7ff f87e 	bl	8006d7c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c80:	e00b      	b.n	8007c9a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f7f9 ffcc 	bl	8001c20 <HAL_UART_RxCpltCallback>
}
 8007c88:	e007      	b.n	8007c9a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	699a      	ldr	r2, [r3, #24]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f042 0208 	orr.w	r2, r2, #8
 8007c98:	619a      	str	r2, [r3, #24]
}
 8007c9a:	bf00      	nop
 8007c9c:	3770      	adds	r7, #112	@ 0x70
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	40008000 	.word	0x40008000

08007ca8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007cb0:	bf00      	nop
 8007cb2:	370c      	adds	r7, #12
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr

08007cbc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007cbc:	b084      	sub	sp, #16
 8007cbe:	b580      	push	{r7, lr}
 8007cc0:	b084      	sub	sp, #16
 8007cc2:	af00      	add	r7, sp, #0
 8007cc4:	6078      	str	r0, [r7, #4]
 8007cc6:	f107 001c 	add.w	r0, r7, #28
 8007cca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fa68 	bl	80081b0 <USB_CoreReset>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8007ce4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d106      	bne.n	8007cfa <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	639a      	str	r2, [r3, #56]	@ 0x38
 8007cf8:	e005      	b.n	8007d06 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cfe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8007d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3710      	adds	r7, #16
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d12:	b004      	add	sp, #16
 8007d14:	4770      	bx	lr

08007d16 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d16:	b480      	push	{r7}
 8007d18:	b083      	sub	sp, #12
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	f023 0201 	bic.w	r2, r3, #1
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d2a:	2300      	movs	r3, #0
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr

08007d38 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	460b      	mov	r3, r1
 8007d42:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007d44:	2300      	movs	r3, #0
 8007d46:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	68db      	ldr	r3, [r3, #12]
 8007d4c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007d54:	78fb      	ldrb	r3, [r7, #3]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d115      	bne.n	8007d86 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007d66:	200a      	movs	r0, #10
 8007d68:	f7fa fb90 	bl	800248c <HAL_Delay>
      ms += 10U;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	330a      	adds	r3, #10
 8007d70:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 fa0e 	bl	8008194 <USB_GetMode>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d01e      	beq.n	8007dbc <USB_SetCurrentMode+0x84>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d82:	d9f0      	bls.n	8007d66 <USB_SetCurrentMode+0x2e>
 8007d84:	e01a      	b.n	8007dbc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d86:	78fb      	ldrb	r3, [r7, #3]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d115      	bne.n	8007db8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	68db      	ldr	r3, [r3, #12]
 8007d90:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007d98:	200a      	movs	r0, #10
 8007d9a:	f7fa fb77 	bl	800248c <HAL_Delay>
      ms += 10U;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	330a      	adds	r3, #10
 8007da2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f000 f9f5 	bl	8008194 <USB_GetMode>
 8007daa:	4603      	mov	r3, r0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d005      	beq.n	8007dbc <USB_SetCurrentMode+0x84>
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2bc7      	cmp	r3, #199	@ 0xc7
 8007db4:	d9f0      	bls.n	8007d98 <USB_SetCurrentMode+0x60>
 8007db6:	e001      	b.n	8007dbc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e005      	b.n	8007dc8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2bc8      	cmp	r3, #200	@ 0xc8
 8007dc0:	d101      	bne.n	8007dc6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e000      	b.n	8007dc8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007dc6:	2300      	movs	r3, #0
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3710      	adds	r7, #16
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}

08007dd0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007dd0:	b084      	sub	sp, #16
 8007dd2:	b580      	push	{r7, lr}
 8007dd4:	b086      	sub	sp, #24
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
 8007dda:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007dde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007de2:	2300      	movs	r3, #0
 8007de4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007dea:	2300      	movs	r3, #0
 8007dec:	613b      	str	r3, [r7, #16]
 8007dee:	e009      	b.n	8007e04 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	3340      	adds	r3, #64	@ 0x40
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	4413      	add	r3, r2
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	3301      	adds	r3, #1
 8007e02:	613b      	str	r3, [r7, #16]
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	2b0e      	cmp	r3, #14
 8007e08:	d9f2      	bls.n	8007df0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007e0a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d11c      	bne.n	8007e4c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	68fa      	ldr	r2, [r7, #12]
 8007e1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e20:	f043 0302 	orr.w	r3, r3, #2
 8007e24:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e2a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	601a      	str	r2, [r3, #0]
 8007e4a:	e005      	b.n	8007e58 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e50:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e5e:	461a      	mov	r2, r3
 8007e60:	2300      	movs	r3, #0
 8007e62:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007e64:	2103      	movs	r1, #3
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f000 f95a 	bl	8008120 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007e6c:	2110      	movs	r1, #16
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 f8f6 	bl	8008060 <USB_FlushTxFifo>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d001      	beq.n	8007e7e <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f000 f920 	bl	80080c4 <USB_FlushRxFifo>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d001      	beq.n	8007e8e <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e94:	461a      	mov	r2, r3
 8007e96:	2300      	movs	r3, #0
 8007e98:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ea0:	461a      	mov	r2, r3
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007eac:	461a      	mov	r2, r3
 8007eae:	2300      	movs	r3, #0
 8007eb0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	613b      	str	r3, [r7, #16]
 8007eb6:	e043      	b.n	8007f40 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	015a      	lsls	r2, r3, #5
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	4413      	add	r3, r2
 8007ec0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007eca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ece:	d118      	bne.n	8007f02 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d10a      	bne.n	8007eec <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	015a      	lsls	r2, r3, #5
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	4413      	add	r3, r2
 8007ede:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007ee8:	6013      	str	r3, [r2, #0]
 8007eea:	e013      	b.n	8007f14 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	015a      	lsls	r2, r3, #5
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	4413      	add	r3, r2
 8007ef4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ef8:	461a      	mov	r2, r3
 8007efa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007efe:	6013      	str	r3, [r2, #0]
 8007f00:	e008      	b.n	8007f14 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	015a      	lsls	r2, r3, #5
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	4413      	add	r3, r2
 8007f0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f0e:	461a      	mov	r2, r3
 8007f10:	2300      	movs	r3, #0
 8007f12:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	015a      	lsls	r2, r3, #5
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f20:	461a      	mov	r2, r3
 8007f22:	2300      	movs	r3, #0
 8007f24:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	015a      	lsls	r2, r3, #5
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	4413      	add	r3, r2
 8007f2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f32:	461a      	mov	r2, r3
 8007f34:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007f38:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	613b      	str	r3, [r7, #16]
 8007f40:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007f44:	461a      	mov	r2, r3
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d3b5      	bcc.n	8007eb8 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	613b      	str	r3, [r7, #16]
 8007f50:	e043      	b.n	8007fda <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	015a      	lsls	r2, r3, #5
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	4413      	add	r3, r2
 8007f5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f68:	d118      	bne.n	8007f9c <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d10a      	bne.n	8007f86 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	015a      	lsls	r2, r3, #5
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	4413      	add	r3, r2
 8007f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007f82:	6013      	str	r3, [r2, #0]
 8007f84:	e013      	b.n	8007fae <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	015a      	lsls	r2, r3, #5
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	4413      	add	r3, r2
 8007f8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f92:	461a      	mov	r2, r3
 8007f94:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007f98:	6013      	str	r3, [r2, #0]
 8007f9a:	e008      	b.n	8007fae <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	015a      	lsls	r2, r3, #5
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fa8:	461a      	mov	r2, r3
 8007faa:	2300      	movs	r3, #0
 8007fac:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	015a      	lsls	r2, r3, #5
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fba:	461a      	mov	r2, r3
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	015a      	lsls	r2, r3, #5
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	4413      	add	r3, r2
 8007fc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fcc:	461a      	mov	r2, r3
 8007fce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007fd2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	613b      	str	r3, [r7, #16]
 8007fda:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007fde:	461a      	mov	r2, r3
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d3b5      	bcc.n	8007f52 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	68fa      	ldr	r2, [r7, #12]
 8007ff0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ff4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ff8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008006:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	699b      	ldr	r3, [r3, #24]
 800800c:	f043 0210 	orr.w	r2, r3, #16
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	699a      	ldr	r2, [r3, #24]
 8008018:	4b10      	ldr	r3, [pc, #64]	@ (800805c <USB_DevInit+0x28c>)
 800801a:	4313      	orrs	r3, r2
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008020:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008024:	2b00      	cmp	r3, #0
 8008026:	d005      	beq.n	8008034 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	699b      	ldr	r3, [r3, #24]
 800802c:	f043 0208 	orr.w	r2, r3, #8
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008034:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008038:	2b01      	cmp	r3, #1
 800803a:	d107      	bne.n	800804c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	699b      	ldr	r3, [r3, #24]
 8008040:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008044:	f043 0304 	orr.w	r3, r3, #4
 8008048:	687a      	ldr	r2, [r7, #4]
 800804a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800804c:	7dfb      	ldrb	r3, [r7, #23]
}
 800804e:	4618      	mov	r0, r3
 8008050:	3718      	adds	r7, #24
 8008052:	46bd      	mov	sp, r7
 8008054:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008058:	b004      	add	sp, #16
 800805a:	4770      	bx	lr
 800805c:	803c3800 	.word	0x803c3800

08008060 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008060:	b480      	push	{r7}
 8008062:	b085      	sub	sp, #20
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800806a:	2300      	movs	r3, #0
 800806c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	3301      	adds	r3, #1
 8008072:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800807a:	d901      	bls.n	8008080 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800807c:	2303      	movs	r3, #3
 800807e:	e01b      	b.n	80080b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	691b      	ldr	r3, [r3, #16]
 8008084:	2b00      	cmp	r3, #0
 8008086:	daf2      	bge.n	800806e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008088:	2300      	movs	r3, #0
 800808a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	019b      	lsls	r3, r3, #6
 8008090:	f043 0220 	orr.w	r2, r3, #32
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	3301      	adds	r3, #1
 800809c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080a4:	d901      	bls.n	80080aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80080a6:	2303      	movs	r3, #3
 80080a8:	e006      	b.n	80080b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	691b      	ldr	r3, [r3, #16]
 80080ae:	f003 0320 	and.w	r3, r3, #32
 80080b2:	2b20      	cmp	r3, #32
 80080b4:	d0f0      	beq.n	8008098 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80080b6:	2300      	movs	r3, #0
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3714      	adds	r7, #20
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b085      	sub	sp, #20
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080cc:	2300      	movs	r3, #0
 80080ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	3301      	adds	r3, #1
 80080d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080dc:	d901      	bls.n	80080e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e018      	b.n	8008114 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	daf2      	bge.n	80080d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80080ea:	2300      	movs	r3, #0
 80080ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2210      	movs	r2, #16
 80080f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	3301      	adds	r3, #1
 80080f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008100:	d901      	bls.n	8008106 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008102:	2303      	movs	r3, #3
 8008104:	e006      	b.n	8008114 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	691b      	ldr	r3, [r3, #16]
 800810a:	f003 0310 	and.w	r3, r3, #16
 800810e:	2b10      	cmp	r3, #16
 8008110:	d0f0      	beq.n	80080f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008112:	2300      	movs	r3, #0
}
 8008114:	4618      	mov	r0, r3
 8008116:	3714      	adds	r7, #20
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008120:	b480      	push	{r7}
 8008122:	b085      	sub	sp, #20
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
 8008128:	460b      	mov	r3, r1
 800812a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	78fb      	ldrb	r3, [r7, #3]
 800813a:	68f9      	ldr	r1, [r7, #12]
 800813c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008140:	4313      	orrs	r3, r2
 8008142:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008144:	2300      	movs	r3, #0
}
 8008146:	4618      	mov	r0, r3
 8008148:	3714      	adds	r7, #20
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr

08008152 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008152:	b480      	push	{r7}
 8008154:	b085      	sub	sp, #20
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800816c:	f023 0303 	bic.w	r3, r3, #3
 8008170:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	68fa      	ldr	r2, [r7, #12]
 800817c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008180:	f043 0302 	orr.w	r3, r3, #2
 8008184:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008186:	2300      	movs	r3, #0
}
 8008188:	4618      	mov	r0, r3
 800818a:	3714      	adds	r7, #20
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr

08008194 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	695b      	ldr	r3, [r3, #20]
 80081a0:	f003 0301 	and.w	r3, r3, #1
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	370c      	adds	r7, #12
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr

080081b0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b085      	sub	sp, #20
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80081b8:	2300      	movs	r3, #0
 80081ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	3301      	adds	r3, #1
 80081c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081c8:	d901      	bls.n	80081ce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80081ca:	2303      	movs	r3, #3
 80081cc:	e022      	b.n	8008214 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	691b      	ldr	r3, [r3, #16]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	daf2      	bge.n	80081bc <USB_CoreReset+0xc>

  count = 10U;
 80081d6:	230a      	movs	r3, #10
 80081d8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80081da:	e002      	b.n	80081e2 <USB_CoreReset+0x32>
  {
    count--;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	3b01      	subs	r3, #1
 80081e0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d1f9      	bne.n	80081dc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	691b      	ldr	r3, [r3, #16]
 80081ec:	f043 0201 	orr.w	r2, r3, #1
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	3301      	adds	r3, #1
 80081f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008200:	d901      	bls.n	8008206 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008202:	2303      	movs	r3, #3
 8008204:	e006      	b.n	8008214 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	691b      	ldr	r3, [r3, #16]
 800820a:	f003 0301 	and.w	r3, r3, #1
 800820e:	2b01      	cmp	r3, #1
 8008210:	d0f0      	beq.n	80081f4 <USB_CoreReset+0x44>

  return HAL_OK;
 8008212:	2300      	movs	r3, #0
}
 8008214:	4618      	mov	r0, r3
 8008216:	3714      	adds	r7, #20
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr

08008220 <atof>:
 8008220:	2100      	movs	r1, #0
 8008222:	f000 be05 	b.w	8008e30 <strtod>

08008226 <sulp>:
 8008226:	b570      	push	{r4, r5, r6, lr}
 8008228:	4604      	mov	r4, r0
 800822a:	460d      	mov	r5, r1
 800822c:	ec45 4b10 	vmov	d0, r4, r5
 8008230:	4616      	mov	r6, r2
 8008232:	f003 fa41 	bl	800b6b8 <__ulp>
 8008236:	ec51 0b10 	vmov	r0, r1, d0
 800823a:	b17e      	cbz	r6, 800825c <sulp+0x36>
 800823c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008240:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008244:	2b00      	cmp	r3, #0
 8008246:	dd09      	ble.n	800825c <sulp+0x36>
 8008248:	051b      	lsls	r3, r3, #20
 800824a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800824e:	2400      	movs	r4, #0
 8008250:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008254:	4622      	mov	r2, r4
 8008256:	462b      	mov	r3, r5
 8008258:	f7f8 f9de 	bl	8000618 <__aeabi_dmul>
 800825c:	ec41 0b10 	vmov	d0, r0, r1
 8008260:	bd70      	pop	{r4, r5, r6, pc}
 8008262:	0000      	movs	r0, r0
 8008264:	0000      	movs	r0, r0
	...

08008268 <_strtod_l>:
 8008268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800826c:	b09f      	sub	sp, #124	@ 0x7c
 800826e:	460c      	mov	r4, r1
 8008270:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008272:	2200      	movs	r2, #0
 8008274:	921a      	str	r2, [sp, #104]	@ 0x68
 8008276:	9005      	str	r0, [sp, #20]
 8008278:	f04f 0a00 	mov.w	sl, #0
 800827c:	f04f 0b00 	mov.w	fp, #0
 8008280:	460a      	mov	r2, r1
 8008282:	9219      	str	r2, [sp, #100]	@ 0x64
 8008284:	7811      	ldrb	r1, [r2, #0]
 8008286:	292b      	cmp	r1, #43	@ 0x2b
 8008288:	d04a      	beq.n	8008320 <_strtod_l+0xb8>
 800828a:	d838      	bhi.n	80082fe <_strtod_l+0x96>
 800828c:	290d      	cmp	r1, #13
 800828e:	d832      	bhi.n	80082f6 <_strtod_l+0x8e>
 8008290:	2908      	cmp	r1, #8
 8008292:	d832      	bhi.n	80082fa <_strtod_l+0x92>
 8008294:	2900      	cmp	r1, #0
 8008296:	d03b      	beq.n	8008310 <_strtod_l+0xa8>
 8008298:	2200      	movs	r2, #0
 800829a:	920e      	str	r2, [sp, #56]	@ 0x38
 800829c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800829e:	782a      	ldrb	r2, [r5, #0]
 80082a0:	2a30      	cmp	r2, #48	@ 0x30
 80082a2:	f040 80b2 	bne.w	800840a <_strtod_l+0x1a2>
 80082a6:	786a      	ldrb	r2, [r5, #1]
 80082a8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80082ac:	2a58      	cmp	r2, #88	@ 0x58
 80082ae:	d16e      	bne.n	800838e <_strtod_l+0x126>
 80082b0:	9302      	str	r3, [sp, #8]
 80082b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082b4:	9301      	str	r3, [sp, #4]
 80082b6:	ab1a      	add	r3, sp, #104	@ 0x68
 80082b8:	9300      	str	r3, [sp, #0]
 80082ba:	4a8f      	ldr	r2, [pc, #572]	@ (80084f8 <_strtod_l+0x290>)
 80082bc:	9805      	ldr	r0, [sp, #20]
 80082be:	ab1b      	add	r3, sp, #108	@ 0x6c
 80082c0:	a919      	add	r1, sp, #100	@ 0x64
 80082c2:	f002 faf3 	bl	800a8ac <__gethex>
 80082c6:	f010 060f 	ands.w	r6, r0, #15
 80082ca:	4604      	mov	r4, r0
 80082cc:	d005      	beq.n	80082da <_strtod_l+0x72>
 80082ce:	2e06      	cmp	r6, #6
 80082d0:	d128      	bne.n	8008324 <_strtod_l+0xbc>
 80082d2:	3501      	adds	r5, #1
 80082d4:	2300      	movs	r3, #0
 80082d6:	9519      	str	r5, [sp, #100]	@ 0x64
 80082d8:	930e      	str	r3, [sp, #56]	@ 0x38
 80082da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80082dc:	2b00      	cmp	r3, #0
 80082de:	f040 858e 	bne.w	8008dfe <_strtod_l+0xb96>
 80082e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082e4:	b1cb      	cbz	r3, 800831a <_strtod_l+0xb2>
 80082e6:	4652      	mov	r2, sl
 80082e8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80082ec:	ec43 2b10 	vmov	d0, r2, r3
 80082f0:	b01f      	add	sp, #124	@ 0x7c
 80082f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082f6:	2920      	cmp	r1, #32
 80082f8:	d1ce      	bne.n	8008298 <_strtod_l+0x30>
 80082fa:	3201      	adds	r2, #1
 80082fc:	e7c1      	b.n	8008282 <_strtod_l+0x1a>
 80082fe:	292d      	cmp	r1, #45	@ 0x2d
 8008300:	d1ca      	bne.n	8008298 <_strtod_l+0x30>
 8008302:	2101      	movs	r1, #1
 8008304:	910e      	str	r1, [sp, #56]	@ 0x38
 8008306:	1c51      	adds	r1, r2, #1
 8008308:	9119      	str	r1, [sp, #100]	@ 0x64
 800830a:	7852      	ldrb	r2, [r2, #1]
 800830c:	2a00      	cmp	r2, #0
 800830e:	d1c5      	bne.n	800829c <_strtod_l+0x34>
 8008310:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008312:	9419      	str	r4, [sp, #100]	@ 0x64
 8008314:	2b00      	cmp	r3, #0
 8008316:	f040 8570 	bne.w	8008dfa <_strtod_l+0xb92>
 800831a:	4652      	mov	r2, sl
 800831c:	465b      	mov	r3, fp
 800831e:	e7e5      	b.n	80082ec <_strtod_l+0x84>
 8008320:	2100      	movs	r1, #0
 8008322:	e7ef      	b.n	8008304 <_strtod_l+0x9c>
 8008324:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008326:	b13a      	cbz	r2, 8008338 <_strtod_l+0xd0>
 8008328:	2135      	movs	r1, #53	@ 0x35
 800832a:	a81c      	add	r0, sp, #112	@ 0x70
 800832c:	f003 fabe 	bl	800b8ac <__copybits>
 8008330:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008332:	9805      	ldr	r0, [sp, #20]
 8008334:	f002 fe94 	bl	800b060 <_Bfree>
 8008338:	3e01      	subs	r6, #1
 800833a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800833c:	2e04      	cmp	r6, #4
 800833e:	d806      	bhi.n	800834e <_strtod_l+0xe6>
 8008340:	e8df f006 	tbb	[pc, r6]
 8008344:	201d0314 	.word	0x201d0314
 8008348:	14          	.byte	0x14
 8008349:	00          	.byte	0x00
 800834a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800834e:	05e1      	lsls	r1, r4, #23
 8008350:	bf48      	it	mi
 8008352:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008356:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800835a:	0d1b      	lsrs	r3, r3, #20
 800835c:	051b      	lsls	r3, r3, #20
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1bb      	bne.n	80082da <_strtod_l+0x72>
 8008362:	f001 fb53 	bl	8009a0c <__errno>
 8008366:	2322      	movs	r3, #34	@ 0x22
 8008368:	6003      	str	r3, [r0, #0]
 800836a:	e7b6      	b.n	80082da <_strtod_l+0x72>
 800836c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008370:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008374:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008378:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800837c:	e7e7      	b.n	800834e <_strtod_l+0xe6>
 800837e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008500 <_strtod_l+0x298>
 8008382:	e7e4      	b.n	800834e <_strtod_l+0xe6>
 8008384:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008388:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800838c:	e7df      	b.n	800834e <_strtod_l+0xe6>
 800838e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008390:	1c5a      	adds	r2, r3, #1
 8008392:	9219      	str	r2, [sp, #100]	@ 0x64
 8008394:	785b      	ldrb	r3, [r3, #1]
 8008396:	2b30      	cmp	r3, #48	@ 0x30
 8008398:	d0f9      	beq.n	800838e <_strtod_l+0x126>
 800839a:	2b00      	cmp	r3, #0
 800839c:	d09d      	beq.n	80082da <_strtod_l+0x72>
 800839e:	2301      	movs	r3, #1
 80083a0:	2700      	movs	r7, #0
 80083a2:	9308      	str	r3, [sp, #32]
 80083a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083a6:	930c      	str	r3, [sp, #48]	@ 0x30
 80083a8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80083aa:	46b9      	mov	r9, r7
 80083ac:	220a      	movs	r2, #10
 80083ae:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80083b0:	7805      	ldrb	r5, [r0, #0]
 80083b2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80083b6:	b2d9      	uxtb	r1, r3
 80083b8:	2909      	cmp	r1, #9
 80083ba:	d928      	bls.n	800840e <_strtod_l+0x1a6>
 80083bc:	494f      	ldr	r1, [pc, #316]	@ (80084fc <_strtod_l+0x294>)
 80083be:	2201      	movs	r2, #1
 80083c0:	f001 fac7 	bl	8009952 <strncmp>
 80083c4:	2800      	cmp	r0, #0
 80083c6:	d032      	beq.n	800842e <_strtod_l+0x1c6>
 80083c8:	2000      	movs	r0, #0
 80083ca:	462a      	mov	r2, r5
 80083cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80083ce:	464d      	mov	r5, r9
 80083d0:	4603      	mov	r3, r0
 80083d2:	2a65      	cmp	r2, #101	@ 0x65
 80083d4:	d001      	beq.n	80083da <_strtod_l+0x172>
 80083d6:	2a45      	cmp	r2, #69	@ 0x45
 80083d8:	d114      	bne.n	8008404 <_strtod_l+0x19c>
 80083da:	b91d      	cbnz	r5, 80083e4 <_strtod_l+0x17c>
 80083dc:	9a08      	ldr	r2, [sp, #32]
 80083de:	4302      	orrs	r2, r0
 80083e0:	d096      	beq.n	8008310 <_strtod_l+0xa8>
 80083e2:	2500      	movs	r5, #0
 80083e4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80083e6:	1c62      	adds	r2, r4, #1
 80083e8:	9219      	str	r2, [sp, #100]	@ 0x64
 80083ea:	7862      	ldrb	r2, [r4, #1]
 80083ec:	2a2b      	cmp	r2, #43	@ 0x2b
 80083ee:	d07a      	beq.n	80084e6 <_strtod_l+0x27e>
 80083f0:	2a2d      	cmp	r2, #45	@ 0x2d
 80083f2:	d07e      	beq.n	80084f2 <_strtod_l+0x28a>
 80083f4:	f04f 0c00 	mov.w	ip, #0
 80083f8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80083fc:	2909      	cmp	r1, #9
 80083fe:	f240 8085 	bls.w	800850c <_strtod_l+0x2a4>
 8008402:	9419      	str	r4, [sp, #100]	@ 0x64
 8008404:	f04f 0800 	mov.w	r8, #0
 8008408:	e0a5      	b.n	8008556 <_strtod_l+0x2ee>
 800840a:	2300      	movs	r3, #0
 800840c:	e7c8      	b.n	80083a0 <_strtod_l+0x138>
 800840e:	f1b9 0f08 	cmp.w	r9, #8
 8008412:	bfd8      	it	le
 8008414:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008416:	f100 0001 	add.w	r0, r0, #1
 800841a:	bfda      	itte	le
 800841c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008420:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008422:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008426:	f109 0901 	add.w	r9, r9, #1
 800842a:	9019      	str	r0, [sp, #100]	@ 0x64
 800842c:	e7bf      	b.n	80083ae <_strtod_l+0x146>
 800842e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008430:	1c5a      	adds	r2, r3, #1
 8008432:	9219      	str	r2, [sp, #100]	@ 0x64
 8008434:	785a      	ldrb	r2, [r3, #1]
 8008436:	f1b9 0f00 	cmp.w	r9, #0
 800843a:	d03b      	beq.n	80084b4 <_strtod_l+0x24c>
 800843c:	900a      	str	r0, [sp, #40]	@ 0x28
 800843e:	464d      	mov	r5, r9
 8008440:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008444:	2b09      	cmp	r3, #9
 8008446:	d912      	bls.n	800846e <_strtod_l+0x206>
 8008448:	2301      	movs	r3, #1
 800844a:	e7c2      	b.n	80083d2 <_strtod_l+0x16a>
 800844c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800844e:	1c5a      	adds	r2, r3, #1
 8008450:	9219      	str	r2, [sp, #100]	@ 0x64
 8008452:	785a      	ldrb	r2, [r3, #1]
 8008454:	3001      	adds	r0, #1
 8008456:	2a30      	cmp	r2, #48	@ 0x30
 8008458:	d0f8      	beq.n	800844c <_strtod_l+0x1e4>
 800845a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800845e:	2b08      	cmp	r3, #8
 8008460:	f200 84d2 	bhi.w	8008e08 <_strtod_l+0xba0>
 8008464:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008466:	900a      	str	r0, [sp, #40]	@ 0x28
 8008468:	2000      	movs	r0, #0
 800846a:	930c      	str	r3, [sp, #48]	@ 0x30
 800846c:	4605      	mov	r5, r0
 800846e:	3a30      	subs	r2, #48	@ 0x30
 8008470:	f100 0301 	add.w	r3, r0, #1
 8008474:	d018      	beq.n	80084a8 <_strtod_l+0x240>
 8008476:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008478:	4419      	add	r1, r3
 800847a:	910a      	str	r1, [sp, #40]	@ 0x28
 800847c:	462e      	mov	r6, r5
 800847e:	f04f 0e0a 	mov.w	lr, #10
 8008482:	1c71      	adds	r1, r6, #1
 8008484:	eba1 0c05 	sub.w	ip, r1, r5
 8008488:	4563      	cmp	r3, ip
 800848a:	dc15      	bgt.n	80084b8 <_strtod_l+0x250>
 800848c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008490:	182b      	adds	r3, r5, r0
 8008492:	2b08      	cmp	r3, #8
 8008494:	f105 0501 	add.w	r5, r5, #1
 8008498:	4405      	add	r5, r0
 800849a:	dc1a      	bgt.n	80084d2 <_strtod_l+0x26a>
 800849c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800849e:	230a      	movs	r3, #10
 80084a0:	fb03 2301 	mla	r3, r3, r1, r2
 80084a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80084a6:	2300      	movs	r3, #0
 80084a8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80084aa:	1c51      	adds	r1, r2, #1
 80084ac:	9119      	str	r1, [sp, #100]	@ 0x64
 80084ae:	7852      	ldrb	r2, [r2, #1]
 80084b0:	4618      	mov	r0, r3
 80084b2:	e7c5      	b.n	8008440 <_strtod_l+0x1d8>
 80084b4:	4648      	mov	r0, r9
 80084b6:	e7ce      	b.n	8008456 <_strtod_l+0x1ee>
 80084b8:	2e08      	cmp	r6, #8
 80084ba:	dc05      	bgt.n	80084c8 <_strtod_l+0x260>
 80084bc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80084be:	fb0e f606 	mul.w	r6, lr, r6
 80084c2:	960b      	str	r6, [sp, #44]	@ 0x2c
 80084c4:	460e      	mov	r6, r1
 80084c6:	e7dc      	b.n	8008482 <_strtod_l+0x21a>
 80084c8:	2910      	cmp	r1, #16
 80084ca:	bfd8      	it	le
 80084cc:	fb0e f707 	mulle.w	r7, lr, r7
 80084d0:	e7f8      	b.n	80084c4 <_strtod_l+0x25c>
 80084d2:	2b0f      	cmp	r3, #15
 80084d4:	bfdc      	itt	le
 80084d6:	230a      	movle	r3, #10
 80084d8:	fb03 2707 	mlale	r7, r3, r7, r2
 80084dc:	e7e3      	b.n	80084a6 <_strtod_l+0x23e>
 80084de:	2300      	movs	r3, #0
 80084e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80084e2:	2301      	movs	r3, #1
 80084e4:	e77a      	b.n	80083dc <_strtod_l+0x174>
 80084e6:	f04f 0c00 	mov.w	ip, #0
 80084ea:	1ca2      	adds	r2, r4, #2
 80084ec:	9219      	str	r2, [sp, #100]	@ 0x64
 80084ee:	78a2      	ldrb	r2, [r4, #2]
 80084f0:	e782      	b.n	80083f8 <_strtod_l+0x190>
 80084f2:	f04f 0c01 	mov.w	ip, #1
 80084f6:	e7f8      	b.n	80084ea <_strtod_l+0x282>
 80084f8:	0800c6d0 	.word	0x0800c6d0
 80084fc:	0800c4e8 	.word	0x0800c4e8
 8008500:	7ff00000 	.word	0x7ff00000
 8008504:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008506:	1c51      	adds	r1, r2, #1
 8008508:	9119      	str	r1, [sp, #100]	@ 0x64
 800850a:	7852      	ldrb	r2, [r2, #1]
 800850c:	2a30      	cmp	r2, #48	@ 0x30
 800850e:	d0f9      	beq.n	8008504 <_strtod_l+0x29c>
 8008510:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008514:	2908      	cmp	r1, #8
 8008516:	f63f af75 	bhi.w	8008404 <_strtod_l+0x19c>
 800851a:	3a30      	subs	r2, #48	@ 0x30
 800851c:	9209      	str	r2, [sp, #36]	@ 0x24
 800851e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008520:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008522:	f04f 080a 	mov.w	r8, #10
 8008526:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008528:	1c56      	adds	r6, r2, #1
 800852a:	9619      	str	r6, [sp, #100]	@ 0x64
 800852c:	7852      	ldrb	r2, [r2, #1]
 800852e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008532:	f1be 0f09 	cmp.w	lr, #9
 8008536:	d939      	bls.n	80085ac <_strtod_l+0x344>
 8008538:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800853a:	1a76      	subs	r6, r6, r1
 800853c:	2e08      	cmp	r6, #8
 800853e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008542:	dc03      	bgt.n	800854c <_strtod_l+0x2e4>
 8008544:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008546:	4588      	cmp	r8, r1
 8008548:	bfa8      	it	ge
 800854a:	4688      	movge	r8, r1
 800854c:	f1bc 0f00 	cmp.w	ip, #0
 8008550:	d001      	beq.n	8008556 <_strtod_l+0x2ee>
 8008552:	f1c8 0800 	rsb	r8, r8, #0
 8008556:	2d00      	cmp	r5, #0
 8008558:	d14e      	bne.n	80085f8 <_strtod_l+0x390>
 800855a:	9908      	ldr	r1, [sp, #32]
 800855c:	4308      	orrs	r0, r1
 800855e:	f47f aebc 	bne.w	80082da <_strtod_l+0x72>
 8008562:	2b00      	cmp	r3, #0
 8008564:	f47f aed4 	bne.w	8008310 <_strtod_l+0xa8>
 8008568:	2a69      	cmp	r2, #105	@ 0x69
 800856a:	d028      	beq.n	80085be <_strtod_l+0x356>
 800856c:	dc25      	bgt.n	80085ba <_strtod_l+0x352>
 800856e:	2a49      	cmp	r2, #73	@ 0x49
 8008570:	d025      	beq.n	80085be <_strtod_l+0x356>
 8008572:	2a4e      	cmp	r2, #78	@ 0x4e
 8008574:	f47f aecc 	bne.w	8008310 <_strtod_l+0xa8>
 8008578:	499a      	ldr	r1, [pc, #616]	@ (80087e4 <_strtod_l+0x57c>)
 800857a:	a819      	add	r0, sp, #100	@ 0x64
 800857c:	f002 fbb8 	bl	800acf0 <__match>
 8008580:	2800      	cmp	r0, #0
 8008582:	f43f aec5 	beq.w	8008310 <_strtod_l+0xa8>
 8008586:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	2b28      	cmp	r3, #40	@ 0x28
 800858c:	d12e      	bne.n	80085ec <_strtod_l+0x384>
 800858e:	4996      	ldr	r1, [pc, #600]	@ (80087e8 <_strtod_l+0x580>)
 8008590:	aa1c      	add	r2, sp, #112	@ 0x70
 8008592:	a819      	add	r0, sp, #100	@ 0x64
 8008594:	f002 fbc0 	bl	800ad18 <__hexnan>
 8008598:	2805      	cmp	r0, #5
 800859a:	d127      	bne.n	80085ec <_strtod_l+0x384>
 800859c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800859e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80085a2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80085a6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80085aa:	e696      	b.n	80082da <_strtod_l+0x72>
 80085ac:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80085ae:	fb08 2101 	mla	r1, r8, r1, r2
 80085b2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80085b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80085b8:	e7b5      	b.n	8008526 <_strtod_l+0x2be>
 80085ba:	2a6e      	cmp	r2, #110	@ 0x6e
 80085bc:	e7da      	b.n	8008574 <_strtod_l+0x30c>
 80085be:	498b      	ldr	r1, [pc, #556]	@ (80087ec <_strtod_l+0x584>)
 80085c0:	a819      	add	r0, sp, #100	@ 0x64
 80085c2:	f002 fb95 	bl	800acf0 <__match>
 80085c6:	2800      	cmp	r0, #0
 80085c8:	f43f aea2 	beq.w	8008310 <_strtod_l+0xa8>
 80085cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80085ce:	4988      	ldr	r1, [pc, #544]	@ (80087f0 <_strtod_l+0x588>)
 80085d0:	3b01      	subs	r3, #1
 80085d2:	a819      	add	r0, sp, #100	@ 0x64
 80085d4:	9319      	str	r3, [sp, #100]	@ 0x64
 80085d6:	f002 fb8b 	bl	800acf0 <__match>
 80085da:	b910      	cbnz	r0, 80085e2 <_strtod_l+0x37a>
 80085dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80085de:	3301      	adds	r3, #1
 80085e0:	9319      	str	r3, [sp, #100]	@ 0x64
 80085e2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008800 <_strtod_l+0x598>
 80085e6:	f04f 0a00 	mov.w	sl, #0
 80085ea:	e676      	b.n	80082da <_strtod_l+0x72>
 80085ec:	4881      	ldr	r0, [pc, #516]	@ (80087f4 <_strtod_l+0x58c>)
 80085ee:	f001 fa4b 	bl	8009a88 <nan>
 80085f2:	ec5b ab10 	vmov	sl, fp, d0
 80085f6:	e670      	b.n	80082da <_strtod_l+0x72>
 80085f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085fa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80085fc:	eba8 0303 	sub.w	r3, r8, r3
 8008600:	f1b9 0f00 	cmp.w	r9, #0
 8008604:	bf08      	it	eq
 8008606:	46a9      	moveq	r9, r5
 8008608:	2d10      	cmp	r5, #16
 800860a:	9309      	str	r3, [sp, #36]	@ 0x24
 800860c:	462c      	mov	r4, r5
 800860e:	bfa8      	it	ge
 8008610:	2410      	movge	r4, #16
 8008612:	f7f7 ff87 	bl	8000524 <__aeabi_ui2d>
 8008616:	2d09      	cmp	r5, #9
 8008618:	4682      	mov	sl, r0
 800861a:	468b      	mov	fp, r1
 800861c:	dc13      	bgt.n	8008646 <_strtod_l+0x3de>
 800861e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008620:	2b00      	cmp	r3, #0
 8008622:	f43f ae5a 	beq.w	80082da <_strtod_l+0x72>
 8008626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008628:	dd78      	ble.n	800871c <_strtod_l+0x4b4>
 800862a:	2b16      	cmp	r3, #22
 800862c:	dc5f      	bgt.n	80086ee <_strtod_l+0x486>
 800862e:	4972      	ldr	r1, [pc, #456]	@ (80087f8 <_strtod_l+0x590>)
 8008630:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008634:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008638:	4652      	mov	r2, sl
 800863a:	465b      	mov	r3, fp
 800863c:	f7f7 ffec 	bl	8000618 <__aeabi_dmul>
 8008640:	4682      	mov	sl, r0
 8008642:	468b      	mov	fp, r1
 8008644:	e649      	b.n	80082da <_strtod_l+0x72>
 8008646:	4b6c      	ldr	r3, [pc, #432]	@ (80087f8 <_strtod_l+0x590>)
 8008648:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800864c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008650:	f7f7 ffe2 	bl	8000618 <__aeabi_dmul>
 8008654:	4682      	mov	sl, r0
 8008656:	4638      	mov	r0, r7
 8008658:	468b      	mov	fp, r1
 800865a:	f7f7 ff63 	bl	8000524 <__aeabi_ui2d>
 800865e:	4602      	mov	r2, r0
 8008660:	460b      	mov	r3, r1
 8008662:	4650      	mov	r0, sl
 8008664:	4659      	mov	r1, fp
 8008666:	f7f7 fe21 	bl	80002ac <__adddf3>
 800866a:	2d0f      	cmp	r5, #15
 800866c:	4682      	mov	sl, r0
 800866e:	468b      	mov	fp, r1
 8008670:	ddd5      	ble.n	800861e <_strtod_l+0x3b6>
 8008672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008674:	1b2c      	subs	r4, r5, r4
 8008676:	441c      	add	r4, r3
 8008678:	2c00      	cmp	r4, #0
 800867a:	f340 8093 	ble.w	80087a4 <_strtod_l+0x53c>
 800867e:	f014 030f 	ands.w	r3, r4, #15
 8008682:	d00a      	beq.n	800869a <_strtod_l+0x432>
 8008684:	495c      	ldr	r1, [pc, #368]	@ (80087f8 <_strtod_l+0x590>)
 8008686:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800868a:	4652      	mov	r2, sl
 800868c:	465b      	mov	r3, fp
 800868e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008692:	f7f7 ffc1 	bl	8000618 <__aeabi_dmul>
 8008696:	4682      	mov	sl, r0
 8008698:	468b      	mov	fp, r1
 800869a:	f034 040f 	bics.w	r4, r4, #15
 800869e:	d073      	beq.n	8008788 <_strtod_l+0x520>
 80086a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80086a4:	dd49      	ble.n	800873a <_strtod_l+0x4d2>
 80086a6:	2400      	movs	r4, #0
 80086a8:	46a0      	mov	r8, r4
 80086aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80086ac:	46a1      	mov	r9, r4
 80086ae:	9a05      	ldr	r2, [sp, #20]
 80086b0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008800 <_strtod_l+0x598>
 80086b4:	2322      	movs	r3, #34	@ 0x22
 80086b6:	6013      	str	r3, [r2, #0]
 80086b8:	f04f 0a00 	mov.w	sl, #0
 80086bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086be:	2b00      	cmp	r3, #0
 80086c0:	f43f ae0b 	beq.w	80082da <_strtod_l+0x72>
 80086c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80086c6:	9805      	ldr	r0, [sp, #20]
 80086c8:	f002 fcca 	bl	800b060 <_Bfree>
 80086cc:	9805      	ldr	r0, [sp, #20]
 80086ce:	4649      	mov	r1, r9
 80086d0:	f002 fcc6 	bl	800b060 <_Bfree>
 80086d4:	9805      	ldr	r0, [sp, #20]
 80086d6:	4641      	mov	r1, r8
 80086d8:	f002 fcc2 	bl	800b060 <_Bfree>
 80086dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80086de:	9805      	ldr	r0, [sp, #20]
 80086e0:	f002 fcbe 	bl	800b060 <_Bfree>
 80086e4:	9805      	ldr	r0, [sp, #20]
 80086e6:	4621      	mov	r1, r4
 80086e8:	f002 fcba 	bl	800b060 <_Bfree>
 80086ec:	e5f5      	b.n	80082da <_strtod_l+0x72>
 80086ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80086f4:	4293      	cmp	r3, r2
 80086f6:	dbbc      	blt.n	8008672 <_strtod_l+0x40a>
 80086f8:	4c3f      	ldr	r4, [pc, #252]	@ (80087f8 <_strtod_l+0x590>)
 80086fa:	f1c5 050f 	rsb	r5, r5, #15
 80086fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008702:	4652      	mov	r2, sl
 8008704:	465b      	mov	r3, fp
 8008706:	e9d1 0100 	ldrd	r0, r1, [r1]
 800870a:	f7f7 ff85 	bl	8000618 <__aeabi_dmul>
 800870e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008710:	1b5d      	subs	r5, r3, r5
 8008712:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008716:	e9d4 2300 	ldrd	r2, r3, [r4]
 800871a:	e78f      	b.n	800863c <_strtod_l+0x3d4>
 800871c:	3316      	adds	r3, #22
 800871e:	dba8      	blt.n	8008672 <_strtod_l+0x40a>
 8008720:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008722:	eba3 0808 	sub.w	r8, r3, r8
 8008726:	4b34      	ldr	r3, [pc, #208]	@ (80087f8 <_strtod_l+0x590>)
 8008728:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800872c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008730:	4650      	mov	r0, sl
 8008732:	4659      	mov	r1, fp
 8008734:	f7f8 f89a 	bl	800086c <__aeabi_ddiv>
 8008738:	e782      	b.n	8008640 <_strtod_l+0x3d8>
 800873a:	2300      	movs	r3, #0
 800873c:	4f2f      	ldr	r7, [pc, #188]	@ (80087fc <_strtod_l+0x594>)
 800873e:	1124      	asrs	r4, r4, #4
 8008740:	4650      	mov	r0, sl
 8008742:	4659      	mov	r1, fp
 8008744:	461e      	mov	r6, r3
 8008746:	2c01      	cmp	r4, #1
 8008748:	dc21      	bgt.n	800878e <_strtod_l+0x526>
 800874a:	b10b      	cbz	r3, 8008750 <_strtod_l+0x4e8>
 800874c:	4682      	mov	sl, r0
 800874e:	468b      	mov	fp, r1
 8008750:	492a      	ldr	r1, [pc, #168]	@ (80087fc <_strtod_l+0x594>)
 8008752:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008756:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800875a:	4652      	mov	r2, sl
 800875c:	465b      	mov	r3, fp
 800875e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008762:	f7f7 ff59 	bl	8000618 <__aeabi_dmul>
 8008766:	4b26      	ldr	r3, [pc, #152]	@ (8008800 <_strtod_l+0x598>)
 8008768:	460a      	mov	r2, r1
 800876a:	400b      	ands	r3, r1
 800876c:	4925      	ldr	r1, [pc, #148]	@ (8008804 <_strtod_l+0x59c>)
 800876e:	428b      	cmp	r3, r1
 8008770:	4682      	mov	sl, r0
 8008772:	d898      	bhi.n	80086a6 <_strtod_l+0x43e>
 8008774:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008778:	428b      	cmp	r3, r1
 800877a:	bf86      	itte	hi
 800877c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008808 <_strtod_l+0x5a0>
 8008780:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8008784:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008788:	2300      	movs	r3, #0
 800878a:	9308      	str	r3, [sp, #32]
 800878c:	e076      	b.n	800887c <_strtod_l+0x614>
 800878e:	07e2      	lsls	r2, r4, #31
 8008790:	d504      	bpl.n	800879c <_strtod_l+0x534>
 8008792:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008796:	f7f7 ff3f 	bl	8000618 <__aeabi_dmul>
 800879a:	2301      	movs	r3, #1
 800879c:	3601      	adds	r6, #1
 800879e:	1064      	asrs	r4, r4, #1
 80087a0:	3708      	adds	r7, #8
 80087a2:	e7d0      	b.n	8008746 <_strtod_l+0x4de>
 80087a4:	d0f0      	beq.n	8008788 <_strtod_l+0x520>
 80087a6:	4264      	negs	r4, r4
 80087a8:	f014 020f 	ands.w	r2, r4, #15
 80087ac:	d00a      	beq.n	80087c4 <_strtod_l+0x55c>
 80087ae:	4b12      	ldr	r3, [pc, #72]	@ (80087f8 <_strtod_l+0x590>)
 80087b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087b4:	4650      	mov	r0, sl
 80087b6:	4659      	mov	r1, fp
 80087b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087bc:	f7f8 f856 	bl	800086c <__aeabi_ddiv>
 80087c0:	4682      	mov	sl, r0
 80087c2:	468b      	mov	fp, r1
 80087c4:	1124      	asrs	r4, r4, #4
 80087c6:	d0df      	beq.n	8008788 <_strtod_l+0x520>
 80087c8:	2c1f      	cmp	r4, #31
 80087ca:	dd1f      	ble.n	800880c <_strtod_l+0x5a4>
 80087cc:	2400      	movs	r4, #0
 80087ce:	46a0      	mov	r8, r4
 80087d0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80087d2:	46a1      	mov	r9, r4
 80087d4:	9a05      	ldr	r2, [sp, #20]
 80087d6:	2322      	movs	r3, #34	@ 0x22
 80087d8:	f04f 0a00 	mov.w	sl, #0
 80087dc:	f04f 0b00 	mov.w	fp, #0
 80087e0:	6013      	str	r3, [r2, #0]
 80087e2:	e76b      	b.n	80086bc <_strtod_l+0x454>
 80087e4:	0800c4f7 	.word	0x0800c4f7
 80087e8:	0800c6bc 	.word	0x0800c6bc
 80087ec:	0800c4ef 	.word	0x0800c4ef
 80087f0:	0800c529 	.word	0x0800c529
 80087f4:	0800c6b8 	.word	0x0800c6b8
 80087f8:	0800c748 	.word	0x0800c748
 80087fc:	0800c720 	.word	0x0800c720
 8008800:	7ff00000 	.word	0x7ff00000
 8008804:	7ca00000 	.word	0x7ca00000
 8008808:	7fefffff 	.word	0x7fefffff
 800880c:	f014 0310 	ands.w	r3, r4, #16
 8008810:	bf18      	it	ne
 8008812:	236a      	movne	r3, #106	@ 0x6a
 8008814:	4ea9      	ldr	r6, [pc, #676]	@ (8008abc <_strtod_l+0x854>)
 8008816:	9308      	str	r3, [sp, #32]
 8008818:	4650      	mov	r0, sl
 800881a:	4659      	mov	r1, fp
 800881c:	2300      	movs	r3, #0
 800881e:	07e7      	lsls	r7, r4, #31
 8008820:	d504      	bpl.n	800882c <_strtod_l+0x5c4>
 8008822:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008826:	f7f7 fef7 	bl	8000618 <__aeabi_dmul>
 800882a:	2301      	movs	r3, #1
 800882c:	1064      	asrs	r4, r4, #1
 800882e:	f106 0608 	add.w	r6, r6, #8
 8008832:	d1f4      	bne.n	800881e <_strtod_l+0x5b6>
 8008834:	b10b      	cbz	r3, 800883a <_strtod_l+0x5d2>
 8008836:	4682      	mov	sl, r0
 8008838:	468b      	mov	fp, r1
 800883a:	9b08      	ldr	r3, [sp, #32]
 800883c:	b1b3      	cbz	r3, 800886c <_strtod_l+0x604>
 800883e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008842:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008846:	2b00      	cmp	r3, #0
 8008848:	4659      	mov	r1, fp
 800884a:	dd0f      	ble.n	800886c <_strtod_l+0x604>
 800884c:	2b1f      	cmp	r3, #31
 800884e:	dd56      	ble.n	80088fe <_strtod_l+0x696>
 8008850:	2b34      	cmp	r3, #52	@ 0x34
 8008852:	bfde      	ittt	le
 8008854:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8008858:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800885c:	4093      	lslle	r3, r2
 800885e:	f04f 0a00 	mov.w	sl, #0
 8008862:	bfcc      	ite	gt
 8008864:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008868:	ea03 0b01 	andle.w	fp, r3, r1
 800886c:	2200      	movs	r2, #0
 800886e:	2300      	movs	r3, #0
 8008870:	4650      	mov	r0, sl
 8008872:	4659      	mov	r1, fp
 8008874:	f7f8 f938 	bl	8000ae8 <__aeabi_dcmpeq>
 8008878:	2800      	cmp	r0, #0
 800887a:	d1a7      	bne.n	80087cc <_strtod_l+0x564>
 800887c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800887e:	9300      	str	r3, [sp, #0]
 8008880:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008882:	9805      	ldr	r0, [sp, #20]
 8008884:	462b      	mov	r3, r5
 8008886:	464a      	mov	r2, r9
 8008888:	f002 fc52 	bl	800b130 <__s2b>
 800888c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800888e:	2800      	cmp	r0, #0
 8008890:	f43f af09 	beq.w	80086a6 <_strtod_l+0x43e>
 8008894:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008896:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008898:	2a00      	cmp	r2, #0
 800889a:	eba3 0308 	sub.w	r3, r3, r8
 800889e:	bfa8      	it	ge
 80088a0:	2300      	movge	r3, #0
 80088a2:	9312      	str	r3, [sp, #72]	@ 0x48
 80088a4:	2400      	movs	r4, #0
 80088a6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80088aa:	9316      	str	r3, [sp, #88]	@ 0x58
 80088ac:	46a0      	mov	r8, r4
 80088ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088b0:	9805      	ldr	r0, [sp, #20]
 80088b2:	6859      	ldr	r1, [r3, #4]
 80088b4:	f002 fb94 	bl	800afe0 <_Balloc>
 80088b8:	4681      	mov	r9, r0
 80088ba:	2800      	cmp	r0, #0
 80088bc:	f43f aef7 	beq.w	80086ae <_strtod_l+0x446>
 80088c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80088c2:	691a      	ldr	r2, [r3, #16]
 80088c4:	3202      	adds	r2, #2
 80088c6:	f103 010c 	add.w	r1, r3, #12
 80088ca:	0092      	lsls	r2, r2, #2
 80088cc:	300c      	adds	r0, #12
 80088ce:	f001 f8ca 	bl	8009a66 <memcpy>
 80088d2:	ec4b ab10 	vmov	d0, sl, fp
 80088d6:	9805      	ldr	r0, [sp, #20]
 80088d8:	aa1c      	add	r2, sp, #112	@ 0x70
 80088da:	a91b      	add	r1, sp, #108	@ 0x6c
 80088dc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80088e0:	f002 ff5a 	bl	800b798 <__d2b>
 80088e4:	901a      	str	r0, [sp, #104]	@ 0x68
 80088e6:	2800      	cmp	r0, #0
 80088e8:	f43f aee1 	beq.w	80086ae <_strtod_l+0x446>
 80088ec:	9805      	ldr	r0, [sp, #20]
 80088ee:	2101      	movs	r1, #1
 80088f0:	f002 fcb4 	bl	800b25c <__i2b>
 80088f4:	4680      	mov	r8, r0
 80088f6:	b948      	cbnz	r0, 800890c <_strtod_l+0x6a4>
 80088f8:	f04f 0800 	mov.w	r8, #0
 80088fc:	e6d7      	b.n	80086ae <_strtod_l+0x446>
 80088fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008902:	fa02 f303 	lsl.w	r3, r2, r3
 8008906:	ea03 0a0a 	and.w	sl, r3, sl
 800890a:	e7af      	b.n	800886c <_strtod_l+0x604>
 800890c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800890e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008910:	2d00      	cmp	r5, #0
 8008912:	bfab      	itete	ge
 8008914:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008916:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008918:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800891a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800891c:	bfac      	ite	ge
 800891e:	18ef      	addge	r7, r5, r3
 8008920:	1b5e      	sublt	r6, r3, r5
 8008922:	9b08      	ldr	r3, [sp, #32]
 8008924:	1aed      	subs	r5, r5, r3
 8008926:	4415      	add	r5, r2
 8008928:	4b65      	ldr	r3, [pc, #404]	@ (8008ac0 <_strtod_l+0x858>)
 800892a:	3d01      	subs	r5, #1
 800892c:	429d      	cmp	r5, r3
 800892e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008932:	da50      	bge.n	80089d6 <_strtod_l+0x76e>
 8008934:	1b5b      	subs	r3, r3, r5
 8008936:	2b1f      	cmp	r3, #31
 8008938:	eba2 0203 	sub.w	r2, r2, r3
 800893c:	f04f 0101 	mov.w	r1, #1
 8008940:	dc3d      	bgt.n	80089be <_strtod_l+0x756>
 8008942:	fa01 f303 	lsl.w	r3, r1, r3
 8008946:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008948:	2300      	movs	r3, #0
 800894a:	9310      	str	r3, [sp, #64]	@ 0x40
 800894c:	18bd      	adds	r5, r7, r2
 800894e:	9b08      	ldr	r3, [sp, #32]
 8008950:	42af      	cmp	r7, r5
 8008952:	4416      	add	r6, r2
 8008954:	441e      	add	r6, r3
 8008956:	463b      	mov	r3, r7
 8008958:	bfa8      	it	ge
 800895a:	462b      	movge	r3, r5
 800895c:	42b3      	cmp	r3, r6
 800895e:	bfa8      	it	ge
 8008960:	4633      	movge	r3, r6
 8008962:	2b00      	cmp	r3, #0
 8008964:	bfc2      	ittt	gt
 8008966:	1aed      	subgt	r5, r5, r3
 8008968:	1af6      	subgt	r6, r6, r3
 800896a:	1aff      	subgt	r7, r7, r3
 800896c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800896e:	2b00      	cmp	r3, #0
 8008970:	dd16      	ble.n	80089a0 <_strtod_l+0x738>
 8008972:	4641      	mov	r1, r8
 8008974:	9805      	ldr	r0, [sp, #20]
 8008976:	461a      	mov	r2, r3
 8008978:	f002 fd28 	bl	800b3cc <__pow5mult>
 800897c:	4680      	mov	r8, r0
 800897e:	2800      	cmp	r0, #0
 8008980:	d0ba      	beq.n	80088f8 <_strtod_l+0x690>
 8008982:	4601      	mov	r1, r0
 8008984:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008986:	9805      	ldr	r0, [sp, #20]
 8008988:	f002 fc7e 	bl	800b288 <__multiply>
 800898c:	900a      	str	r0, [sp, #40]	@ 0x28
 800898e:	2800      	cmp	r0, #0
 8008990:	f43f ae8d 	beq.w	80086ae <_strtod_l+0x446>
 8008994:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008996:	9805      	ldr	r0, [sp, #20]
 8008998:	f002 fb62 	bl	800b060 <_Bfree>
 800899c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800899e:	931a      	str	r3, [sp, #104]	@ 0x68
 80089a0:	2d00      	cmp	r5, #0
 80089a2:	dc1d      	bgt.n	80089e0 <_strtod_l+0x778>
 80089a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	dd23      	ble.n	80089f2 <_strtod_l+0x78a>
 80089aa:	4649      	mov	r1, r9
 80089ac:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80089ae:	9805      	ldr	r0, [sp, #20]
 80089b0:	f002 fd0c 	bl	800b3cc <__pow5mult>
 80089b4:	4681      	mov	r9, r0
 80089b6:	b9e0      	cbnz	r0, 80089f2 <_strtod_l+0x78a>
 80089b8:	f04f 0900 	mov.w	r9, #0
 80089bc:	e677      	b.n	80086ae <_strtod_l+0x446>
 80089be:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80089c2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80089c6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80089ca:	35e2      	adds	r5, #226	@ 0xe2
 80089cc:	fa01 f305 	lsl.w	r3, r1, r5
 80089d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80089d2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80089d4:	e7ba      	b.n	800894c <_strtod_l+0x6e4>
 80089d6:	2300      	movs	r3, #0
 80089d8:	9310      	str	r3, [sp, #64]	@ 0x40
 80089da:	2301      	movs	r3, #1
 80089dc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80089de:	e7b5      	b.n	800894c <_strtod_l+0x6e4>
 80089e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80089e2:	9805      	ldr	r0, [sp, #20]
 80089e4:	462a      	mov	r2, r5
 80089e6:	f002 fd4b 	bl	800b480 <__lshift>
 80089ea:	901a      	str	r0, [sp, #104]	@ 0x68
 80089ec:	2800      	cmp	r0, #0
 80089ee:	d1d9      	bne.n	80089a4 <_strtod_l+0x73c>
 80089f0:	e65d      	b.n	80086ae <_strtod_l+0x446>
 80089f2:	2e00      	cmp	r6, #0
 80089f4:	dd07      	ble.n	8008a06 <_strtod_l+0x79e>
 80089f6:	4649      	mov	r1, r9
 80089f8:	9805      	ldr	r0, [sp, #20]
 80089fa:	4632      	mov	r2, r6
 80089fc:	f002 fd40 	bl	800b480 <__lshift>
 8008a00:	4681      	mov	r9, r0
 8008a02:	2800      	cmp	r0, #0
 8008a04:	d0d8      	beq.n	80089b8 <_strtod_l+0x750>
 8008a06:	2f00      	cmp	r7, #0
 8008a08:	dd08      	ble.n	8008a1c <_strtod_l+0x7b4>
 8008a0a:	4641      	mov	r1, r8
 8008a0c:	9805      	ldr	r0, [sp, #20]
 8008a0e:	463a      	mov	r2, r7
 8008a10:	f002 fd36 	bl	800b480 <__lshift>
 8008a14:	4680      	mov	r8, r0
 8008a16:	2800      	cmp	r0, #0
 8008a18:	f43f ae49 	beq.w	80086ae <_strtod_l+0x446>
 8008a1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a1e:	9805      	ldr	r0, [sp, #20]
 8008a20:	464a      	mov	r2, r9
 8008a22:	f002 fdb5 	bl	800b590 <__mdiff>
 8008a26:	4604      	mov	r4, r0
 8008a28:	2800      	cmp	r0, #0
 8008a2a:	f43f ae40 	beq.w	80086ae <_strtod_l+0x446>
 8008a2e:	68c3      	ldr	r3, [r0, #12]
 8008a30:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008a32:	2300      	movs	r3, #0
 8008a34:	60c3      	str	r3, [r0, #12]
 8008a36:	4641      	mov	r1, r8
 8008a38:	f002 fd8e 	bl	800b558 <__mcmp>
 8008a3c:	2800      	cmp	r0, #0
 8008a3e:	da45      	bge.n	8008acc <_strtod_l+0x864>
 8008a40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a42:	ea53 030a 	orrs.w	r3, r3, sl
 8008a46:	d16b      	bne.n	8008b20 <_strtod_l+0x8b8>
 8008a48:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d167      	bne.n	8008b20 <_strtod_l+0x8b8>
 8008a50:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008a54:	0d1b      	lsrs	r3, r3, #20
 8008a56:	051b      	lsls	r3, r3, #20
 8008a58:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008a5c:	d960      	bls.n	8008b20 <_strtod_l+0x8b8>
 8008a5e:	6963      	ldr	r3, [r4, #20]
 8008a60:	b913      	cbnz	r3, 8008a68 <_strtod_l+0x800>
 8008a62:	6923      	ldr	r3, [r4, #16]
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	dd5b      	ble.n	8008b20 <_strtod_l+0x8b8>
 8008a68:	4621      	mov	r1, r4
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	9805      	ldr	r0, [sp, #20]
 8008a6e:	f002 fd07 	bl	800b480 <__lshift>
 8008a72:	4641      	mov	r1, r8
 8008a74:	4604      	mov	r4, r0
 8008a76:	f002 fd6f 	bl	800b558 <__mcmp>
 8008a7a:	2800      	cmp	r0, #0
 8008a7c:	dd50      	ble.n	8008b20 <_strtod_l+0x8b8>
 8008a7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008a82:	9a08      	ldr	r2, [sp, #32]
 8008a84:	0d1b      	lsrs	r3, r3, #20
 8008a86:	051b      	lsls	r3, r3, #20
 8008a88:	2a00      	cmp	r2, #0
 8008a8a:	d06a      	beq.n	8008b62 <_strtod_l+0x8fa>
 8008a8c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008a90:	d867      	bhi.n	8008b62 <_strtod_l+0x8fa>
 8008a92:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008a96:	f67f ae9d 	bls.w	80087d4 <_strtod_l+0x56c>
 8008a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8008ac4 <_strtod_l+0x85c>)
 8008a9c:	4650      	mov	r0, sl
 8008a9e:	4659      	mov	r1, fp
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	f7f7 fdb9 	bl	8000618 <__aeabi_dmul>
 8008aa6:	4b08      	ldr	r3, [pc, #32]	@ (8008ac8 <_strtod_l+0x860>)
 8008aa8:	400b      	ands	r3, r1
 8008aaa:	4682      	mov	sl, r0
 8008aac:	468b      	mov	fp, r1
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	f47f ae08 	bne.w	80086c4 <_strtod_l+0x45c>
 8008ab4:	9a05      	ldr	r2, [sp, #20]
 8008ab6:	2322      	movs	r3, #34	@ 0x22
 8008ab8:	6013      	str	r3, [r2, #0]
 8008aba:	e603      	b.n	80086c4 <_strtod_l+0x45c>
 8008abc:	0800c6e8 	.word	0x0800c6e8
 8008ac0:	fffffc02 	.word	0xfffffc02
 8008ac4:	39500000 	.word	0x39500000
 8008ac8:	7ff00000 	.word	0x7ff00000
 8008acc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008ad0:	d165      	bne.n	8008b9e <_strtod_l+0x936>
 8008ad2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008ad4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ad8:	b35a      	cbz	r2, 8008b32 <_strtod_l+0x8ca>
 8008ada:	4a9f      	ldr	r2, [pc, #636]	@ (8008d58 <_strtod_l+0xaf0>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d12b      	bne.n	8008b38 <_strtod_l+0x8d0>
 8008ae0:	9b08      	ldr	r3, [sp, #32]
 8008ae2:	4651      	mov	r1, sl
 8008ae4:	b303      	cbz	r3, 8008b28 <_strtod_l+0x8c0>
 8008ae6:	4b9d      	ldr	r3, [pc, #628]	@ (8008d5c <_strtod_l+0xaf4>)
 8008ae8:	465a      	mov	r2, fp
 8008aea:	4013      	ands	r3, r2
 8008aec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008af0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008af4:	d81b      	bhi.n	8008b2e <_strtod_l+0x8c6>
 8008af6:	0d1b      	lsrs	r3, r3, #20
 8008af8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008afc:	fa02 f303 	lsl.w	r3, r2, r3
 8008b00:	4299      	cmp	r1, r3
 8008b02:	d119      	bne.n	8008b38 <_strtod_l+0x8d0>
 8008b04:	4b96      	ldr	r3, [pc, #600]	@ (8008d60 <_strtod_l+0xaf8>)
 8008b06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	d102      	bne.n	8008b12 <_strtod_l+0x8aa>
 8008b0c:	3101      	adds	r1, #1
 8008b0e:	f43f adce 	beq.w	80086ae <_strtod_l+0x446>
 8008b12:	4b92      	ldr	r3, [pc, #584]	@ (8008d5c <_strtod_l+0xaf4>)
 8008b14:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b16:	401a      	ands	r2, r3
 8008b18:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008b1c:	f04f 0a00 	mov.w	sl, #0
 8008b20:	9b08      	ldr	r3, [sp, #32]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1b9      	bne.n	8008a9a <_strtod_l+0x832>
 8008b26:	e5cd      	b.n	80086c4 <_strtod_l+0x45c>
 8008b28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b2c:	e7e8      	b.n	8008b00 <_strtod_l+0x898>
 8008b2e:	4613      	mov	r3, r2
 8008b30:	e7e6      	b.n	8008b00 <_strtod_l+0x898>
 8008b32:	ea53 030a 	orrs.w	r3, r3, sl
 8008b36:	d0a2      	beq.n	8008a7e <_strtod_l+0x816>
 8008b38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008b3a:	b1db      	cbz	r3, 8008b74 <_strtod_l+0x90c>
 8008b3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b3e:	4213      	tst	r3, r2
 8008b40:	d0ee      	beq.n	8008b20 <_strtod_l+0x8b8>
 8008b42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b44:	9a08      	ldr	r2, [sp, #32]
 8008b46:	4650      	mov	r0, sl
 8008b48:	4659      	mov	r1, fp
 8008b4a:	b1bb      	cbz	r3, 8008b7c <_strtod_l+0x914>
 8008b4c:	f7ff fb6b 	bl	8008226 <sulp>
 8008b50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b54:	ec53 2b10 	vmov	r2, r3, d0
 8008b58:	f7f7 fba8 	bl	80002ac <__adddf3>
 8008b5c:	4682      	mov	sl, r0
 8008b5e:	468b      	mov	fp, r1
 8008b60:	e7de      	b.n	8008b20 <_strtod_l+0x8b8>
 8008b62:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008b66:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008b6a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008b6e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008b72:	e7d5      	b.n	8008b20 <_strtod_l+0x8b8>
 8008b74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008b76:	ea13 0f0a 	tst.w	r3, sl
 8008b7a:	e7e1      	b.n	8008b40 <_strtod_l+0x8d8>
 8008b7c:	f7ff fb53 	bl	8008226 <sulp>
 8008b80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b84:	ec53 2b10 	vmov	r2, r3, d0
 8008b88:	f7f7 fb8e 	bl	80002a8 <__aeabi_dsub>
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	2300      	movs	r3, #0
 8008b90:	4682      	mov	sl, r0
 8008b92:	468b      	mov	fp, r1
 8008b94:	f7f7 ffa8 	bl	8000ae8 <__aeabi_dcmpeq>
 8008b98:	2800      	cmp	r0, #0
 8008b9a:	d0c1      	beq.n	8008b20 <_strtod_l+0x8b8>
 8008b9c:	e61a      	b.n	80087d4 <_strtod_l+0x56c>
 8008b9e:	4641      	mov	r1, r8
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	f002 fe51 	bl	800b848 <__ratio>
 8008ba6:	ec57 6b10 	vmov	r6, r7, d0
 8008baa:	2200      	movs	r2, #0
 8008bac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008bb0:	4630      	mov	r0, r6
 8008bb2:	4639      	mov	r1, r7
 8008bb4:	f7f7 ffac 	bl	8000b10 <__aeabi_dcmple>
 8008bb8:	2800      	cmp	r0, #0
 8008bba:	d06f      	beq.n	8008c9c <_strtod_l+0xa34>
 8008bbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d17a      	bne.n	8008cb8 <_strtod_l+0xa50>
 8008bc2:	f1ba 0f00 	cmp.w	sl, #0
 8008bc6:	d158      	bne.n	8008c7a <_strtod_l+0xa12>
 8008bc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d15a      	bne.n	8008c88 <_strtod_l+0xa20>
 8008bd2:	4b64      	ldr	r3, [pc, #400]	@ (8008d64 <_strtod_l+0xafc>)
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	4630      	mov	r0, r6
 8008bd8:	4639      	mov	r1, r7
 8008bda:	f7f7 ff8f 	bl	8000afc <__aeabi_dcmplt>
 8008bde:	2800      	cmp	r0, #0
 8008be0:	d159      	bne.n	8008c96 <_strtod_l+0xa2e>
 8008be2:	4630      	mov	r0, r6
 8008be4:	4639      	mov	r1, r7
 8008be6:	4b60      	ldr	r3, [pc, #384]	@ (8008d68 <_strtod_l+0xb00>)
 8008be8:	2200      	movs	r2, #0
 8008bea:	f7f7 fd15 	bl	8000618 <__aeabi_dmul>
 8008bee:	4606      	mov	r6, r0
 8008bf0:	460f      	mov	r7, r1
 8008bf2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008bf6:	9606      	str	r6, [sp, #24]
 8008bf8:	9307      	str	r3, [sp, #28]
 8008bfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008bfe:	4d57      	ldr	r5, [pc, #348]	@ (8008d5c <_strtod_l+0xaf4>)
 8008c00:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008c04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c06:	401d      	ands	r5, r3
 8008c08:	4b58      	ldr	r3, [pc, #352]	@ (8008d6c <_strtod_l+0xb04>)
 8008c0a:	429d      	cmp	r5, r3
 8008c0c:	f040 80b2 	bne.w	8008d74 <_strtod_l+0xb0c>
 8008c10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c12:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008c16:	ec4b ab10 	vmov	d0, sl, fp
 8008c1a:	f002 fd4d 	bl	800b6b8 <__ulp>
 8008c1e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c22:	ec51 0b10 	vmov	r0, r1, d0
 8008c26:	f7f7 fcf7 	bl	8000618 <__aeabi_dmul>
 8008c2a:	4652      	mov	r2, sl
 8008c2c:	465b      	mov	r3, fp
 8008c2e:	f7f7 fb3d 	bl	80002ac <__adddf3>
 8008c32:	460b      	mov	r3, r1
 8008c34:	4949      	ldr	r1, [pc, #292]	@ (8008d5c <_strtod_l+0xaf4>)
 8008c36:	4a4e      	ldr	r2, [pc, #312]	@ (8008d70 <_strtod_l+0xb08>)
 8008c38:	4019      	ands	r1, r3
 8008c3a:	4291      	cmp	r1, r2
 8008c3c:	4682      	mov	sl, r0
 8008c3e:	d942      	bls.n	8008cc6 <_strtod_l+0xa5e>
 8008c40:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008c42:	4b47      	ldr	r3, [pc, #284]	@ (8008d60 <_strtod_l+0xaf8>)
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d103      	bne.n	8008c50 <_strtod_l+0x9e8>
 8008c48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	f43f ad2f 	beq.w	80086ae <_strtod_l+0x446>
 8008c50:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008d60 <_strtod_l+0xaf8>
 8008c54:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008c58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008c5a:	9805      	ldr	r0, [sp, #20]
 8008c5c:	f002 fa00 	bl	800b060 <_Bfree>
 8008c60:	9805      	ldr	r0, [sp, #20]
 8008c62:	4649      	mov	r1, r9
 8008c64:	f002 f9fc 	bl	800b060 <_Bfree>
 8008c68:	9805      	ldr	r0, [sp, #20]
 8008c6a:	4641      	mov	r1, r8
 8008c6c:	f002 f9f8 	bl	800b060 <_Bfree>
 8008c70:	9805      	ldr	r0, [sp, #20]
 8008c72:	4621      	mov	r1, r4
 8008c74:	f002 f9f4 	bl	800b060 <_Bfree>
 8008c78:	e619      	b.n	80088ae <_strtod_l+0x646>
 8008c7a:	f1ba 0f01 	cmp.w	sl, #1
 8008c7e:	d103      	bne.n	8008c88 <_strtod_l+0xa20>
 8008c80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	f43f ada6 	beq.w	80087d4 <_strtod_l+0x56c>
 8008c88:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008d38 <_strtod_l+0xad0>
 8008c8c:	4f35      	ldr	r7, [pc, #212]	@ (8008d64 <_strtod_l+0xafc>)
 8008c8e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c92:	2600      	movs	r6, #0
 8008c94:	e7b1      	b.n	8008bfa <_strtod_l+0x992>
 8008c96:	4f34      	ldr	r7, [pc, #208]	@ (8008d68 <_strtod_l+0xb00>)
 8008c98:	2600      	movs	r6, #0
 8008c9a:	e7aa      	b.n	8008bf2 <_strtod_l+0x98a>
 8008c9c:	4b32      	ldr	r3, [pc, #200]	@ (8008d68 <_strtod_l+0xb00>)
 8008c9e:	4630      	mov	r0, r6
 8008ca0:	4639      	mov	r1, r7
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f7f7 fcb8 	bl	8000618 <__aeabi_dmul>
 8008ca8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008caa:	4606      	mov	r6, r0
 8008cac:	460f      	mov	r7, r1
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d09f      	beq.n	8008bf2 <_strtod_l+0x98a>
 8008cb2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008cb6:	e7a0      	b.n	8008bfa <_strtod_l+0x992>
 8008cb8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008d40 <_strtod_l+0xad8>
 8008cbc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008cc0:	ec57 6b17 	vmov	r6, r7, d7
 8008cc4:	e799      	b.n	8008bfa <_strtod_l+0x992>
 8008cc6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008cca:	9b08      	ldr	r3, [sp, #32]
 8008ccc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d1c1      	bne.n	8008c58 <_strtod_l+0x9f0>
 8008cd4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008cd8:	0d1b      	lsrs	r3, r3, #20
 8008cda:	051b      	lsls	r3, r3, #20
 8008cdc:	429d      	cmp	r5, r3
 8008cde:	d1bb      	bne.n	8008c58 <_strtod_l+0x9f0>
 8008ce0:	4630      	mov	r0, r6
 8008ce2:	4639      	mov	r1, r7
 8008ce4:	f7f7 fff8 	bl	8000cd8 <__aeabi_d2lz>
 8008ce8:	f7f7 fc68 	bl	80005bc <__aeabi_l2d>
 8008cec:	4602      	mov	r2, r0
 8008cee:	460b      	mov	r3, r1
 8008cf0:	4630      	mov	r0, r6
 8008cf2:	4639      	mov	r1, r7
 8008cf4:	f7f7 fad8 	bl	80002a8 <__aeabi_dsub>
 8008cf8:	460b      	mov	r3, r1
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008d00:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008d04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d06:	ea46 060a 	orr.w	r6, r6, sl
 8008d0a:	431e      	orrs	r6, r3
 8008d0c:	d06f      	beq.n	8008dee <_strtod_l+0xb86>
 8008d0e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008d48 <_strtod_l+0xae0>)
 8008d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d14:	f7f7 fef2 	bl	8000afc <__aeabi_dcmplt>
 8008d18:	2800      	cmp	r0, #0
 8008d1a:	f47f acd3 	bne.w	80086c4 <_strtod_l+0x45c>
 8008d1e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008d50 <_strtod_l+0xae8>)
 8008d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d28:	f7f7 ff06 	bl	8000b38 <__aeabi_dcmpgt>
 8008d2c:	2800      	cmp	r0, #0
 8008d2e:	d093      	beq.n	8008c58 <_strtod_l+0x9f0>
 8008d30:	e4c8      	b.n	80086c4 <_strtod_l+0x45c>
 8008d32:	bf00      	nop
 8008d34:	f3af 8000 	nop.w
 8008d38:	00000000 	.word	0x00000000
 8008d3c:	bff00000 	.word	0xbff00000
 8008d40:	00000000 	.word	0x00000000
 8008d44:	3ff00000 	.word	0x3ff00000
 8008d48:	94a03595 	.word	0x94a03595
 8008d4c:	3fdfffff 	.word	0x3fdfffff
 8008d50:	35afe535 	.word	0x35afe535
 8008d54:	3fe00000 	.word	0x3fe00000
 8008d58:	000fffff 	.word	0x000fffff
 8008d5c:	7ff00000 	.word	0x7ff00000
 8008d60:	7fefffff 	.word	0x7fefffff
 8008d64:	3ff00000 	.word	0x3ff00000
 8008d68:	3fe00000 	.word	0x3fe00000
 8008d6c:	7fe00000 	.word	0x7fe00000
 8008d70:	7c9fffff 	.word	0x7c9fffff
 8008d74:	9b08      	ldr	r3, [sp, #32]
 8008d76:	b323      	cbz	r3, 8008dc2 <_strtod_l+0xb5a>
 8008d78:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008d7c:	d821      	bhi.n	8008dc2 <_strtod_l+0xb5a>
 8008d7e:	a328      	add	r3, pc, #160	@ (adr r3, 8008e20 <_strtod_l+0xbb8>)
 8008d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d84:	4630      	mov	r0, r6
 8008d86:	4639      	mov	r1, r7
 8008d88:	f7f7 fec2 	bl	8000b10 <__aeabi_dcmple>
 8008d8c:	b1a0      	cbz	r0, 8008db8 <_strtod_l+0xb50>
 8008d8e:	4639      	mov	r1, r7
 8008d90:	4630      	mov	r0, r6
 8008d92:	f7f7 ff19 	bl	8000bc8 <__aeabi_d2uiz>
 8008d96:	2801      	cmp	r0, #1
 8008d98:	bf38      	it	cc
 8008d9a:	2001      	movcc	r0, #1
 8008d9c:	f7f7 fbc2 	bl	8000524 <__aeabi_ui2d>
 8008da0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008da2:	4606      	mov	r6, r0
 8008da4:	460f      	mov	r7, r1
 8008da6:	b9fb      	cbnz	r3, 8008de8 <_strtod_l+0xb80>
 8008da8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008dac:	9014      	str	r0, [sp, #80]	@ 0x50
 8008dae:	9315      	str	r3, [sp, #84]	@ 0x54
 8008db0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008db4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008db8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008dba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008dbe:	1b5b      	subs	r3, r3, r5
 8008dc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8008dc2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008dc6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008dca:	f002 fc75 	bl	800b6b8 <__ulp>
 8008dce:	4650      	mov	r0, sl
 8008dd0:	ec53 2b10 	vmov	r2, r3, d0
 8008dd4:	4659      	mov	r1, fp
 8008dd6:	f7f7 fc1f 	bl	8000618 <__aeabi_dmul>
 8008dda:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008dde:	f7f7 fa65 	bl	80002ac <__adddf3>
 8008de2:	4682      	mov	sl, r0
 8008de4:	468b      	mov	fp, r1
 8008de6:	e770      	b.n	8008cca <_strtod_l+0xa62>
 8008de8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008dec:	e7e0      	b.n	8008db0 <_strtod_l+0xb48>
 8008dee:	a30e      	add	r3, pc, #56	@ (adr r3, 8008e28 <_strtod_l+0xbc0>)
 8008df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df4:	f7f7 fe82 	bl	8000afc <__aeabi_dcmplt>
 8008df8:	e798      	b.n	8008d2c <_strtod_l+0xac4>
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	930e      	str	r3, [sp, #56]	@ 0x38
 8008dfe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008e00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e02:	6013      	str	r3, [r2, #0]
 8008e04:	f7ff ba6d 	b.w	80082e2 <_strtod_l+0x7a>
 8008e08:	2a65      	cmp	r2, #101	@ 0x65
 8008e0a:	f43f ab68 	beq.w	80084de <_strtod_l+0x276>
 8008e0e:	2a45      	cmp	r2, #69	@ 0x45
 8008e10:	f43f ab65 	beq.w	80084de <_strtod_l+0x276>
 8008e14:	2301      	movs	r3, #1
 8008e16:	f7ff bba0 	b.w	800855a <_strtod_l+0x2f2>
 8008e1a:	bf00      	nop
 8008e1c:	f3af 8000 	nop.w
 8008e20:	ffc00000 	.word	0xffc00000
 8008e24:	41dfffff 	.word	0x41dfffff
 8008e28:	94a03595 	.word	0x94a03595
 8008e2c:	3fcfffff 	.word	0x3fcfffff

08008e30 <strtod>:
 8008e30:	460a      	mov	r2, r1
 8008e32:	4601      	mov	r1, r0
 8008e34:	4802      	ldr	r0, [pc, #8]	@ (8008e40 <strtod+0x10>)
 8008e36:	4b03      	ldr	r3, [pc, #12]	@ (8008e44 <strtod+0x14>)
 8008e38:	6800      	ldr	r0, [r0, #0]
 8008e3a:	f7ff ba15 	b.w	8008268 <_strtod_l>
 8008e3e:	bf00      	nop
 8008e40:	20000194 	.word	0x20000194
 8008e44:	20000028 	.word	0x20000028

08008e48 <__cvt>:
 8008e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e4c:	ec57 6b10 	vmov	r6, r7, d0
 8008e50:	2f00      	cmp	r7, #0
 8008e52:	460c      	mov	r4, r1
 8008e54:	4619      	mov	r1, r3
 8008e56:	463b      	mov	r3, r7
 8008e58:	bfbb      	ittet	lt
 8008e5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008e5e:	461f      	movlt	r7, r3
 8008e60:	2300      	movge	r3, #0
 8008e62:	232d      	movlt	r3, #45	@ 0x2d
 8008e64:	700b      	strb	r3, [r1, #0]
 8008e66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008e6c:	4691      	mov	r9, r2
 8008e6e:	f023 0820 	bic.w	r8, r3, #32
 8008e72:	bfbc      	itt	lt
 8008e74:	4632      	movlt	r2, r6
 8008e76:	4616      	movlt	r6, r2
 8008e78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008e7c:	d005      	beq.n	8008e8a <__cvt+0x42>
 8008e7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008e82:	d100      	bne.n	8008e86 <__cvt+0x3e>
 8008e84:	3401      	adds	r4, #1
 8008e86:	2102      	movs	r1, #2
 8008e88:	e000      	b.n	8008e8c <__cvt+0x44>
 8008e8a:	2103      	movs	r1, #3
 8008e8c:	ab03      	add	r3, sp, #12
 8008e8e:	9301      	str	r3, [sp, #4]
 8008e90:	ab02      	add	r3, sp, #8
 8008e92:	9300      	str	r3, [sp, #0]
 8008e94:	ec47 6b10 	vmov	d0, r6, r7
 8008e98:	4653      	mov	r3, sl
 8008e9a:	4622      	mov	r2, r4
 8008e9c:	f000 fe84 	bl	8009ba8 <_dtoa_r>
 8008ea0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008ea4:	4605      	mov	r5, r0
 8008ea6:	d119      	bne.n	8008edc <__cvt+0x94>
 8008ea8:	f019 0f01 	tst.w	r9, #1
 8008eac:	d00e      	beq.n	8008ecc <__cvt+0x84>
 8008eae:	eb00 0904 	add.w	r9, r0, r4
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	4630      	mov	r0, r6
 8008eb8:	4639      	mov	r1, r7
 8008eba:	f7f7 fe15 	bl	8000ae8 <__aeabi_dcmpeq>
 8008ebe:	b108      	cbz	r0, 8008ec4 <__cvt+0x7c>
 8008ec0:	f8cd 900c 	str.w	r9, [sp, #12]
 8008ec4:	2230      	movs	r2, #48	@ 0x30
 8008ec6:	9b03      	ldr	r3, [sp, #12]
 8008ec8:	454b      	cmp	r3, r9
 8008eca:	d31e      	bcc.n	8008f0a <__cvt+0xc2>
 8008ecc:	9b03      	ldr	r3, [sp, #12]
 8008ece:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008ed0:	1b5b      	subs	r3, r3, r5
 8008ed2:	4628      	mov	r0, r5
 8008ed4:	6013      	str	r3, [r2, #0]
 8008ed6:	b004      	add	sp, #16
 8008ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008edc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008ee0:	eb00 0904 	add.w	r9, r0, r4
 8008ee4:	d1e5      	bne.n	8008eb2 <__cvt+0x6a>
 8008ee6:	7803      	ldrb	r3, [r0, #0]
 8008ee8:	2b30      	cmp	r3, #48	@ 0x30
 8008eea:	d10a      	bne.n	8008f02 <__cvt+0xba>
 8008eec:	2200      	movs	r2, #0
 8008eee:	2300      	movs	r3, #0
 8008ef0:	4630      	mov	r0, r6
 8008ef2:	4639      	mov	r1, r7
 8008ef4:	f7f7 fdf8 	bl	8000ae8 <__aeabi_dcmpeq>
 8008ef8:	b918      	cbnz	r0, 8008f02 <__cvt+0xba>
 8008efa:	f1c4 0401 	rsb	r4, r4, #1
 8008efe:	f8ca 4000 	str.w	r4, [sl]
 8008f02:	f8da 3000 	ldr.w	r3, [sl]
 8008f06:	4499      	add	r9, r3
 8008f08:	e7d3      	b.n	8008eb2 <__cvt+0x6a>
 8008f0a:	1c59      	adds	r1, r3, #1
 8008f0c:	9103      	str	r1, [sp, #12]
 8008f0e:	701a      	strb	r2, [r3, #0]
 8008f10:	e7d9      	b.n	8008ec6 <__cvt+0x7e>

08008f12 <__exponent>:
 8008f12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f14:	2900      	cmp	r1, #0
 8008f16:	bfba      	itte	lt
 8008f18:	4249      	neglt	r1, r1
 8008f1a:	232d      	movlt	r3, #45	@ 0x2d
 8008f1c:	232b      	movge	r3, #43	@ 0x2b
 8008f1e:	2909      	cmp	r1, #9
 8008f20:	7002      	strb	r2, [r0, #0]
 8008f22:	7043      	strb	r3, [r0, #1]
 8008f24:	dd29      	ble.n	8008f7a <__exponent+0x68>
 8008f26:	f10d 0307 	add.w	r3, sp, #7
 8008f2a:	461d      	mov	r5, r3
 8008f2c:	270a      	movs	r7, #10
 8008f2e:	461a      	mov	r2, r3
 8008f30:	fbb1 f6f7 	udiv	r6, r1, r7
 8008f34:	fb07 1416 	mls	r4, r7, r6, r1
 8008f38:	3430      	adds	r4, #48	@ 0x30
 8008f3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008f3e:	460c      	mov	r4, r1
 8008f40:	2c63      	cmp	r4, #99	@ 0x63
 8008f42:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8008f46:	4631      	mov	r1, r6
 8008f48:	dcf1      	bgt.n	8008f2e <__exponent+0x1c>
 8008f4a:	3130      	adds	r1, #48	@ 0x30
 8008f4c:	1e94      	subs	r4, r2, #2
 8008f4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008f52:	1c41      	adds	r1, r0, #1
 8008f54:	4623      	mov	r3, r4
 8008f56:	42ab      	cmp	r3, r5
 8008f58:	d30a      	bcc.n	8008f70 <__exponent+0x5e>
 8008f5a:	f10d 0309 	add.w	r3, sp, #9
 8008f5e:	1a9b      	subs	r3, r3, r2
 8008f60:	42ac      	cmp	r4, r5
 8008f62:	bf88      	it	hi
 8008f64:	2300      	movhi	r3, #0
 8008f66:	3302      	adds	r3, #2
 8008f68:	4403      	add	r3, r0
 8008f6a:	1a18      	subs	r0, r3, r0
 8008f6c:	b003      	add	sp, #12
 8008f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f70:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008f74:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008f78:	e7ed      	b.n	8008f56 <__exponent+0x44>
 8008f7a:	2330      	movs	r3, #48	@ 0x30
 8008f7c:	3130      	adds	r1, #48	@ 0x30
 8008f7e:	7083      	strb	r3, [r0, #2]
 8008f80:	70c1      	strb	r1, [r0, #3]
 8008f82:	1d03      	adds	r3, r0, #4
 8008f84:	e7f1      	b.n	8008f6a <__exponent+0x58>
	...

08008f88 <_printf_float>:
 8008f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f8c:	b08d      	sub	sp, #52	@ 0x34
 8008f8e:	460c      	mov	r4, r1
 8008f90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008f94:	4616      	mov	r6, r2
 8008f96:	461f      	mov	r7, r3
 8008f98:	4605      	mov	r5, r0
 8008f9a:	f000 fced 	bl	8009978 <_localeconv_r>
 8008f9e:	6803      	ldr	r3, [r0, #0]
 8008fa0:	9304      	str	r3, [sp, #16]
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f7f7 f974 	bl	8000290 <strlen>
 8008fa8:	2300      	movs	r3, #0
 8008faa:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fac:	f8d8 3000 	ldr.w	r3, [r8]
 8008fb0:	9005      	str	r0, [sp, #20]
 8008fb2:	3307      	adds	r3, #7
 8008fb4:	f023 0307 	bic.w	r3, r3, #7
 8008fb8:	f103 0208 	add.w	r2, r3, #8
 8008fbc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008fc0:	f8d4 b000 	ldr.w	fp, [r4]
 8008fc4:	f8c8 2000 	str.w	r2, [r8]
 8008fc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008fcc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008fd0:	9307      	str	r3, [sp, #28]
 8008fd2:	f8cd 8018 	str.w	r8, [sp, #24]
 8008fd6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008fda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008fde:	4b9c      	ldr	r3, [pc, #624]	@ (8009250 <_printf_float+0x2c8>)
 8008fe0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008fe4:	f7f7 fdb2 	bl	8000b4c <__aeabi_dcmpun>
 8008fe8:	bb70      	cbnz	r0, 8009048 <_printf_float+0xc0>
 8008fea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008fee:	4b98      	ldr	r3, [pc, #608]	@ (8009250 <_printf_float+0x2c8>)
 8008ff0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008ff4:	f7f7 fd8c 	bl	8000b10 <__aeabi_dcmple>
 8008ff8:	bb30      	cbnz	r0, 8009048 <_printf_float+0xc0>
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	4640      	mov	r0, r8
 8009000:	4649      	mov	r1, r9
 8009002:	f7f7 fd7b 	bl	8000afc <__aeabi_dcmplt>
 8009006:	b110      	cbz	r0, 800900e <_printf_float+0x86>
 8009008:	232d      	movs	r3, #45	@ 0x2d
 800900a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800900e:	4a91      	ldr	r2, [pc, #580]	@ (8009254 <_printf_float+0x2cc>)
 8009010:	4b91      	ldr	r3, [pc, #580]	@ (8009258 <_printf_float+0x2d0>)
 8009012:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009016:	bf8c      	ite	hi
 8009018:	4690      	movhi	r8, r2
 800901a:	4698      	movls	r8, r3
 800901c:	2303      	movs	r3, #3
 800901e:	6123      	str	r3, [r4, #16]
 8009020:	f02b 0304 	bic.w	r3, fp, #4
 8009024:	6023      	str	r3, [r4, #0]
 8009026:	f04f 0900 	mov.w	r9, #0
 800902a:	9700      	str	r7, [sp, #0]
 800902c:	4633      	mov	r3, r6
 800902e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009030:	4621      	mov	r1, r4
 8009032:	4628      	mov	r0, r5
 8009034:	f000 f9d2 	bl	80093dc <_printf_common>
 8009038:	3001      	adds	r0, #1
 800903a:	f040 808d 	bne.w	8009158 <_printf_float+0x1d0>
 800903e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009042:	b00d      	add	sp, #52	@ 0x34
 8009044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009048:	4642      	mov	r2, r8
 800904a:	464b      	mov	r3, r9
 800904c:	4640      	mov	r0, r8
 800904e:	4649      	mov	r1, r9
 8009050:	f7f7 fd7c 	bl	8000b4c <__aeabi_dcmpun>
 8009054:	b140      	cbz	r0, 8009068 <_printf_float+0xe0>
 8009056:	464b      	mov	r3, r9
 8009058:	2b00      	cmp	r3, #0
 800905a:	bfbc      	itt	lt
 800905c:	232d      	movlt	r3, #45	@ 0x2d
 800905e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009062:	4a7e      	ldr	r2, [pc, #504]	@ (800925c <_printf_float+0x2d4>)
 8009064:	4b7e      	ldr	r3, [pc, #504]	@ (8009260 <_printf_float+0x2d8>)
 8009066:	e7d4      	b.n	8009012 <_printf_float+0x8a>
 8009068:	6863      	ldr	r3, [r4, #4]
 800906a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800906e:	9206      	str	r2, [sp, #24]
 8009070:	1c5a      	adds	r2, r3, #1
 8009072:	d13b      	bne.n	80090ec <_printf_float+0x164>
 8009074:	2306      	movs	r3, #6
 8009076:	6063      	str	r3, [r4, #4]
 8009078:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800907c:	2300      	movs	r3, #0
 800907e:	6022      	str	r2, [r4, #0]
 8009080:	9303      	str	r3, [sp, #12]
 8009082:	ab0a      	add	r3, sp, #40	@ 0x28
 8009084:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009088:	ab09      	add	r3, sp, #36	@ 0x24
 800908a:	9300      	str	r3, [sp, #0]
 800908c:	6861      	ldr	r1, [r4, #4]
 800908e:	ec49 8b10 	vmov	d0, r8, r9
 8009092:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009096:	4628      	mov	r0, r5
 8009098:	f7ff fed6 	bl	8008e48 <__cvt>
 800909c:	9b06      	ldr	r3, [sp, #24]
 800909e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80090a0:	2b47      	cmp	r3, #71	@ 0x47
 80090a2:	4680      	mov	r8, r0
 80090a4:	d129      	bne.n	80090fa <_printf_float+0x172>
 80090a6:	1cc8      	adds	r0, r1, #3
 80090a8:	db02      	blt.n	80090b0 <_printf_float+0x128>
 80090aa:	6863      	ldr	r3, [r4, #4]
 80090ac:	4299      	cmp	r1, r3
 80090ae:	dd41      	ble.n	8009134 <_printf_float+0x1ac>
 80090b0:	f1aa 0a02 	sub.w	sl, sl, #2
 80090b4:	fa5f fa8a 	uxtb.w	sl, sl
 80090b8:	3901      	subs	r1, #1
 80090ba:	4652      	mov	r2, sl
 80090bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80090c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80090c2:	f7ff ff26 	bl	8008f12 <__exponent>
 80090c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80090c8:	1813      	adds	r3, r2, r0
 80090ca:	2a01      	cmp	r2, #1
 80090cc:	4681      	mov	r9, r0
 80090ce:	6123      	str	r3, [r4, #16]
 80090d0:	dc02      	bgt.n	80090d8 <_printf_float+0x150>
 80090d2:	6822      	ldr	r2, [r4, #0]
 80090d4:	07d2      	lsls	r2, r2, #31
 80090d6:	d501      	bpl.n	80090dc <_printf_float+0x154>
 80090d8:	3301      	adds	r3, #1
 80090da:	6123      	str	r3, [r4, #16]
 80090dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d0a2      	beq.n	800902a <_printf_float+0xa2>
 80090e4:	232d      	movs	r3, #45	@ 0x2d
 80090e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090ea:	e79e      	b.n	800902a <_printf_float+0xa2>
 80090ec:	9a06      	ldr	r2, [sp, #24]
 80090ee:	2a47      	cmp	r2, #71	@ 0x47
 80090f0:	d1c2      	bne.n	8009078 <_printf_float+0xf0>
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d1c0      	bne.n	8009078 <_printf_float+0xf0>
 80090f6:	2301      	movs	r3, #1
 80090f8:	e7bd      	b.n	8009076 <_printf_float+0xee>
 80090fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80090fe:	d9db      	bls.n	80090b8 <_printf_float+0x130>
 8009100:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009104:	d118      	bne.n	8009138 <_printf_float+0x1b0>
 8009106:	2900      	cmp	r1, #0
 8009108:	6863      	ldr	r3, [r4, #4]
 800910a:	dd0b      	ble.n	8009124 <_printf_float+0x19c>
 800910c:	6121      	str	r1, [r4, #16]
 800910e:	b913      	cbnz	r3, 8009116 <_printf_float+0x18e>
 8009110:	6822      	ldr	r2, [r4, #0]
 8009112:	07d0      	lsls	r0, r2, #31
 8009114:	d502      	bpl.n	800911c <_printf_float+0x194>
 8009116:	3301      	adds	r3, #1
 8009118:	440b      	add	r3, r1
 800911a:	6123      	str	r3, [r4, #16]
 800911c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800911e:	f04f 0900 	mov.w	r9, #0
 8009122:	e7db      	b.n	80090dc <_printf_float+0x154>
 8009124:	b913      	cbnz	r3, 800912c <_printf_float+0x1a4>
 8009126:	6822      	ldr	r2, [r4, #0]
 8009128:	07d2      	lsls	r2, r2, #31
 800912a:	d501      	bpl.n	8009130 <_printf_float+0x1a8>
 800912c:	3302      	adds	r3, #2
 800912e:	e7f4      	b.n	800911a <_printf_float+0x192>
 8009130:	2301      	movs	r3, #1
 8009132:	e7f2      	b.n	800911a <_printf_float+0x192>
 8009134:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009138:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800913a:	4299      	cmp	r1, r3
 800913c:	db05      	blt.n	800914a <_printf_float+0x1c2>
 800913e:	6823      	ldr	r3, [r4, #0]
 8009140:	6121      	str	r1, [r4, #16]
 8009142:	07d8      	lsls	r0, r3, #31
 8009144:	d5ea      	bpl.n	800911c <_printf_float+0x194>
 8009146:	1c4b      	adds	r3, r1, #1
 8009148:	e7e7      	b.n	800911a <_printf_float+0x192>
 800914a:	2900      	cmp	r1, #0
 800914c:	bfd4      	ite	le
 800914e:	f1c1 0202 	rsble	r2, r1, #2
 8009152:	2201      	movgt	r2, #1
 8009154:	4413      	add	r3, r2
 8009156:	e7e0      	b.n	800911a <_printf_float+0x192>
 8009158:	6823      	ldr	r3, [r4, #0]
 800915a:	055a      	lsls	r2, r3, #21
 800915c:	d407      	bmi.n	800916e <_printf_float+0x1e6>
 800915e:	6923      	ldr	r3, [r4, #16]
 8009160:	4642      	mov	r2, r8
 8009162:	4631      	mov	r1, r6
 8009164:	4628      	mov	r0, r5
 8009166:	47b8      	blx	r7
 8009168:	3001      	adds	r0, #1
 800916a:	d12b      	bne.n	80091c4 <_printf_float+0x23c>
 800916c:	e767      	b.n	800903e <_printf_float+0xb6>
 800916e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009172:	f240 80dd 	bls.w	8009330 <_printf_float+0x3a8>
 8009176:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800917a:	2200      	movs	r2, #0
 800917c:	2300      	movs	r3, #0
 800917e:	f7f7 fcb3 	bl	8000ae8 <__aeabi_dcmpeq>
 8009182:	2800      	cmp	r0, #0
 8009184:	d033      	beq.n	80091ee <_printf_float+0x266>
 8009186:	4a37      	ldr	r2, [pc, #220]	@ (8009264 <_printf_float+0x2dc>)
 8009188:	2301      	movs	r3, #1
 800918a:	4631      	mov	r1, r6
 800918c:	4628      	mov	r0, r5
 800918e:	47b8      	blx	r7
 8009190:	3001      	adds	r0, #1
 8009192:	f43f af54 	beq.w	800903e <_printf_float+0xb6>
 8009196:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800919a:	4543      	cmp	r3, r8
 800919c:	db02      	blt.n	80091a4 <_printf_float+0x21c>
 800919e:	6823      	ldr	r3, [r4, #0]
 80091a0:	07d8      	lsls	r0, r3, #31
 80091a2:	d50f      	bpl.n	80091c4 <_printf_float+0x23c>
 80091a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091a8:	4631      	mov	r1, r6
 80091aa:	4628      	mov	r0, r5
 80091ac:	47b8      	blx	r7
 80091ae:	3001      	adds	r0, #1
 80091b0:	f43f af45 	beq.w	800903e <_printf_float+0xb6>
 80091b4:	f04f 0900 	mov.w	r9, #0
 80091b8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80091bc:	f104 0a1a 	add.w	sl, r4, #26
 80091c0:	45c8      	cmp	r8, r9
 80091c2:	dc09      	bgt.n	80091d8 <_printf_float+0x250>
 80091c4:	6823      	ldr	r3, [r4, #0]
 80091c6:	079b      	lsls	r3, r3, #30
 80091c8:	f100 8103 	bmi.w	80093d2 <_printf_float+0x44a>
 80091cc:	68e0      	ldr	r0, [r4, #12]
 80091ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80091d0:	4298      	cmp	r0, r3
 80091d2:	bfb8      	it	lt
 80091d4:	4618      	movlt	r0, r3
 80091d6:	e734      	b.n	8009042 <_printf_float+0xba>
 80091d8:	2301      	movs	r3, #1
 80091da:	4652      	mov	r2, sl
 80091dc:	4631      	mov	r1, r6
 80091de:	4628      	mov	r0, r5
 80091e0:	47b8      	blx	r7
 80091e2:	3001      	adds	r0, #1
 80091e4:	f43f af2b 	beq.w	800903e <_printf_float+0xb6>
 80091e8:	f109 0901 	add.w	r9, r9, #1
 80091ec:	e7e8      	b.n	80091c0 <_printf_float+0x238>
 80091ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	dc39      	bgt.n	8009268 <_printf_float+0x2e0>
 80091f4:	4a1b      	ldr	r2, [pc, #108]	@ (8009264 <_printf_float+0x2dc>)
 80091f6:	2301      	movs	r3, #1
 80091f8:	4631      	mov	r1, r6
 80091fa:	4628      	mov	r0, r5
 80091fc:	47b8      	blx	r7
 80091fe:	3001      	adds	r0, #1
 8009200:	f43f af1d 	beq.w	800903e <_printf_float+0xb6>
 8009204:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009208:	ea59 0303 	orrs.w	r3, r9, r3
 800920c:	d102      	bne.n	8009214 <_printf_float+0x28c>
 800920e:	6823      	ldr	r3, [r4, #0]
 8009210:	07d9      	lsls	r1, r3, #31
 8009212:	d5d7      	bpl.n	80091c4 <_printf_float+0x23c>
 8009214:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009218:	4631      	mov	r1, r6
 800921a:	4628      	mov	r0, r5
 800921c:	47b8      	blx	r7
 800921e:	3001      	adds	r0, #1
 8009220:	f43f af0d 	beq.w	800903e <_printf_float+0xb6>
 8009224:	f04f 0a00 	mov.w	sl, #0
 8009228:	f104 0b1a 	add.w	fp, r4, #26
 800922c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800922e:	425b      	negs	r3, r3
 8009230:	4553      	cmp	r3, sl
 8009232:	dc01      	bgt.n	8009238 <_printf_float+0x2b0>
 8009234:	464b      	mov	r3, r9
 8009236:	e793      	b.n	8009160 <_printf_float+0x1d8>
 8009238:	2301      	movs	r3, #1
 800923a:	465a      	mov	r2, fp
 800923c:	4631      	mov	r1, r6
 800923e:	4628      	mov	r0, r5
 8009240:	47b8      	blx	r7
 8009242:	3001      	adds	r0, #1
 8009244:	f43f aefb 	beq.w	800903e <_printf_float+0xb6>
 8009248:	f10a 0a01 	add.w	sl, sl, #1
 800924c:	e7ee      	b.n	800922c <_printf_float+0x2a4>
 800924e:	bf00      	nop
 8009250:	7fefffff 	.word	0x7fefffff
 8009254:	0800c4ee 	.word	0x0800c4ee
 8009258:	0800c4ea 	.word	0x0800c4ea
 800925c:	0800c4f6 	.word	0x0800c4f6
 8009260:	0800c4f2 	.word	0x0800c4f2
 8009264:	0800c4fa 	.word	0x0800c4fa
 8009268:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800926a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800926e:	4553      	cmp	r3, sl
 8009270:	bfa8      	it	ge
 8009272:	4653      	movge	r3, sl
 8009274:	2b00      	cmp	r3, #0
 8009276:	4699      	mov	r9, r3
 8009278:	dc36      	bgt.n	80092e8 <_printf_float+0x360>
 800927a:	f04f 0b00 	mov.w	fp, #0
 800927e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009282:	f104 021a 	add.w	r2, r4, #26
 8009286:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009288:	9306      	str	r3, [sp, #24]
 800928a:	eba3 0309 	sub.w	r3, r3, r9
 800928e:	455b      	cmp	r3, fp
 8009290:	dc31      	bgt.n	80092f6 <_printf_float+0x36e>
 8009292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009294:	459a      	cmp	sl, r3
 8009296:	dc3a      	bgt.n	800930e <_printf_float+0x386>
 8009298:	6823      	ldr	r3, [r4, #0]
 800929a:	07da      	lsls	r2, r3, #31
 800929c:	d437      	bmi.n	800930e <_printf_float+0x386>
 800929e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092a0:	ebaa 0903 	sub.w	r9, sl, r3
 80092a4:	9b06      	ldr	r3, [sp, #24]
 80092a6:	ebaa 0303 	sub.w	r3, sl, r3
 80092aa:	4599      	cmp	r9, r3
 80092ac:	bfa8      	it	ge
 80092ae:	4699      	movge	r9, r3
 80092b0:	f1b9 0f00 	cmp.w	r9, #0
 80092b4:	dc33      	bgt.n	800931e <_printf_float+0x396>
 80092b6:	f04f 0800 	mov.w	r8, #0
 80092ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80092be:	f104 0b1a 	add.w	fp, r4, #26
 80092c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092c4:	ebaa 0303 	sub.w	r3, sl, r3
 80092c8:	eba3 0309 	sub.w	r3, r3, r9
 80092cc:	4543      	cmp	r3, r8
 80092ce:	f77f af79 	ble.w	80091c4 <_printf_float+0x23c>
 80092d2:	2301      	movs	r3, #1
 80092d4:	465a      	mov	r2, fp
 80092d6:	4631      	mov	r1, r6
 80092d8:	4628      	mov	r0, r5
 80092da:	47b8      	blx	r7
 80092dc:	3001      	adds	r0, #1
 80092de:	f43f aeae 	beq.w	800903e <_printf_float+0xb6>
 80092e2:	f108 0801 	add.w	r8, r8, #1
 80092e6:	e7ec      	b.n	80092c2 <_printf_float+0x33a>
 80092e8:	4642      	mov	r2, r8
 80092ea:	4631      	mov	r1, r6
 80092ec:	4628      	mov	r0, r5
 80092ee:	47b8      	blx	r7
 80092f0:	3001      	adds	r0, #1
 80092f2:	d1c2      	bne.n	800927a <_printf_float+0x2f2>
 80092f4:	e6a3      	b.n	800903e <_printf_float+0xb6>
 80092f6:	2301      	movs	r3, #1
 80092f8:	4631      	mov	r1, r6
 80092fa:	4628      	mov	r0, r5
 80092fc:	9206      	str	r2, [sp, #24]
 80092fe:	47b8      	blx	r7
 8009300:	3001      	adds	r0, #1
 8009302:	f43f ae9c 	beq.w	800903e <_printf_float+0xb6>
 8009306:	9a06      	ldr	r2, [sp, #24]
 8009308:	f10b 0b01 	add.w	fp, fp, #1
 800930c:	e7bb      	b.n	8009286 <_printf_float+0x2fe>
 800930e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009312:	4631      	mov	r1, r6
 8009314:	4628      	mov	r0, r5
 8009316:	47b8      	blx	r7
 8009318:	3001      	adds	r0, #1
 800931a:	d1c0      	bne.n	800929e <_printf_float+0x316>
 800931c:	e68f      	b.n	800903e <_printf_float+0xb6>
 800931e:	9a06      	ldr	r2, [sp, #24]
 8009320:	464b      	mov	r3, r9
 8009322:	4442      	add	r2, r8
 8009324:	4631      	mov	r1, r6
 8009326:	4628      	mov	r0, r5
 8009328:	47b8      	blx	r7
 800932a:	3001      	adds	r0, #1
 800932c:	d1c3      	bne.n	80092b6 <_printf_float+0x32e>
 800932e:	e686      	b.n	800903e <_printf_float+0xb6>
 8009330:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009334:	f1ba 0f01 	cmp.w	sl, #1
 8009338:	dc01      	bgt.n	800933e <_printf_float+0x3b6>
 800933a:	07db      	lsls	r3, r3, #31
 800933c:	d536      	bpl.n	80093ac <_printf_float+0x424>
 800933e:	2301      	movs	r3, #1
 8009340:	4642      	mov	r2, r8
 8009342:	4631      	mov	r1, r6
 8009344:	4628      	mov	r0, r5
 8009346:	47b8      	blx	r7
 8009348:	3001      	adds	r0, #1
 800934a:	f43f ae78 	beq.w	800903e <_printf_float+0xb6>
 800934e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009352:	4631      	mov	r1, r6
 8009354:	4628      	mov	r0, r5
 8009356:	47b8      	blx	r7
 8009358:	3001      	adds	r0, #1
 800935a:	f43f ae70 	beq.w	800903e <_printf_float+0xb6>
 800935e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009362:	2200      	movs	r2, #0
 8009364:	2300      	movs	r3, #0
 8009366:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800936a:	f7f7 fbbd 	bl	8000ae8 <__aeabi_dcmpeq>
 800936e:	b9c0      	cbnz	r0, 80093a2 <_printf_float+0x41a>
 8009370:	4653      	mov	r3, sl
 8009372:	f108 0201 	add.w	r2, r8, #1
 8009376:	4631      	mov	r1, r6
 8009378:	4628      	mov	r0, r5
 800937a:	47b8      	blx	r7
 800937c:	3001      	adds	r0, #1
 800937e:	d10c      	bne.n	800939a <_printf_float+0x412>
 8009380:	e65d      	b.n	800903e <_printf_float+0xb6>
 8009382:	2301      	movs	r3, #1
 8009384:	465a      	mov	r2, fp
 8009386:	4631      	mov	r1, r6
 8009388:	4628      	mov	r0, r5
 800938a:	47b8      	blx	r7
 800938c:	3001      	adds	r0, #1
 800938e:	f43f ae56 	beq.w	800903e <_printf_float+0xb6>
 8009392:	f108 0801 	add.w	r8, r8, #1
 8009396:	45d0      	cmp	r8, sl
 8009398:	dbf3      	blt.n	8009382 <_printf_float+0x3fa>
 800939a:	464b      	mov	r3, r9
 800939c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80093a0:	e6df      	b.n	8009162 <_printf_float+0x1da>
 80093a2:	f04f 0800 	mov.w	r8, #0
 80093a6:	f104 0b1a 	add.w	fp, r4, #26
 80093aa:	e7f4      	b.n	8009396 <_printf_float+0x40e>
 80093ac:	2301      	movs	r3, #1
 80093ae:	4642      	mov	r2, r8
 80093b0:	e7e1      	b.n	8009376 <_printf_float+0x3ee>
 80093b2:	2301      	movs	r3, #1
 80093b4:	464a      	mov	r2, r9
 80093b6:	4631      	mov	r1, r6
 80093b8:	4628      	mov	r0, r5
 80093ba:	47b8      	blx	r7
 80093bc:	3001      	adds	r0, #1
 80093be:	f43f ae3e 	beq.w	800903e <_printf_float+0xb6>
 80093c2:	f108 0801 	add.w	r8, r8, #1
 80093c6:	68e3      	ldr	r3, [r4, #12]
 80093c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80093ca:	1a5b      	subs	r3, r3, r1
 80093cc:	4543      	cmp	r3, r8
 80093ce:	dcf0      	bgt.n	80093b2 <_printf_float+0x42a>
 80093d0:	e6fc      	b.n	80091cc <_printf_float+0x244>
 80093d2:	f04f 0800 	mov.w	r8, #0
 80093d6:	f104 0919 	add.w	r9, r4, #25
 80093da:	e7f4      	b.n	80093c6 <_printf_float+0x43e>

080093dc <_printf_common>:
 80093dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093e0:	4616      	mov	r6, r2
 80093e2:	4698      	mov	r8, r3
 80093e4:	688a      	ldr	r2, [r1, #8]
 80093e6:	690b      	ldr	r3, [r1, #16]
 80093e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80093ec:	4293      	cmp	r3, r2
 80093ee:	bfb8      	it	lt
 80093f0:	4613      	movlt	r3, r2
 80093f2:	6033      	str	r3, [r6, #0]
 80093f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80093f8:	4607      	mov	r7, r0
 80093fa:	460c      	mov	r4, r1
 80093fc:	b10a      	cbz	r2, 8009402 <_printf_common+0x26>
 80093fe:	3301      	adds	r3, #1
 8009400:	6033      	str	r3, [r6, #0]
 8009402:	6823      	ldr	r3, [r4, #0]
 8009404:	0699      	lsls	r1, r3, #26
 8009406:	bf42      	ittt	mi
 8009408:	6833      	ldrmi	r3, [r6, #0]
 800940a:	3302      	addmi	r3, #2
 800940c:	6033      	strmi	r3, [r6, #0]
 800940e:	6825      	ldr	r5, [r4, #0]
 8009410:	f015 0506 	ands.w	r5, r5, #6
 8009414:	d106      	bne.n	8009424 <_printf_common+0x48>
 8009416:	f104 0a19 	add.w	sl, r4, #25
 800941a:	68e3      	ldr	r3, [r4, #12]
 800941c:	6832      	ldr	r2, [r6, #0]
 800941e:	1a9b      	subs	r3, r3, r2
 8009420:	42ab      	cmp	r3, r5
 8009422:	dc26      	bgt.n	8009472 <_printf_common+0x96>
 8009424:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009428:	6822      	ldr	r2, [r4, #0]
 800942a:	3b00      	subs	r3, #0
 800942c:	bf18      	it	ne
 800942e:	2301      	movne	r3, #1
 8009430:	0692      	lsls	r2, r2, #26
 8009432:	d42b      	bmi.n	800948c <_printf_common+0xb0>
 8009434:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009438:	4641      	mov	r1, r8
 800943a:	4638      	mov	r0, r7
 800943c:	47c8      	blx	r9
 800943e:	3001      	adds	r0, #1
 8009440:	d01e      	beq.n	8009480 <_printf_common+0xa4>
 8009442:	6823      	ldr	r3, [r4, #0]
 8009444:	6922      	ldr	r2, [r4, #16]
 8009446:	f003 0306 	and.w	r3, r3, #6
 800944a:	2b04      	cmp	r3, #4
 800944c:	bf02      	ittt	eq
 800944e:	68e5      	ldreq	r5, [r4, #12]
 8009450:	6833      	ldreq	r3, [r6, #0]
 8009452:	1aed      	subeq	r5, r5, r3
 8009454:	68a3      	ldr	r3, [r4, #8]
 8009456:	bf0c      	ite	eq
 8009458:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800945c:	2500      	movne	r5, #0
 800945e:	4293      	cmp	r3, r2
 8009460:	bfc4      	itt	gt
 8009462:	1a9b      	subgt	r3, r3, r2
 8009464:	18ed      	addgt	r5, r5, r3
 8009466:	2600      	movs	r6, #0
 8009468:	341a      	adds	r4, #26
 800946a:	42b5      	cmp	r5, r6
 800946c:	d11a      	bne.n	80094a4 <_printf_common+0xc8>
 800946e:	2000      	movs	r0, #0
 8009470:	e008      	b.n	8009484 <_printf_common+0xa8>
 8009472:	2301      	movs	r3, #1
 8009474:	4652      	mov	r2, sl
 8009476:	4641      	mov	r1, r8
 8009478:	4638      	mov	r0, r7
 800947a:	47c8      	blx	r9
 800947c:	3001      	adds	r0, #1
 800947e:	d103      	bne.n	8009488 <_printf_common+0xac>
 8009480:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009488:	3501      	adds	r5, #1
 800948a:	e7c6      	b.n	800941a <_printf_common+0x3e>
 800948c:	18e1      	adds	r1, r4, r3
 800948e:	1c5a      	adds	r2, r3, #1
 8009490:	2030      	movs	r0, #48	@ 0x30
 8009492:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009496:	4422      	add	r2, r4
 8009498:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800949c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80094a0:	3302      	adds	r3, #2
 80094a2:	e7c7      	b.n	8009434 <_printf_common+0x58>
 80094a4:	2301      	movs	r3, #1
 80094a6:	4622      	mov	r2, r4
 80094a8:	4641      	mov	r1, r8
 80094aa:	4638      	mov	r0, r7
 80094ac:	47c8      	blx	r9
 80094ae:	3001      	adds	r0, #1
 80094b0:	d0e6      	beq.n	8009480 <_printf_common+0xa4>
 80094b2:	3601      	adds	r6, #1
 80094b4:	e7d9      	b.n	800946a <_printf_common+0x8e>
	...

080094b8 <_printf_i>:
 80094b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094bc:	7e0f      	ldrb	r7, [r1, #24]
 80094be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80094c0:	2f78      	cmp	r7, #120	@ 0x78
 80094c2:	4691      	mov	r9, r2
 80094c4:	4680      	mov	r8, r0
 80094c6:	460c      	mov	r4, r1
 80094c8:	469a      	mov	sl, r3
 80094ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80094ce:	d807      	bhi.n	80094e0 <_printf_i+0x28>
 80094d0:	2f62      	cmp	r7, #98	@ 0x62
 80094d2:	d80a      	bhi.n	80094ea <_printf_i+0x32>
 80094d4:	2f00      	cmp	r7, #0
 80094d6:	f000 80d1 	beq.w	800967c <_printf_i+0x1c4>
 80094da:	2f58      	cmp	r7, #88	@ 0x58
 80094dc:	f000 80b8 	beq.w	8009650 <_printf_i+0x198>
 80094e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80094e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80094e8:	e03a      	b.n	8009560 <_printf_i+0xa8>
 80094ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80094ee:	2b15      	cmp	r3, #21
 80094f0:	d8f6      	bhi.n	80094e0 <_printf_i+0x28>
 80094f2:	a101      	add	r1, pc, #4	@ (adr r1, 80094f8 <_printf_i+0x40>)
 80094f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80094f8:	08009551 	.word	0x08009551
 80094fc:	08009565 	.word	0x08009565
 8009500:	080094e1 	.word	0x080094e1
 8009504:	080094e1 	.word	0x080094e1
 8009508:	080094e1 	.word	0x080094e1
 800950c:	080094e1 	.word	0x080094e1
 8009510:	08009565 	.word	0x08009565
 8009514:	080094e1 	.word	0x080094e1
 8009518:	080094e1 	.word	0x080094e1
 800951c:	080094e1 	.word	0x080094e1
 8009520:	080094e1 	.word	0x080094e1
 8009524:	08009663 	.word	0x08009663
 8009528:	0800958f 	.word	0x0800958f
 800952c:	0800961d 	.word	0x0800961d
 8009530:	080094e1 	.word	0x080094e1
 8009534:	080094e1 	.word	0x080094e1
 8009538:	08009685 	.word	0x08009685
 800953c:	080094e1 	.word	0x080094e1
 8009540:	0800958f 	.word	0x0800958f
 8009544:	080094e1 	.word	0x080094e1
 8009548:	080094e1 	.word	0x080094e1
 800954c:	08009625 	.word	0x08009625
 8009550:	6833      	ldr	r3, [r6, #0]
 8009552:	1d1a      	adds	r2, r3, #4
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	6032      	str	r2, [r6, #0]
 8009558:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800955c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009560:	2301      	movs	r3, #1
 8009562:	e09c      	b.n	800969e <_printf_i+0x1e6>
 8009564:	6833      	ldr	r3, [r6, #0]
 8009566:	6820      	ldr	r0, [r4, #0]
 8009568:	1d19      	adds	r1, r3, #4
 800956a:	6031      	str	r1, [r6, #0]
 800956c:	0606      	lsls	r6, r0, #24
 800956e:	d501      	bpl.n	8009574 <_printf_i+0xbc>
 8009570:	681d      	ldr	r5, [r3, #0]
 8009572:	e003      	b.n	800957c <_printf_i+0xc4>
 8009574:	0645      	lsls	r5, r0, #25
 8009576:	d5fb      	bpl.n	8009570 <_printf_i+0xb8>
 8009578:	f9b3 5000 	ldrsh.w	r5, [r3]
 800957c:	2d00      	cmp	r5, #0
 800957e:	da03      	bge.n	8009588 <_printf_i+0xd0>
 8009580:	232d      	movs	r3, #45	@ 0x2d
 8009582:	426d      	negs	r5, r5
 8009584:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009588:	4858      	ldr	r0, [pc, #352]	@ (80096ec <_printf_i+0x234>)
 800958a:	230a      	movs	r3, #10
 800958c:	e011      	b.n	80095b2 <_printf_i+0xfa>
 800958e:	6821      	ldr	r1, [r4, #0]
 8009590:	6833      	ldr	r3, [r6, #0]
 8009592:	0608      	lsls	r0, r1, #24
 8009594:	f853 5b04 	ldr.w	r5, [r3], #4
 8009598:	d402      	bmi.n	80095a0 <_printf_i+0xe8>
 800959a:	0649      	lsls	r1, r1, #25
 800959c:	bf48      	it	mi
 800959e:	b2ad      	uxthmi	r5, r5
 80095a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80095a2:	4852      	ldr	r0, [pc, #328]	@ (80096ec <_printf_i+0x234>)
 80095a4:	6033      	str	r3, [r6, #0]
 80095a6:	bf14      	ite	ne
 80095a8:	230a      	movne	r3, #10
 80095aa:	2308      	moveq	r3, #8
 80095ac:	2100      	movs	r1, #0
 80095ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80095b2:	6866      	ldr	r6, [r4, #4]
 80095b4:	60a6      	str	r6, [r4, #8]
 80095b6:	2e00      	cmp	r6, #0
 80095b8:	db05      	blt.n	80095c6 <_printf_i+0x10e>
 80095ba:	6821      	ldr	r1, [r4, #0]
 80095bc:	432e      	orrs	r6, r5
 80095be:	f021 0104 	bic.w	r1, r1, #4
 80095c2:	6021      	str	r1, [r4, #0]
 80095c4:	d04b      	beq.n	800965e <_printf_i+0x1a6>
 80095c6:	4616      	mov	r6, r2
 80095c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80095cc:	fb03 5711 	mls	r7, r3, r1, r5
 80095d0:	5dc7      	ldrb	r7, [r0, r7]
 80095d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80095d6:	462f      	mov	r7, r5
 80095d8:	42bb      	cmp	r3, r7
 80095da:	460d      	mov	r5, r1
 80095dc:	d9f4      	bls.n	80095c8 <_printf_i+0x110>
 80095de:	2b08      	cmp	r3, #8
 80095e0:	d10b      	bne.n	80095fa <_printf_i+0x142>
 80095e2:	6823      	ldr	r3, [r4, #0]
 80095e4:	07df      	lsls	r7, r3, #31
 80095e6:	d508      	bpl.n	80095fa <_printf_i+0x142>
 80095e8:	6923      	ldr	r3, [r4, #16]
 80095ea:	6861      	ldr	r1, [r4, #4]
 80095ec:	4299      	cmp	r1, r3
 80095ee:	bfde      	ittt	le
 80095f0:	2330      	movle	r3, #48	@ 0x30
 80095f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80095f6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80095fa:	1b92      	subs	r2, r2, r6
 80095fc:	6122      	str	r2, [r4, #16]
 80095fe:	f8cd a000 	str.w	sl, [sp]
 8009602:	464b      	mov	r3, r9
 8009604:	aa03      	add	r2, sp, #12
 8009606:	4621      	mov	r1, r4
 8009608:	4640      	mov	r0, r8
 800960a:	f7ff fee7 	bl	80093dc <_printf_common>
 800960e:	3001      	adds	r0, #1
 8009610:	d14a      	bne.n	80096a8 <_printf_i+0x1f0>
 8009612:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009616:	b004      	add	sp, #16
 8009618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800961c:	6823      	ldr	r3, [r4, #0]
 800961e:	f043 0320 	orr.w	r3, r3, #32
 8009622:	6023      	str	r3, [r4, #0]
 8009624:	4832      	ldr	r0, [pc, #200]	@ (80096f0 <_printf_i+0x238>)
 8009626:	2778      	movs	r7, #120	@ 0x78
 8009628:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800962c:	6823      	ldr	r3, [r4, #0]
 800962e:	6831      	ldr	r1, [r6, #0]
 8009630:	061f      	lsls	r7, r3, #24
 8009632:	f851 5b04 	ldr.w	r5, [r1], #4
 8009636:	d402      	bmi.n	800963e <_printf_i+0x186>
 8009638:	065f      	lsls	r7, r3, #25
 800963a:	bf48      	it	mi
 800963c:	b2ad      	uxthmi	r5, r5
 800963e:	6031      	str	r1, [r6, #0]
 8009640:	07d9      	lsls	r1, r3, #31
 8009642:	bf44      	itt	mi
 8009644:	f043 0320 	orrmi.w	r3, r3, #32
 8009648:	6023      	strmi	r3, [r4, #0]
 800964a:	b11d      	cbz	r5, 8009654 <_printf_i+0x19c>
 800964c:	2310      	movs	r3, #16
 800964e:	e7ad      	b.n	80095ac <_printf_i+0xf4>
 8009650:	4826      	ldr	r0, [pc, #152]	@ (80096ec <_printf_i+0x234>)
 8009652:	e7e9      	b.n	8009628 <_printf_i+0x170>
 8009654:	6823      	ldr	r3, [r4, #0]
 8009656:	f023 0320 	bic.w	r3, r3, #32
 800965a:	6023      	str	r3, [r4, #0]
 800965c:	e7f6      	b.n	800964c <_printf_i+0x194>
 800965e:	4616      	mov	r6, r2
 8009660:	e7bd      	b.n	80095de <_printf_i+0x126>
 8009662:	6833      	ldr	r3, [r6, #0]
 8009664:	6825      	ldr	r5, [r4, #0]
 8009666:	6961      	ldr	r1, [r4, #20]
 8009668:	1d18      	adds	r0, r3, #4
 800966a:	6030      	str	r0, [r6, #0]
 800966c:	062e      	lsls	r6, r5, #24
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	d501      	bpl.n	8009676 <_printf_i+0x1be>
 8009672:	6019      	str	r1, [r3, #0]
 8009674:	e002      	b.n	800967c <_printf_i+0x1c4>
 8009676:	0668      	lsls	r0, r5, #25
 8009678:	d5fb      	bpl.n	8009672 <_printf_i+0x1ba>
 800967a:	8019      	strh	r1, [r3, #0]
 800967c:	2300      	movs	r3, #0
 800967e:	6123      	str	r3, [r4, #16]
 8009680:	4616      	mov	r6, r2
 8009682:	e7bc      	b.n	80095fe <_printf_i+0x146>
 8009684:	6833      	ldr	r3, [r6, #0]
 8009686:	1d1a      	adds	r2, r3, #4
 8009688:	6032      	str	r2, [r6, #0]
 800968a:	681e      	ldr	r6, [r3, #0]
 800968c:	6862      	ldr	r2, [r4, #4]
 800968e:	2100      	movs	r1, #0
 8009690:	4630      	mov	r0, r6
 8009692:	f7f6 fdad 	bl	80001f0 <memchr>
 8009696:	b108      	cbz	r0, 800969c <_printf_i+0x1e4>
 8009698:	1b80      	subs	r0, r0, r6
 800969a:	6060      	str	r0, [r4, #4]
 800969c:	6863      	ldr	r3, [r4, #4]
 800969e:	6123      	str	r3, [r4, #16]
 80096a0:	2300      	movs	r3, #0
 80096a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096a6:	e7aa      	b.n	80095fe <_printf_i+0x146>
 80096a8:	6923      	ldr	r3, [r4, #16]
 80096aa:	4632      	mov	r2, r6
 80096ac:	4649      	mov	r1, r9
 80096ae:	4640      	mov	r0, r8
 80096b0:	47d0      	blx	sl
 80096b2:	3001      	adds	r0, #1
 80096b4:	d0ad      	beq.n	8009612 <_printf_i+0x15a>
 80096b6:	6823      	ldr	r3, [r4, #0]
 80096b8:	079b      	lsls	r3, r3, #30
 80096ba:	d413      	bmi.n	80096e4 <_printf_i+0x22c>
 80096bc:	68e0      	ldr	r0, [r4, #12]
 80096be:	9b03      	ldr	r3, [sp, #12]
 80096c0:	4298      	cmp	r0, r3
 80096c2:	bfb8      	it	lt
 80096c4:	4618      	movlt	r0, r3
 80096c6:	e7a6      	b.n	8009616 <_printf_i+0x15e>
 80096c8:	2301      	movs	r3, #1
 80096ca:	4632      	mov	r2, r6
 80096cc:	4649      	mov	r1, r9
 80096ce:	4640      	mov	r0, r8
 80096d0:	47d0      	blx	sl
 80096d2:	3001      	adds	r0, #1
 80096d4:	d09d      	beq.n	8009612 <_printf_i+0x15a>
 80096d6:	3501      	adds	r5, #1
 80096d8:	68e3      	ldr	r3, [r4, #12]
 80096da:	9903      	ldr	r1, [sp, #12]
 80096dc:	1a5b      	subs	r3, r3, r1
 80096de:	42ab      	cmp	r3, r5
 80096e0:	dcf2      	bgt.n	80096c8 <_printf_i+0x210>
 80096e2:	e7eb      	b.n	80096bc <_printf_i+0x204>
 80096e4:	2500      	movs	r5, #0
 80096e6:	f104 0619 	add.w	r6, r4, #25
 80096ea:	e7f5      	b.n	80096d8 <_printf_i+0x220>
 80096ec:	0800c4fc 	.word	0x0800c4fc
 80096f0:	0800c50d 	.word	0x0800c50d

080096f4 <std>:
 80096f4:	2300      	movs	r3, #0
 80096f6:	b510      	push	{r4, lr}
 80096f8:	4604      	mov	r4, r0
 80096fa:	e9c0 3300 	strd	r3, r3, [r0]
 80096fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009702:	6083      	str	r3, [r0, #8]
 8009704:	8181      	strh	r1, [r0, #12]
 8009706:	6643      	str	r3, [r0, #100]	@ 0x64
 8009708:	81c2      	strh	r2, [r0, #14]
 800970a:	6183      	str	r3, [r0, #24]
 800970c:	4619      	mov	r1, r3
 800970e:	2208      	movs	r2, #8
 8009710:	305c      	adds	r0, #92	@ 0x5c
 8009712:	f000 f916 	bl	8009942 <memset>
 8009716:	4b0d      	ldr	r3, [pc, #52]	@ (800974c <std+0x58>)
 8009718:	6263      	str	r3, [r4, #36]	@ 0x24
 800971a:	4b0d      	ldr	r3, [pc, #52]	@ (8009750 <std+0x5c>)
 800971c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800971e:	4b0d      	ldr	r3, [pc, #52]	@ (8009754 <std+0x60>)
 8009720:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009722:	4b0d      	ldr	r3, [pc, #52]	@ (8009758 <std+0x64>)
 8009724:	6323      	str	r3, [r4, #48]	@ 0x30
 8009726:	4b0d      	ldr	r3, [pc, #52]	@ (800975c <std+0x68>)
 8009728:	6224      	str	r4, [r4, #32]
 800972a:	429c      	cmp	r4, r3
 800972c:	d006      	beq.n	800973c <std+0x48>
 800972e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009732:	4294      	cmp	r4, r2
 8009734:	d002      	beq.n	800973c <std+0x48>
 8009736:	33d0      	adds	r3, #208	@ 0xd0
 8009738:	429c      	cmp	r4, r3
 800973a:	d105      	bne.n	8009748 <std+0x54>
 800973c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009740:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009744:	f000 b98c 	b.w	8009a60 <__retarget_lock_init_recursive>
 8009748:	bd10      	pop	{r4, pc}
 800974a:	bf00      	nop
 800974c:	080098bd 	.word	0x080098bd
 8009750:	080098df 	.word	0x080098df
 8009754:	08009917 	.word	0x08009917
 8009758:	0800993b 	.word	0x0800993b
 800975c:	20000954 	.word	0x20000954

08009760 <stdio_exit_handler>:
 8009760:	4a02      	ldr	r2, [pc, #8]	@ (800976c <stdio_exit_handler+0xc>)
 8009762:	4903      	ldr	r1, [pc, #12]	@ (8009770 <stdio_exit_handler+0x10>)
 8009764:	4803      	ldr	r0, [pc, #12]	@ (8009774 <stdio_exit_handler+0x14>)
 8009766:	f000 b869 	b.w	800983c <_fwalk_sglue>
 800976a:	bf00      	nop
 800976c:	2000001c 	.word	0x2000001c
 8009770:	0800bd05 	.word	0x0800bd05
 8009774:	20000198 	.word	0x20000198

08009778 <cleanup_stdio>:
 8009778:	6841      	ldr	r1, [r0, #4]
 800977a:	4b0c      	ldr	r3, [pc, #48]	@ (80097ac <cleanup_stdio+0x34>)
 800977c:	4299      	cmp	r1, r3
 800977e:	b510      	push	{r4, lr}
 8009780:	4604      	mov	r4, r0
 8009782:	d001      	beq.n	8009788 <cleanup_stdio+0x10>
 8009784:	f002 fabe 	bl	800bd04 <_fflush_r>
 8009788:	68a1      	ldr	r1, [r4, #8]
 800978a:	4b09      	ldr	r3, [pc, #36]	@ (80097b0 <cleanup_stdio+0x38>)
 800978c:	4299      	cmp	r1, r3
 800978e:	d002      	beq.n	8009796 <cleanup_stdio+0x1e>
 8009790:	4620      	mov	r0, r4
 8009792:	f002 fab7 	bl	800bd04 <_fflush_r>
 8009796:	68e1      	ldr	r1, [r4, #12]
 8009798:	4b06      	ldr	r3, [pc, #24]	@ (80097b4 <cleanup_stdio+0x3c>)
 800979a:	4299      	cmp	r1, r3
 800979c:	d004      	beq.n	80097a8 <cleanup_stdio+0x30>
 800979e:	4620      	mov	r0, r4
 80097a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097a4:	f002 baae 	b.w	800bd04 <_fflush_r>
 80097a8:	bd10      	pop	{r4, pc}
 80097aa:	bf00      	nop
 80097ac:	20000954 	.word	0x20000954
 80097b0:	200009bc 	.word	0x200009bc
 80097b4:	20000a24 	.word	0x20000a24

080097b8 <global_stdio_init.part.0>:
 80097b8:	b510      	push	{r4, lr}
 80097ba:	4b0b      	ldr	r3, [pc, #44]	@ (80097e8 <global_stdio_init.part.0+0x30>)
 80097bc:	4c0b      	ldr	r4, [pc, #44]	@ (80097ec <global_stdio_init.part.0+0x34>)
 80097be:	4a0c      	ldr	r2, [pc, #48]	@ (80097f0 <global_stdio_init.part.0+0x38>)
 80097c0:	601a      	str	r2, [r3, #0]
 80097c2:	4620      	mov	r0, r4
 80097c4:	2200      	movs	r2, #0
 80097c6:	2104      	movs	r1, #4
 80097c8:	f7ff ff94 	bl	80096f4 <std>
 80097cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80097d0:	2201      	movs	r2, #1
 80097d2:	2109      	movs	r1, #9
 80097d4:	f7ff ff8e 	bl	80096f4 <std>
 80097d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80097dc:	2202      	movs	r2, #2
 80097de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097e2:	2112      	movs	r1, #18
 80097e4:	f7ff bf86 	b.w	80096f4 <std>
 80097e8:	20000a8c 	.word	0x20000a8c
 80097ec:	20000954 	.word	0x20000954
 80097f0:	08009761 	.word	0x08009761

080097f4 <__sfp_lock_acquire>:
 80097f4:	4801      	ldr	r0, [pc, #4]	@ (80097fc <__sfp_lock_acquire+0x8>)
 80097f6:	f000 b934 	b.w	8009a62 <__retarget_lock_acquire_recursive>
 80097fa:	bf00      	nop
 80097fc:	20000a95 	.word	0x20000a95

08009800 <__sfp_lock_release>:
 8009800:	4801      	ldr	r0, [pc, #4]	@ (8009808 <__sfp_lock_release+0x8>)
 8009802:	f000 b92f 	b.w	8009a64 <__retarget_lock_release_recursive>
 8009806:	bf00      	nop
 8009808:	20000a95 	.word	0x20000a95

0800980c <__sinit>:
 800980c:	b510      	push	{r4, lr}
 800980e:	4604      	mov	r4, r0
 8009810:	f7ff fff0 	bl	80097f4 <__sfp_lock_acquire>
 8009814:	6a23      	ldr	r3, [r4, #32]
 8009816:	b11b      	cbz	r3, 8009820 <__sinit+0x14>
 8009818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800981c:	f7ff bff0 	b.w	8009800 <__sfp_lock_release>
 8009820:	4b04      	ldr	r3, [pc, #16]	@ (8009834 <__sinit+0x28>)
 8009822:	6223      	str	r3, [r4, #32]
 8009824:	4b04      	ldr	r3, [pc, #16]	@ (8009838 <__sinit+0x2c>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d1f5      	bne.n	8009818 <__sinit+0xc>
 800982c:	f7ff ffc4 	bl	80097b8 <global_stdio_init.part.0>
 8009830:	e7f2      	b.n	8009818 <__sinit+0xc>
 8009832:	bf00      	nop
 8009834:	08009779 	.word	0x08009779
 8009838:	20000a8c 	.word	0x20000a8c

0800983c <_fwalk_sglue>:
 800983c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009840:	4607      	mov	r7, r0
 8009842:	4688      	mov	r8, r1
 8009844:	4614      	mov	r4, r2
 8009846:	2600      	movs	r6, #0
 8009848:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800984c:	f1b9 0901 	subs.w	r9, r9, #1
 8009850:	d505      	bpl.n	800985e <_fwalk_sglue+0x22>
 8009852:	6824      	ldr	r4, [r4, #0]
 8009854:	2c00      	cmp	r4, #0
 8009856:	d1f7      	bne.n	8009848 <_fwalk_sglue+0xc>
 8009858:	4630      	mov	r0, r6
 800985a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800985e:	89ab      	ldrh	r3, [r5, #12]
 8009860:	2b01      	cmp	r3, #1
 8009862:	d907      	bls.n	8009874 <_fwalk_sglue+0x38>
 8009864:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009868:	3301      	adds	r3, #1
 800986a:	d003      	beq.n	8009874 <_fwalk_sglue+0x38>
 800986c:	4629      	mov	r1, r5
 800986e:	4638      	mov	r0, r7
 8009870:	47c0      	blx	r8
 8009872:	4306      	orrs	r6, r0
 8009874:	3568      	adds	r5, #104	@ 0x68
 8009876:	e7e9      	b.n	800984c <_fwalk_sglue+0x10>

08009878 <siprintf>:
 8009878:	b40e      	push	{r1, r2, r3}
 800987a:	b510      	push	{r4, lr}
 800987c:	b09d      	sub	sp, #116	@ 0x74
 800987e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009880:	9002      	str	r0, [sp, #8]
 8009882:	9006      	str	r0, [sp, #24]
 8009884:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009888:	480a      	ldr	r0, [pc, #40]	@ (80098b4 <siprintf+0x3c>)
 800988a:	9107      	str	r1, [sp, #28]
 800988c:	9104      	str	r1, [sp, #16]
 800988e:	490a      	ldr	r1, [pc, #40]	@ (80098b8 <siprintf+0x40>)
 8009890:	f853 2b04 	ldr.w	r2, [r3], #4
 8009894:	9105      	str	r1, [sp, #20]
 8009896:	2400      	movs	r4, #0
 8009898:	a902      	add	r1, sp, #8
 800989a:	6800      	ldr	r0, [r0, #0]
 800989c:	9301      	str	r3, [sp, #4]
 800989e:	941b      	str	r4, [sp, #108]	@ 0x6c
 80098a0:	f002 f8b0 	bl	800ba04 <_svfiprintf_r>
 80098a4:	9b02      	ldr	r3, [sp, #8]
 80098a6:	701c      	strb	r4, [r3, #0]
 80098a8:	b01d      	add	sp, #116	@ 0x74
 80098aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098ae:	b003      	add	sp, #12
 80098b0:	4770      	bx	lr
 80098b2:	bf00      	nop
 80098b4:	20000194 	.word	0x20000194
 80098b8:	ffff0208 	.word	0xffff0208

080098bc <__sread>:
 80098bc:	b510      	push	{r4, lr}
 80098be:	460c      	mov	r4, r1
 80098c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098c4:	f000 f87e 	bl	80099c4 <_read_r>
 80098c8:	2800      	cmp	r0, #0
 80098ca:	bfab      	itete	ge
 80098cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80098ce:	89a3      	ldrhlt	r3, [r4, #12]
 80098d0:	181b      	addge	r3, r3, r0
 80098d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80098d6:	bfac      	ite	ge
 80098d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80098da:	81a3      	strhlt	r3, [r4, #12]
 80098dc:	bd10      	pop	{r4, pc}

080098de <__swrite>:
 80098de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098e2:	461f      	mov	r7, r3
 80098e4:	898b      	ldrh	r3, [r1, #12]
 80098e6:	05db      	lsls	r3, r3, #23
 80098e8:	4605      	mov	r5, r0
 80098ea:	460c      	mov	r4, r1
 80098ec:	4616      	mov	r6, r2
 80098ee:	d505      	bpl.n	80098fc <__swrite+0x1e>
 80098f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098f4:	2302      	movs	r3, #2
 80098f6:	2200      	movs	r2, #0
 80098f8:	f000 f852 	bl	80099a0 <_lseek_r>
 80098fc:	89a3      	ldrh	r3, [r4, #12]
 80098fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009902:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009906:	81a3      	strh	r3, [r4, #12]
 8009908:	4632      	mov	r2, r6
 800990a:	463b      	mov	r3, r7
 800990c:	4628      	mov	r0, r5
 800990e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009912:	f000 b869 	b.w	80099e8 <_write_r>

08009916 <__sseek>:
 8009916:	b510      	push	{r4, lr}
 8009918:	460c      	mov	r4, r1
 800991a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800991e:	f000 f83f 	bl	80099a0 <_lseek_r>
 8009922:	1c43      	adds	r3, r0, #1
 8009924:	89a3      	ldrh	r3, [r4, #12]
 8009926:	bf15      	itete	ne
 8009928:	6560      	strne	r0, [r4, #84]	@ 0x54
 800992a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800992e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009932:	81a3      	strheq	r3, [r4, #12]
 8009934:	bf18      	it	ne
 8009936:	81a3      	strhne	r3, [r4, #12]
 8009938:	bd10      	pop	{r4, pc}

0800993a <__sclose>:
 800993a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800993e:	f000 b81f 	b.w	8009980 <_close_r>

08009942 <memset>:
 8009942:	4402      	add	r2, r0
 8009944:	4603      	mov	r3, r0
 8009946:	4293      	cmp	r3, r2
 8009948:	d100      	bne.n	800994c <memset+0xa>
 800994a:	4770      	bx	lr
 800994c:	f803 1b01 	strb.w	r1, [r3], #1
 8009950:	e7f9      	b.n	8009946 <memset+0x4>

08009952 <strncmp>:
 8009952:	b510      	push	{r4, lr}
 8009954:	b16a      	cbz	r2, 8009972 <strncmp+0x20>
 8009956:	3901      	subs	r1, #1
 8009958:	1884      	adds	r4, r0, r2
 800995a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800995e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009962:	429a      	cmp	r2, r3
 8009964:	d103      	bne.n	800996e <strncmp+0x1c>
 8009966:	42a0      	cmp	r0, r4
 8009968:	d001      	beq.n	800996e <strncmp+0x1c>
 800996a:	2a00      	cmp	r2, #0
 800996c:	d1f5      	bne.n	800995a <strncmp+0x8>
 800996e:	1ad0      	subs	r0, r2, r3
 8009970:	bd10      	pop	{r4, pc}
 8009972:	4610      	mov	r0, r2
 8009974:	e7fc      	b.n	8009970 <strncmp+0x1e>
	...

08009978 <_localeconv_r>:
 8009978:	4800      	ldr	r0, [pc, #0]	@ (800997c <_localeconv_r+0x4>)
 800997a:	4770      	bx	lr
 800997c:	20000118 	.word	0x20000118

08009980 <_close_r>:
 8009980:	b538      	push	{r3, r4, r5, lr}
 8009982:	4d06      	ldr	r5, [pc, #24]	@ (800999c <_close_r+0x1c>)
 8009984:	2300      	movs	r3, #0
 8009986:	4604      	mov	r4, r0
 8009988:	4608      	mov	r0, r1
 800998a:	602b      	str	r3, [r5, #0]
 800998c:	f7f8 fc64 	bl	8002258 <_close>
 8009990:	1c43      	adds	r3, r0, #1
 8009992:	d102      	bne.n	800999a <_close_r+0x1a>
 8009994:	682b      	ldr	r3, [r5, #0]
 8009996:	b103      	cbz	r3, 800999a <_close_r+0x1a>
 8009998:	6023      	str	r3, [r4, #0]
 800999a:	bd38      	pop	{r3, r4, r5, pc}
 800999c:	20000a90 	.word	0x20000a90

080099a0 <_lseek_r>:
 80099a0:	b538      	push	{r3, r4, r5, lr}
 80099a2:	4d07      	ldr	r5, [pc, #28]	@ (80099c0 <_lseek_r+0x20>)
 80099a4:	4604      	mov	r4, r0
 80099a6:	4608      	mov	r0, r1
 80099a8:	4611      	mov	r1, r2
 80099aa:	2200      	movs	r2, #0
 80099ac:	602a      	str	r2, [r5, #0]
 80099ae:	461a      	mov	r2, r3
 80099b0:	f7f8 fc79 	bl	80022a6 <_lseek>
 80099b4:	1c43      	adds	r3, r0, #1
 80099b6:	d102      	bne.n	80099be <_lseek_r+0x1e>
 80099b8:	682b      	ldr	r3, [r5, #0]
 80099ba:	b103      	cbz	r3, 80099be <_lseek_r+0x1e>
 80099bc:	6023      	str	r3, [r4, #0]
 80099be:	bd38      	pop	{r3, r4, r5, pc}
 80099c0:	20000a90 	.word	0x20000a90

080099c4 <_read_r>:
 80099c4:	b538      	push	{r3, r4, r5, lr}
 80099c6:	4d07      	ldr	r5, [pc, #28]	@ (80099e4 <_read_r+0x20>)
 80099c8:	4604      	mov	r4, r0
 80099ca:	4608      	mov	r0, r1
 80099cc:	4611      	mov	r1, r2
 80099ce:	2200      	movs	r2, #0
 80099d0:	602a      	str	r2, [r5, #0]
 80099d2:	461a      	mov	r2, r3
 80099d4:	f7f8 fc07 	bl	80021e6 <_read>
 80099d8:	1c43      	adds	r3, r0, #1
 80099da:	d102      	bne.n	80099e2 <_read_r+0x1e>
 80099dc:	682b      	ldr	r3, [r5, #0]
 80099de:	b103      	cbz	r3, 80099e2 <_read_r+0x1e>
 80099e0:	6023      	str	r3, [r4, #0]
 80099e2:	bd38      	pop	{r3, r4, r5, pc}
 80099e4:	20000a90 	.word	0x20000a90

080099e8 <_write_r>:
 80099e8:	b538      	push	{r3, r4, r5, lr}
 80099ea:	4d07      	ldr	r5, [pc, #28]	@ (8009a08 <_write_r+0x20>)
 80099ec:	4604      	mov	r4, r0
 80099ee:	4608      	mov	r0, r1
 80099f0:	4611      	mov	r1, r2
 80099f2:	2200      	movs	r2, #0
 80099f4:	602a      	str	r2, [r5, #0]
 80099f6:	461a      	mov	r2, r3
 80099f8:	f7f8 fc12 	bl	8002220 <_write>
 80099fc:	1c43      	adds	r3, r0, #1
 80099fe:	d102      	bne.n	8009a06 <_write_r+0x1e>
 8009a00:	682b      	ldr	r3, [r5, #0]
 8009a02:	b103      	cbz	r3, 8009a06 <_write_r+0x1e>
 8009a04:	6023      	str	r3, [r4, #0]
 8009a06:	bd38      	pop	{r3, r4, r5, pc}
 8009a08:	20000a90 	.word	0x20000a90

08009a0c <__errno>:
 8009a0c:	4b01      	ldr	r3, [pc, #4]	@ (8009a14 <__errno+0x8>)
 8009a0e:	6818      	ldr	r0, [r3, #0]
 8009a10:	4770      	bx	lr
 8009a12:	bf00      	nop
 8009a14:	20000194 	.word	0x20000194

08009a18 <__libc_init_array>:
 8009a18:	b570      	push	{r4, r5, r6, lr}
 8009a1a:	4d0d      	ldr	r5, [pc, #52]	@ (8009a50 <__libc_init_array+0x38>)
 8009a1c:	4c0d      	ldr	r4, [pc, #52]	@ (8009a54 <__libc_init_array+0x3c>)
 8009a1e:	1b64      	subs	r4, r4, r5
 8009a20:	10a4      	asrs	r4, r4, #2
 8009a22:	2600      	movs	r6, #0
 8009a24:	42a6      	cmp	r6, r4
 8009a26:	d109      	bne.n	8009a3c <__libc_init_array+0x24>
 8009a28:	4d0b      	ldr	r5, [pc, #44]	@ (8009a58 <__libc_init_array+0x40>)
 8009a2a:	4c0c      	ldr	r4, [pc, #48]	@ (8009a5c <__libc_init_array+0x44>)
 8009a2c:	f002 fcda 	bl	800c3e4 <_init>
 8009a30:	1b64      	subs	r4, r4, r5
 8009a32:	10a4      	asrs	r4, r4, #2
 8009a34:	2600      	movs	r6, #0
 8009a36:	42a6      	cmp	r6, r4
 8009a38:	d105      	bne.n	8009a46 <__libc_init_array+0x2e>
 8009a3a:	bd70      	pop	{r4, r5, r6, pc}
 8009a3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a40:	4798      	blx	r3
 8009a42:	3601      	adds	r6, #1
 8009a44:	e7ee      	b.n	8009a24 <__libc_init_array+0xc>
 8009a46:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a4a:	4798      	blx	r3
 8009a4c:	3601      	adds	r6, #1
 8009a4e:	e7f2      	b.n	8009a36 <__libc_init_array+0x1e>
 8009a50:	0800c91c 	.word	0x0800c91c
 8009a54:	0800c91c 	.word	0x0800c91c
 8009a58:	0800c91c 	.word	0x0800c91c
 8009a5c:	0800c920 	.word	0x0800c920

08009a60 <__retarget_lock_init_recursive>:
 8009a60:	4770      	bx	lr

08009a62 <__retarget_lock_acquire_recursive>:
 8009a62:	4770      	bx	lr

08009a64 <__retarget_lock_release_recursive>:
 8009a64:	4770      	bx	lr

08009a66 <memcpy>:
 8009a66:	440a      	add	r2, r1
 8009a68:	4291      	cmp	r1, r2
 8009a6a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009a6e:	d100      	bne.n	8009a72 <memcpy+0xc>
 8009a70:	4770      	bx	lr
 8009a72:	b510      	push	{r4, lr}
 8009a74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a7c:	4291      	cmp	r1, r2
 8009a7e:	d1f9      	bne.n	8009a74 <memcpy+0xe>
 8009a80:	bd10      	pop	{r4, pc}
 8009a82:	0000      	movs	r0, r0
 8009a84:	0000      	movs	r0, r0
	...

08009a88 <nan>:
 8009a88:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009a90 <nan+0x8>
 8009a8c:	4770      	bx	lr
 8009a8e:	bf00      	nop
 8009a90:	00000000 	.word	0x00000000
 8009a94:	7ff80000 	.word	0x7ff80000

08009a98 <quorem>:
 8009a98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a9c:	6903      	ldr	r3, [r0, #16]
 8009a9e:	690c      	ldr	r4, [r1, #16]
 8009aa0:	42a3      	cmp	r3, r4
 8009aa2:	4607      	mov	r7, r0
 8009aa4:	db7e      	blt.n	8009ba4 <quorem+0x10c>
 8009aa6:	3c01      	subs	r4, #1
 8009aa8:	f101 0814 	add.w	r8, r1, #20
 8009aac:	00a3      	lsls	r3, r4, #2
 8009aae:	f100 0514 	add.w	r5, r0, #20
 8009ab2:	9300      	str	r3, [sp, #0]
 8009ab4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ab8:	9301      	str	r3, [sp, #4]
 8009aba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009abe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009ac2:	3301      	adds	r3, #1
 8009ac4:	429a      	cmp	r2, r3
 8009ac6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009aca:	fbb2 f6f3 	udiv	r6, r2, r3
 8009ace:	d32e      	bcc.n	8009b2e <quorem+0x96>
 8009ad0:	f04f 0a00 	mov.w	sl, #0
 8009ad4:	46c4      	mov	ip, r8
 8009ad6:	46ae      	mov	lr, r5
 8009ad8:	46d3      	mov	fp, sl
 8009ada:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ade:	b298      	uxth	r0, r3
 8009ae0:	fb06 a000 	mla	r0, r6, r0, sl
 8009ae4:	0c02      	lsrs	r2, r0, #16
 8009ae6:	0c1b      	lsrs	r3, r3, #16
 8009ae8:	fb06 2303 	mla	r3, r6, r3, r2
 8009aec:	f8de 2000 	ldr.w	r2, [lr]
 8009af0:	b280      	uxth	r0, r0
 8009af2:	b292      	uxth	r2, r2
 8009af4:	1a12      	subs	r2, r2, r0
 8009af6:	445a      	add	r2, fp
 8009af8:	f8de 0000 	ldr.w	r0, [lr]
 8009afc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009b06:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009b0a:	b292      	uxth	r2, r2
 8009b0c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009b10:	45e1      	cmp	r9, ip
 8009b12:	f84e 2b04 	str.w	r2, [lr], #4
 8009b16:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009b1a:	d2de      	bcs.n	8009ada <quorem+0x42>
 8009b1c:	9b00      	ldr	r3, [sp, #0]
 8009b1e:	58eb      	ldr	r3, [r5, r3]
 8009b20:	b92b      	cbnz	r3, 8009b2e <quorem+0x96>
 8009b22:	9b01      	ldr	r3, [sp, #4]
 8009b24:	3b04      	subs	r3, #4
 8009b26:	429d      	cmp	r5, r3
 8009b28:	461a      	mov	r2, r3
 8009b2a:	d32f      	bcc.n	8009b8c <quorem+0xf4>
 8009b2c:	613c      	str	r4, [r7, #16]
 8009b2e:	4638      	mov	r0, r7
 8009b30:	f001 fd12 	bl	800b558 <__mcmp>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	db25      	blt.n	8009b84 <quorem+0xec>
 8009b38:	4629      	mov	r1, r5
 8009b3a:	2000      	movs	r0, #0
 8009b3c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009b40:	f8d1 c000 	ldr.w	ip, [r1]
 8009b44:	fa1f fe82 	uxth.w	lr, r2
 8009b48:	fa1f f38c 	uxth.w	r3, ip
 8009b4c:	eba3 030e 	sub.w	r3, r3, lr
 8009b50:	4403      	add	r3, r0
 8009b52:	0c12      	lsrs	r2, r2, #16
 8009b54:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009b58:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009b5c:	b29b      	uxth	r3, r3
 8009b5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b62:	45c1      	cmp	r9, r8
 8009b64:	f841 3b04 	str.w	r3, [r1], #4
 8009b68:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009b6c:	d2e6      	bcs.n	8009b3c <quorem+0xa4>
 8009b6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b76:	b922      	cbnz	r2, 8009b82 <quorem+0xea>
 8009b78:	3b04      	subs	r3, #4
 8009b7a:	429d      	cmp	r5, r3
 8009b7c:	461a      	mov	r2, r3
 8009b7e:	d30b      	bcc.n	8009b98 <quorem+0x100>
 8009b80:	613c      	str	r4, [r7, #16]
 8009b82:	3601      	adds	r6, #1
 8009b84:	4630      	mov	r0, r6
 8009b86:	b003      	add	sp, #12
 8009b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b8c:	6812      	ldr	r2, [r2, #0]
 8009b8e:	3b04      	subs	r3, #4
 8009b90:	2a00      	cmp	r2, #0
 8009b92:	d1cb      	bne.n	8009b2c <quorem+0x94>
 8009b94:	3c01      	subs	r4, #1
 8009b96:	e7c6      	b.n	8009b26 <quorem+0x8e>
 8009b98:	6812      	ldr	r2, [r2, #0]
 8009b9a:	3b04      	subs	r3, #4
 8009b9c:	2a00      	cmp	r2, #0
 8009b9e:	d1ef      	bne.n	8009b80 <quorem+0xe8>
 8009ba0:	3c01      	subs	r4, #1
 8009ba2:	e7ea      	b.n	8009b7a <quorem+0xe2>
 8009ba4:	2000      	movs	r0, #0
 8009ba6:	e7ee      	b.n	8009b86 <quorem+0xee>

08009ba8 <_dtoa_r>:
 8009ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bac:	69c7      	ldr	r7, [r0, #28]
 8009bae:	b097      	sub	sp, #92	@ 0x5c
 8009bb0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009bb4:	ec55 4b10 	vmov	r4, r5, d0
 8009bb8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009bba:	9107      	str	r1, [sp, #28]
 8009bbc:	4681      	mov	r9, r0
 8009bbe:	920c      	str	r2, [sp, #48]	@ 0x30
 8009bc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8009bc2:	b97f      	cbnz	r7, 8009be4 <_dtoa_r+0x3c>
 8009bc4:	2010      	movs	r0, #16
 8009bc6:	f001 f943 	bl	800ae50 <malloc>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	f8c9 001c 	str.w	r0, [r9, #28]
 8009bd0:	b920      	cbnz	r0, 8009bdc <_dtoa_r+0x34>
 8009bd2:	4ba9      	ldr	r3, [pc, #676]	@ (8009e78 <_dtoa_r+0x2d0>)
 8009bd4:	21ef      	movs	r1, #239	@ 0xef
 8009bd6:	48a9      	ldr	r0, [pc, #676]	@ (8009e7c <_dtoa_r+0x2d4>)
 8009bd8:	f002 f8e6 	bl	800bda8 <__assert_func>
 8009bdc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009be0:	6007      	str	r7, [r0, #0]
 8009be2:	60c7      	str	r7, [r0, #12]
 8009be4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009be8:	6819      	ldr	r1, [r3, #0]
 8009bea:	b159      	cbz	r1, 8009c04 <_dtoa_r+0x5c>
 8009bec:	685a      	ldr	r2, [r3, #4]
 8009bee:	604a      	str	r2, [r1, #4]
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	4093      	lsls	r3, r2
 8009bf4:	608b      	str	r3, [r1, #8]
 8009bf6:	4648      	mov	r0, r9
 8009bf8:	f001 fa32 	bl	800b060 <_Bfree>
 8009bfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009c00:	2200      	movs	r2, #0
 8009c02:	601a      	str	r2, [r3, #0]
 8009c04:	1e2b      	subs	r3, r5, #0
 8009c06:	bfb9      	ittee	lt
 8009c08:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009c0c:	9305      	strlt	r3, [sp, #20]
 8009c0e:	2300      	movge	r3, #0
 8009c10:	6033      	strge	r3, [r6, #0]
 8009c12:	9f05      	ldr	r7, [sp, #20]
 8009c14:	4b9a      	ldr	r3, [pc, #616]	@ (8009e80 <_dtoa_r+0x2d8>)
 8009c16:	bfbc      	itt	lt
 8009c18:	2201      	movlt	r2, #1
 8009c1a:	6032      	strlt	r2, [r6, #0]
 8009c1c:	43bb      	bics	r3, r7
 8009c1e:	d112      	bne.n	8009c46 <_dtoa_r+0x9e>
 8009c20:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009c22:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009c26:	6013      	str	r3, [r2, #0]
 8009c28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009c2c:	4323      	orrs	r3, r4
 8009c2e:	f000 855a 	beq.w	800a6e6 <_dtoa_r+0xb3e>
 8009c32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c34:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009e94 <_dtoa_r+0x2ec>
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	f000 855c 	beq.w	800a6f6 <_dtoa_r+0xb4e>
 8009c3e:	f10a 0303 	add.w	r3, sl, #3
 8009c42:	f000 bd56 	b.w	800a6f2 <_dtoa_r+0xb4a>
 8009c46:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	ec51 0b17 	vmov	r0, r1, d7
 8009c50:	2300      	movs	r3, #0
 8009c52:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009c56:	f7f6 ff47 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c5a:	4680      	mov	r8, r0
 8009c5c:	b158      	cbz	r0, 8009c76 <_dtoa_r+0xce>
 8009c5e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009c60:	2301      	movs	r3, #1
 8009c62:	6013      	str	r3, [r2, #0]
 8009c64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c66:	b113      	cbz	r3, 8009c6e <_dtoa_r+0xc6>
 8009c68:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009c6a:	4b86      	ldr	r3, [pc, #536]	@ (8009e84 <_dtoa_r+0x2dc>)
 8009c6c:	6013      	str	r3, [r2, #0]
 8009c6e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009e98 <_dtoa_r+0x2f0>
 8009c72:	f000 bd40 	b.w	800a6f6 <_dtoa_r+0xb4e>
 8009c76:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009c7a:	aa14      	add	r2, sp, #80	@ 0x50
 8009c7c:	a915      	add	r1, sp, #84	@ 0x54
 8009c7e:	4648      	mov	r0, r9
 8009c80:	f001 fd8a 	bl	800b798 <__d2b>
 8009c84:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009c88:	9002      	str	r0, [sp, #8]
 8009c8a:	2e00      	cmp	r6, #0
 8009c8c:	d078      	beq.n	8009d80 <_dtoa_r+0x1d8>
 8009c8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c90:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009c94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009c9c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009ca0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009ca4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009ca8:	4619      	mov	r1, r3
 8009caa:	2200      	movs	r2, #0
 8009cac:	4b76      	ldr	r3, [pc, #472]	@ (8009e88 <_dtoa_r+0x2e0>)
 8009cae:	f7f6 fafb 	bl	80002a8 <__aeabi_dsub>
 8009cb2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009e60 <_dtoa_r+0x2b8>)
 8009cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb8:	f7f6 fcae 	bl	8000618 <__aeabi_dmul>
 8009cbc:	a36a      	add	r3, pc, #424	@ (adr r3, 8009e68 <_dtoa_r+0x2c0>)
 8009cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc2:	f7f6 faf3 	bl	80002ac <__adddf3>
 8009cc6:	4604      	mov	r4, r0
 8009cc8:	4630      	mov	r0, r6
 8009cca:	460d      	mov	r5, r1
 8009ccc:	f7f6 fc3a 	bl	8000544 <__aeabi_i2d>
 8009cd0:	a367      	add	r3, pc, #412	@ (adr r3, 8009e70 <_dtoa_r+0x2c8>)
 8009cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd6:	f7f6 fc9f 	bl	8000618 <__aeabi_dmul>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	460b      	mov	r3, r1
 8009cde:	4620      	mov	r0, r4
 8009ce0:	4629      	mov	r1, r5
 8009ce2:	f7f6 fae3 	bl	80002ac <__adddf3>
 8009ce6:	4604      	mov	r4, r0
 8009ce8:	460d      	mov	r5, r1
 8009cea:	f7f6 ff45 	bl	8000b78 <__aeabi_d2iz>
 8009cee:	2200      	movs	r2, #0
 8009cf0:	4607      	mov	r7, r0
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	4620      	mov	r0, r4
 8009cf6:	4629      	mov	r1, r5
 8009cf8:	f7f6 ff00 	bl	8000afc <__aeabi_dcmplt>
 8009cfc:	b140      	cbz	r0, 8009d10 <_dtoa_r+0x168>
 8009cfe:	4638      	mov	r0, r7
 8009d00:	f7f6 fc20 	bl	8000544 <__aeabi_i2d>
 8009d04:	4622      	mov	r2, r4
 8009d06:	462b      	mov	r3, r5
 8009d08:	f7f6 feee 	bl	8000ae8 <__aeabi_dcmpeq>
 8009d0c:	b900      	cbnz	r0, 8009d10 <_dtoa_r+0x168>
 8009d0e:	3f01      	subs	r7, #1
 8009d10:	2f16      	cmp	r7, #22
 8009d12:	d852      	bhi.n	8009dba <_dtoa_r+0x212>
 8009d14:	4b5d      	ldr	r3, [pc, #372]	@ (8009e8c <_dtoa_r+0x2e4>)
 8009d16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009d22:	f7f6 feeb 	bl	8000afc <__aeabi_dcmplt>
 8009d26:	2800      	cmp	r0, #0
 8009d28:	d049      	beq.n	8009dbe <_dtoa_r+0x216>
 8009d2a:	3f01      	subs	r7, #1
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009d30:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009d32:	1b9b      	subs	r3, r3, r6
 8009d34:	1e5a      	subs	r2, r3, #1
 8009d36:	bf45      	ittet	mi
 8009d38:	f1c3 0301 	rsbmi	r3, r3, #1
 8009d3c:	9300      	strmi	r3, [sp, #0]
 8009d3e:	2300      	movpl	r3, #0
 8009d40:	2300      	movmi	r3, #0
 8009d42:	9206      	str	r2, [sp, #24]
 8009d44:	bf54      	ite	pl
 8009d46:	9300      	strpl	r3, [sp, #0]
 8009d48:	9306      	strmi	r3, [sp, #24]
 8009d4a:	2f00      	cmp	r7, #0
 8009d4c:	db39      	blt.n	8009dc2 <_dtoa_r+0x21a>
 8009d4e:	9b06      	ldr	r3, [sp, #24]
 8009d50:	970d      	str	r7, [sp, #52]	@ 0x34
 8009d52:	443b      	add	r3, r7
 8009d54:	9306      	str	r3, [sp, #24]
 8009d56:	2300      	movs	r3, #0
 8009d58:	9308      	str	r3, [sp, #32]
 8009d5a:	9b07      	ldr	r3, [sp, #28]
 8009d5c:	2b09      	cmp	r3, #9
 8009d5e:	d863      	bhi.n	8009e28 <_dtoa_r+0x280>
 8009d60:	2b05      	cmp	r3, #5
 8009d62:	bfc4      	itt	gt
 8009d64:	3b04      	subgt	r3, #4
 8009d66:	9307      	strgt	r3, [sp, #28]
 8009d68:	9b07      	ldr	r3, [sp, #28]
 8009d6a:	f1a3 0302 	sub.w	r3, r3, #2
 8009d6e:	bfcc      	ite	gt
 8009d70:	2400      	movgt	r4, #0
 8009d72:	2401      	movle	r4, #1
 8009d74:	2b03      	cmp	r3, #3
 8009d76:	d863      	bhi.n	8009e40 <_dtoa_r+0x298>
 8009d78:	e8df f003 	tbb	[pc, r3]
 8009d7c:	2b375452 	.word	0x2b375452
 8009d80:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009d84:	441e      	add	r6, r3
 8009d86:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009d8a:	2b20      	cmp	r3, #32
 8009d8c:	bfc1      	itttt	gt
 8009d8e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009d92:	409f      	lslgt	r7, r3
 8009d94:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009d98:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009d9c:	bfd6      	itet	le
 8009d9e:	f1c3 0320 	rsble	r3, r3, #32
 8009da2:	ea47 0003 	orrgt.w	r0, r7, r3
 8009da6:	fa04 f003 	lslle.w	r0, r4, r3
 8009daa:	f7f6 fbbb 	bl	8000524 <__aeabi_ui2d>
 8009dae:	2201      	movs	r2, #1
 8009db0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009db4:	3e01      	subs	r6, #1
 8009db6:	9212      	str	r2, [sp, #72]	@ 0x48
 8009db8:	e776      	b.n	8009ca8 <_dtoa_r+0x100>
 8009dba:	2301      	movs	r3, #1
 8009dbc:	e7b7      	b.n	8009d2e <_dtoa_r+0x186>
 8009dbe:	9010      	str	r0, [sp, #64]	@ 0x40
 8009dc0:	e7b6      	b.n	8009d30 <_dtoa_r+0x188>
 8009dc2:	9b00      	ldr	r3, [sp, #0]
 8009dc4:	1bdb      	subs	r3, r3, r7
 8009dc6:	9300      	str	r3, [sp, #0]
 8009dc8:	427b      	negs	r3, r7
 8009dca:	9308      	str	r3, [sp, #32]
 8009dcc:	2300      	movs	r3, #0
 8009dce:	930d      	str	r3, [sp, #52]	@ 0x34
 8009dd0:	e7c3      	b.n	8009d5a <_dtoa_r+0x1b2>
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009dd8:	eb07 0b03 	add.w	fp, r7, r3
 8009ddc:	f10b 0301 	add.w	r3, fp, #1
 8009de0:	2b01      	cmp	r3, #1
 8009de2:	9303      	str	r3, [sp, #12]
 8009de4:	bfb8      	it	lt
 8009de6:	2301      	movlt	r3, #1
 8009de8:	e006      	b.n	8009df8 <_dtoa_r+0x250>
 8009dea:	2301      	movs	r3, #1
 8009dec:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	dd28      	ble.n	8009e46 <_dtoa_r+0x29e>
 8009df4:	469b      	mov	fp, r3
 8009df6:	9303      	str	r3, [sp, #12]
 8009df8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009dfc:	2100      	movs	r1, #0
 8009dfe:	2204      	movs	r2, #4
 8009e00:	f102 0514 	add.w	r5, r2, #20
 8009e04:	429d      	cmp	r5, r3
 8009e06:	d926      	bls.n	8009e56 <_dtoa_r+0x2ae>
 8009e08:	6041      	str	r1, [r0, #4]
 8009e0a:	4648      	mov	r0, r9
 8009e0c:	f001 f8e8 	bl	800afe0 <_Balloc>
 8009e10:	4682      	mov	sl, r0
 8009e12:	2800      	cmp	r0, #0
 8009e14:	d142      	bne.n	8009e9c <_dtoa_r+0x2f4>
 8009e16:	4b1e      	ldr	r3, [pc, #120]	@ (8009e90 <_dtoa_r+0x2e8>)
 8009e18:	4602      	mov	r2, r0
 8009e1a:	f240 11af 	movw	r1, #431	@ 0x1af
 8009e1e:	e6da      	b.n	8009bd6 <_dtoa_r+0x2e>
 8009e20:	2300      	movs	r3, #0
 8009e22:	e7e3      	b.n	8009dec <_dtoa_r+0x244>
 8009e24:	2300      	movs	r3, #0
 8009e26:	e7d5      	b.n	8009dd4 <_dtoa_r+0x22c>
 8009e28:	2401      	movs	r4, #1
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	9307      	str	r3, [sp, #28]
 8009e2e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009e30:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8009e34:	2200      	movs	r2, #0
 8009e36:	f8cd b00c 	str.w	fp, [sp, #12]
 8009e3a:	2312      	movs	r3, #18
 8009e3c:	920c      	str	r2, [sp, #48]	@ 0x30
 8009e3e:	e7db      	b.n	8009df8 <_dtoa_r+0x250>
 8009e40:	2301      	movs	r3, #1
 8009e42:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e44:	e7f4      	b.n	8009e30 <_dtoa_r+0x288>
 8009e46:	f04f 0b01 	mov.w	fp, #1
 8009e4a:	f8cd b00c 	str.w	fp, [sp, #12]
 8009e4e:	465b      	mov	r3, fp
 8009e50:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009e54:	e7d0      	b.n	8009df8 <_dtoa_r+0x250>
 8009e56:	3101      	adds	r1, #1
 8009e58:	0052      	lsls	r2, r2, #1
 8009e5a:	e7d1      	b.n	8009e00 <_dtoa_r+0x258>
 8009e5c:	f3af 8000 	nop.w
 8009e60:	636f4361 	.word	0x636f4361
 8009e64:	3fd287a7 	.word	0x3fd287a7
 8009e68:	8b60c8b3 	.word	0x8b60c8b3
 8009e6c:	3fc68a28 	.word	0x3fc68a28
 8009e70:	509f79fb 	.word	0x509f79fb
 8009e74:	3fd34413 	.word	0x3fd34413
 8009e78:	0800c533 	.word	0x0800c533
 8009e7c:	0800c54a 	.word	0x0800c54a
 8009e80:	7ff00000 	.word	0x7ff00000
 8009e84:	0800c4fb 	.word	0x0800c4fb
 8009e88:	3ff80000 	.word	0x3ff80000
 8009e8c:	0800c748 	.word	0x0800c748
 8009e90:	0800c5a2 	.word	0x0800c5a2
 8009e94:	0800c52f 	.word	0x0800c52f
 8009e98:	0800c4fa 	.word	0x0800c4fa
 8009e9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009ea0:	6018      	str	r0, [r3, #0]
 8009ea2:	9b03      	ldr	r3, [sp, #12]
 8009ea4:	2b0e      	cmp	r3, #14
 8009ea6:	f200 80a1 	bhi.w	8009fec <_dtoa_r+0x444>
 8009eaa:	2c00      	cmp	r4, #0
 8009eac:	f000 809e 	beq.w	8009fec <_dtoa_r+0x444>
 8009eb0:	2f00      	cmp	r7, #0
 8009eb2:	dd33      	ble.n	8009f1c <_dtoa_r+0x374>
 8009eb4:	4b9c      	ldr	r3, [pc, #624]	@ (800a128 <_dtoa_r+0x580>)
 8009eb6:	f007 020f 	and.w	r2, r7, #15
 8009eba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ebe:	ed93 7b00 	vldr	d7, [r3]
 8009ec2:	05f8      	lsls	r0, r7, #23
 8009ec4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009ec8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009ecc:	d516      	bpl.n	8009efc <_dtoa_r+0x354>
 8009ece:	4b97      	ldr	r3, [pc, #604]	@ (800a12c <_dtoa_r+0x584>)
 8009ed0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009ed4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009ed8:	f7f6 fcc8 	bl	800086c <__aeabi_ddiv>
 8009edc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ee0:	f004 040f 	and.w	r4, r4, #15
 8009ee4:	2603      	movs	r6, #3
 8009ee6:	4d91      	ldr	r5, [pc, #580]	@ (800a12c <_dtoa_r+0x584>)
 8009ee8:	b954      	cbnz	r4, 8009f00 <_dtoa_r+0x358>
 8009eea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009eee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ef2:	f7f6 fcbb 	bl	800086c <__aeabi_ddiv>
 8009ef6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009efa:	e028      	b.n	8009f4e <_dtoa_r+0x3a6>
 8009efc:	2602      	movs	r6, #2
 8009efe:	e7f2      	b.n	8009ee6 <_dtoa_r+0x33e>
 8009f00:	07e1      	lsls	r1, r4, #31
 8009f02:	d508      	bpl.n	8009f16 <_dtoa_r+0x36e>
 8009f04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009f08:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009f0c:	f7f6 fb84 	bl	8000618 <__aeabi_dmul>
 8009f10:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009f14:	3601      	adds	r6, #1
 8009f16:	1064      	asrs	r4, r4, #1
 8009f18:	3508      	adds	r5, #8
 8009f1a:	e7e5      	b.n	8009ee8 <_dtoa_r+0x340>
 8009f1c:	f000 80af 	beq.w	800a07e <_dtoa_r+0x4d6>
 8009f20:	427c      	negs	r4, r7
 8009f22:	4b81      	ldr	r3, [pc, #516]	@ (800a128 <_dtoa_r+0x580>)
 8009f24:	4d81      	ldr	r5, [pc, #516]	@ (800a12c <_dtoa_r+0x584>)
 8009f26:	f004 020f 	and.w	r2, r4, #15
 8009f2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009f36:	f7f6 fb6f 	bl	8000618 <__aeabi_dmul>
 8009f3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f3e:	1124      	asrs	r4, r4, #4
 8009f40:	2300      	movs	r3, #0
 8009f42:	2602      	movs	r6, #2
 8009f44:	2c00      	cmp	r4, #0
 8009f46:	f040 808f 	bne.w	800a068 <_dtoa_r+0x4c0>
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d1d3      	bne.n	8009ef6 <_dtoa_r+0x34e>
 8009f4e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009f50:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	f000 8094 	beq.w	800a082 <_dtoa_r+0x4da>
 8009f5a:	4b75      	ldr	r3, [pc, #468]	@ (800a130 <_dtoa_r+0x588>)
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	4620      	mov	r0, r4
 8009f60:	4629      	mov	r1, r5
 8009f62:	f7f6 fdcb 	bl	8000afc <__aeabi_dcmplt>
 8009f66:	2800      	cmp	r0, #0
 8009f68:	f000 808b 	beq.w	800a082 <_dtoa_r+0x4da>
 8009f6c:	9b03      	ldr	r3, [sp, #12]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	f000 8087 	beq.w	800a082 <_dtoa_r+0x4da>
 8009f74:	f1bb 0f00 	cmp.w	fp, #0
 8009f78:	dd34      	ble.n	8009fe4 <_dtoa_r+0x43c>
 8009f7a:	4620      	mov	r0, r4
 8009f7c:	4b6d      	ldr	r3, [pc, #436]	@ (800a134 <_dtoa_r+0x58c>)
 8009f7e:	2200      	movs	r2, #0
 8009f80:	4629      	mov	r1, r5
 8009f82:	f7f6 fb49 	bl	8000618 <__aeabi_dmul>
 8009f86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f8a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009f8e:	3601      	adds	r6, #1
 8009f90:	465c      	mov	r4, fp
 8009f92:	4630      	mov	r0, r6
 8009f94:	f7f6 fad6 	bl	8000544 <__aeabi_i2d>
 8009f98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f9c:	f7f6 fb3c 	bl	8000618 <__aeabi_dmul>
 8009fa0:	4b65      	ldr	r3, [pc, #404]	@ (800a138 <_dtoa_r+0x590>)
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	f7f6 f982 	bl	80002ac <__adddf3>
 8009fa8:	4605      	mov	r5, r0
 8009faa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009fae:	2c00      	cmp	r4, #0
 8009fb0:	d16a      	bne.n	800a088 <_dtoa_r+0x4e0>
 8009fb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fb6:	4b61      	ldr	r3, [pc, #388]	@ (800a13c <_dtoa_r+0x594>)
 8009fb8:	2200      	movs	r2, #0
 8009fba:	f7f6 f975 	bl	80002a8 <__aeabi_dsub>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009fc6:	462a      	mov	r2, r5
 8009fc8:	4633      	mov	r3, r6
 8009fca:	f7f6 fdb5 	bl	8000b38 <__aeabi_dcmpgt>
 8009fce:	2800      	cmp	r0, #0
 8009fd0:	f040 8298 	bne.w	800a504 <_dtoa_r+0x95c>
 8009fd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fd8:	462a      	mov	r2, r5
 8009fda:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009fde:	f7f6 fd8d 	bl	8000afc <__aeabi_dcmplt>
 8009fe2:	bb38      	cbnz	r0, 800a034 <_dtoa_r+0x48c>
 8009fe4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009fe8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009fec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	f2c0 8157 	blt.w	800a2a2 <_dtoa_r+0x6fa>
 8009ff4:	2f0e      	cmp	r7, #14
 8009ff6:	f300 8154 	bgt.w	800a2a2 <_dtoa_r+0x6fa>
 8009ffa:	4b4b      	ldr	r3, [pc, #300]	@ (800a128 <_dtoa_r+0x580>)
 8009ffc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a000:	ed93 7b00 	vldr	d7, [r3]
 800a004:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a006:	2b00      	cmp	r3, #0
 800a008:	ed8d 7b00 	vstr	d7, [sp]
 800a00c:	f280 80e5 	bge.w	800a1da <_dtoa_r+0x632>
 800a010:	9b03      	ldr	r3, [sp, #12]
 800a012:	2b00      	cmp	r3, #0
 800a014:	f300 80e1 	bgt.w	800a1da <_dtoa_r+0x632>
 800a018:	d10c      	bne.n	800a034 <_dtoa_r+0x48c>
 800a01a:	4b48      	ldr	r3, [pc, #288]	@ (800a13c <_dtoa_r+0x594>)
 800a01c:	2200      	movs	r2, #0
 800a01e:	ec51 0b17 	vmov	r0, r1, d7
 800a022:	f7f6 faf9 	bl	8000618 <__aeabi_dmul>
 800a026:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a02a:	f7f6 fd7b 	bl	8000b24 <__aeabi_dcmpge>
 800a02e:	2800      	cmp	r0, #0
 800a030:	f000 8266 	beq.w	800a500 <_dtoa_r+0x958>
 800a034:	2400      	movs	r4, #0
 800a036:	4625      	mov	r5, r4
 800a038:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a03a:	4656      	mov	r6, sl
 800a03c:	ea6f 0803 	mvn.w	r8, r3
 800a040:	2700      	movs	r7, #0
 800a042:	4621      	mov	r1, r4
 800a044:	4648      	mov	r0, r9
 800a046:	f001 f80b 	bl	800b060 <_Bfree>
 800a04a:	2d00      	cmp	r5, #0
 800a04c:	f000 80bd 	beq.w	800a1ca <_dtoa_r+0x622>
 800a050:	b12f      	cbz	r7, 800a05e <_dtoa_r+0x4b6>
 800a052:	42af      	cmp	r7, r5
 800a054:	d003      	beq.n	800a05e <_dtoa_r+0x4b6>
 800a056:	4639      	mov	r1, r7
 800a058:	4648      	mov	r0, r9
 800a05a:	f001 f801 	bl	800b060 <_Bfree>
 800a05e:	4629      	mov	r1, r5
 800a060:	4648      	mov	r0, r9
 800a062:	f000 fffd 	bl	800b060 <_Bfree>
 800a066:	e0b0      	b.n	800a1ca <_dtoa_r+0x622>
 800a068:	07e2      	lsls	r2, r4, #31
 800a06a:	d505      	bpl.n	800a078 <_dtoa_r+0x4d0>
 800a06c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a070:	f7f6 fad2 	bl	8000618 <__aeabi_dmul>
 800a074:	3601      	adds	r6, #1
 800a076:	2301      	movs	r3, #1
 800a078:	1064      	asrs	r4, r4, #1
 800a07a:	3508      	adds	r5, #8
 800a07c:	e762      	b.n	8009f44 <_dtoa_r+0x39c>
 800a07e:	2602      	movs	r6, #2
 800a080:	e765      	b.n	8009f4e <_dtoa_r+0x3a6>
 800a082:	9c03      	ldr	r4, [sp, #12]
 800a084:	46b8      	mov	r8, r7
 800a086:	e784      	b.n	8009f92 <_dtoa_r+0x3ea>
 800a088:	4b27      	ldr	r3, [pc, #156]	@ (800a128 <_dtoa_r+0x580>)
 800a08a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a08c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a090:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a094:	4454      	add	r4, sl
 800a096:	2900      	cmp	r1, #0
 800a098:	d054      	beq.n	800a144 <_dtoa_r+0x59c>
 800a09a:	4929      	ldr	r1, [pc, #164]	@ (800a140 <_dtoa_r+0x598>)
 800a09c:	2000      	movs	r0, #0
 800a09e:	f7f6 fbe5 	bl	800086c <__aeabi_ddiv>
 800a0a2:	4633      	mov	r3, r6
 800a0a4:	462a      	mov	r2, r5
 800a0a6:	f7f6 f8ff 	bl	80002a8 <__aeabi_dsub>
 800a0aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a0ae:	4656      	mov	r6, sl
 800a0b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0b4:	f7f6 fd60 	bl	8000b78 <__aeabi_d2iz>
 800a0b8:	4605      	mov	r5, r0
 800a0ba:	f7f6 fa43 	bl	8000544 <__aeabi_i2d>
 800a0be:	4602      	mov	r2, r0
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0c6:	f7f6 f8ef 	bl	80002a8 <__aeabi_dsub>
 800a0ca:	3530      	adds	r5, #48	@ 0x30
 800a0cc:	4602      	mov	r2, r0
 800a0ce:	460b      	mov	r3, r1
 800a0d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a0d4:	f806 5b01 	strb.w	r5, [r6], #1
 800a0d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a0dc:	f7f6 fd0e 	bl	8000afc <__aeabi_dcmplt>
 800a0e0:	2800      	cmp	r0, #0
 800a0e2:	d172      	bne.n	800a1ca <_dtoa_r+0x622>
 800a0e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0e8:	4911      	ldr	r1, [pc, #68]	@ (800a130 <_dtoa_r+0x588>)
 800a0ea:	2000      	movs	r0, #0
 800a0ec:	f7f6 f8dc 	bl	80002a8 <__aeabi_dsub>
 800a0f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a0f4:	f7f6 fd02 	bl	8000afc <__aeabi_dcmplt>
 800a0f8:	2800      	cmp	r0, #0
 800a0fa:	f040 80b4 	bne.w	800a266 <_dtoa_r+0x6be>
 800a0fe:	42a6      	cmp	r6, r4
 800a100:	f43f af70 	beq.w	8009fe4 <_dtoa_r+0x43c>
 800a104:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a108:	4b0a      	ldr	r3, [pc, #40]	@ (800a134 <_dtoa_r+0x58c>)
 800a10a:	2200      	movs	r2, #0
 800a10c:	f7f6 fa84 	bl	8000618 <__aeabi_dmul>
 800a110:	4b08      	ldr	r3, [pc, #32]	@ (800a134 <_dtoa_r+0x58c>)
 800a112:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a116:	2200      	movs	r2, #0
 800a118:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a11c:	f7f6 fa7c 	bl	8000618 <__aeabi_dmul>
 800a120:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a124:	e7c4      	b.n	800a0b0 <_dtoa_r+0x508>
 800a126:	bf00      	nop
 800a128:	0800c748 	.word	0x0800c748
 800a12c:	0800c720 	.word	0x0800c720
 800a130:	3ff00000 	.word	0x3ff00000
 800a134:	40240000 	.word	0x40240000
 800a138:	401c0000 	.word	0x401c0000
 800a13c:	40140000 	.word	0x40140000
 800a140:	3fe00000 	.word	0x3fe00000
 800a144:	4631      	mov	r1, r6
 800a146:	4628      	mov	r0, r5
 800a148:	f7f6 fa66 	bl	8000618 <__aeabi_dmul>
 800a14c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a150:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a152:	4656      	mov	r6, sl
 800a154:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a158:	f7f6 fd0e 	bl	8000b78 <__aeabi_d2iz>
 800a15c:	4605      	mov	r5, r0
 800a15e:	f7f6 f9f1 	bl	8000544 <__aeabi_i2d>
 800a162:	4602      	mov	r2, r0
 800a164:	460b      	mov	r3, r1
 800a166:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a16a:	f7f6 f89d 	bl	80002a8 <__aeabi_dsub>
 800a16e:	3530      	adds	r5, #48	@ 0x30
 800a170:	f806 5b01 	strb.w	r5, [r6], #1
 800a174:	4602      	mov	r2, r0
 800a176:	460b      	mov	r3, r1
 800a178:	42a6      	cmp	r6, r4
 800a17a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a17e:	f04f 0200 	mov.w	r2, #0
 800a182:	d124      	bne.n	800a1ce <_dtoa_r+0x626>
 800a184:	4baf      	ldr	r3, [pc, #700]	@ (800a444 <_dtoa_r+0x89c>)
 800a186:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a18a:	f7f6 f88f 	bl	80002ac <__adddf3>
 800a18e:	4602      	mov	r2, r0
 800a190:	460b      	mov	r3, r1
 800a192:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a196:	f7f6 fccf 	bl	8000b38 <__aeabi_dcmpgt>
 800a19a:	2800      	cmp	r0, #0
 800a19c:	d163      	bne.n	800a266 <_dtoa_r+0x6be>
 800a19e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a1a2:	49a8      	ldr	r1, [pc, #672]	@ (800a444 <_dtoa_r+0x89c>)
 800a1a4:	2000      	movs	r0, #0
 800a1a6:	f7f6 f87f 	bl	80002a8 <__aeabi_dsub>
 800a1aa:	4602      	mov	r2, r0
 800a1ac:	460b      	mov	r3, r1
 800a1ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1b2:	f7f6 fca3 	bl	8000afc <__aeabi_dcmplt>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	f43f af14 	beq.w	8009fe4 <_dtoa_r+0x43c>
 800a1bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a1be:	1e73      	subs	r3, r6, #1
 800a1c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a1c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a1c6:	2b30      	cmp	r3, #48	@ 0x30
 800a1c8:	d0f8      	beq.n	800a1bc <_dtoa_r+0x614>
 800a1ca:	4647      	mov	r7, r8
 800a1cc:	e03b      	b.n	800a246 <_dtoa_r+0x69e>
 800a1ce:	4b9e      	ldr	r3, [pc, #632]	@ (800a448 <_dtoa_r+0x8a0>)
 800a1d0:	f7f6 fa22 	bl	8000618 <__aeabi_dmul>
 800a1d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a1d8:	e7bc      	b.n	800a154 <_dtoa_r+0x5ac>
 800a1da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a1de:	4656      	mov	r6, sl
 800a1e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1e4:	4620      	mov	r0, r4
 800a1e6:	4629      	mov	r1, r5
 800a1e8:	f7f6 fb40 	bl	800086c <__aeabi_ddiv>
 800a1ec:	f7f6 fcc4 	bl	8000b78 <__aeabi_d2iz>
 800a1f0:	4680      	mov	r8, r0
 800a1f2:	f7f6 f9a7 	bl	8000544 <__aeabi_i2d>
 800a1f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1fa:	f7f6 fa0d 	bl	8000618 <__aeabi_dmul>
 800a1fe:	4602      	mov	r2, r0
 800a200:	460b      	mov	r3, r1
 800a202:	4620      	mov	r0, r4
 800a204:	4629      	mov	r1, r5
 800a206:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a20a:	f7f6 f84d 	bl	80002a8 <__aeabi_dsub>
 800a20e:	f806 4b01 	strb.w	r4, [r6], #1
 800a212:	9d03      	ldr	r5, [sp, #12]
 800a214:	eba6 040a 	sub.w	r4, r6, sl
 800a218:	42a5      	cmp	r5, r4
 800a21a:	4602      	mov	r2, r0
 800a21c:	460b      	mov	r3, r1
 800a21e:	d133      	bne.n	800a288 <_dtoa_r+0x6e0>
 800a220:	f7f6 f844 	bl	80002ac <__adddf3>
 800a224:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a228:	4604      	mov	r4, r0
 800a22a:	460d      	mov	r5, r1
 800a22c:	f7f6 fc84 	bl	8000b38 <__aeabi_dcmpgt>
 800a230:	b9c0      	cbnz	r0, 800a264 <_dtoa_r+0x6bc>
 800a232:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a236:	4620      	mov	r0, r4
 800a238:	4629      	mov	r1, r5
 800a23a:	f7f6 fc55 	bl	8000ae8 <__aeabi_dcmpeq>
 800a23e:	b110      	cbz	r0, 800a246 <_dtoa_r+0x69e>
 800a240:	f018 0f01 	tst.w	r8, #1
 800a244:	d10e      	bne.n	800a264 <_dtoa_r+0x6bc>
 800a246:	9902      	ldr	r1, [sp, #8]
 800a248:	4648      	mov	r0, r9
 800a24a:	f000 ff09 	bl	800b060 <_Bfree>
 800a24e:	2300      	movs	r3, #0
 800a250:	7033      	strb	r3, [r6, #0]
 800a252:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a254:	3701      	adds	r7, #1
 800a256:	601f      	str	r7, [r3, #0]
 800a258:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	f000 824b 	beq.w	800a6f6 <_dtoa_r+0xb4e>
 800a260:	601e      	str	r6, [r3, #0]
 800a262:	e248      	b.n	800a6f6 <_dtoa_r+0xb4e>
 800a264:	46b8      	mov	r8, r7
 800a266:	4633      	mov	r3, r6
 800a268:	461e      	mov	r6, r3
 800a26a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a26e:	2a39      	cmp	r2, #57	@ 0x39
 800a270:	d106      	bne.n	800a280 <_dtoa_r+0x6d8>
 800a272:	459a      	cmp	sl, r3
 800a274:	d1f8      	bne.n	800a268 <_dtoa_r+0x6c0>
 800a276:	2230      	movs	r2, #48	@ 0x30
 800a278:	f108 0801 	add.w	r8, r8, #1
 800a27c:	f88a 2000 	strb.w	r2, [sl]
 800a280:	781a      	ldrb	r2, [r3, #0]
 800a282:	3201      	adds	r2, #1
 800a284:	701a      	strb	r2, [r3, #0]
 800a286:	e7a0      	b.n	800a1ca <_dtoa_r+0x622>
 800a288:	4b6f      	ldr	r3, [pc, #444]	@ (800a448 <_dtoa_r+0x8a0>)
 800a28a:	2200      	movs	r2, #0
 800a28c:	f7f6 f9c4 	bl	8000618 <__aeabi_dmul>
 800a290:	2200      	movs	r2, #0
 800a292:	2300      	movs	r3, #0
 800a294:	4604      	mov	r4, r0
 800a296:	460d      	mov	r5, r1
 800a298:	f7f6 fc26 	bl	8000ae8 <__aeabi_dcmpeq>
 800a29c:	2800      	cmp	r0, #0
 800a29e:	d09f      	beq.n	800a1e0 <_dtoa_r+0x638>
 800a2a0:	e7d1      	b.n	800a246 <_dtoa_r+0x69e>
 800a2a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2a4:	2a00      	cmp	r2, #0
 800a2a6:	f000 80ea 	beq.w	800a47e <_dtoa_r+0x8d6>
 800a2aa:	9a07      	ldr	r2, [sp, #28]
 800a2ac:	2a01      	cmp	r2, #1
 800a2ae:	f300 80cd 	bgt.w	800a44c <_dtoa_r+0x8a4>
 800a2b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a2b4:	2a00      	cmp	r2, #0
 800a2b6:	f000 80c1 	beq.w	800a43c <_dtoa_r+0x894>
 800a2ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a2be:	9c08      	ldr	r4, [sp, #32]
 800a2c0:	9e00      	ldr	r6, [sp, #0]
 800a2c2:	9a00      	ldr	r2, [sp, #0]
 800a2c4:	441a      	add	r2, r3
 800a2c6:	9200      	str	r2, [sp, #0]
 800a2c8:	9a06      	ldr	r2, [sp, #24]
 800a2ca:	2101      	movs	r1, #1
 800a2cc:	441a      	add	r2, r3
 800a2ce:	4648      	mov	r0, r9
 800a2d0:	9206      	str	r2, [sp, #24]
 800a2d2:	f000 ffc3 	bl	800b25c <__i2b>
 800a2d6:	4605      	mov	r5, r0
 800a2d8:	b166      	cbz	r6, 800a2f4 <_dtoa_r+0x74c>
 800a2da:	9b06      	ldr	r3, [sp, #24]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	dd09      	ble.n	800a2f4 <_dtoa_r+0x74c>
 800a2e0:	42b3      	cmp	r3, r6
 800a2e2:	9a00      	ldr	r2, [sp, #0]
 800a2e4:	bfa8      	it	ge
 800a2e6:	4633      	movge	r3, r6
 800a2e8:	1ad2      	subs	r2, r2, r3
 800a2ea:	9200      	str	r2, [sp, #0]
 800a2ec:	9a06      	ldr	r2, [sp, #24]
 800a2ee:	1af6      	subs	r6, r6, r3
 800a2f0:	1ad3      	subs	r3, r2, r3
 800a2f2:	9306      	str	r3, [sp, #24]
 800a2f4:	9b08      	ldr	r3, [sp, #32]
 800a2f6:	b30b      	cbz	r3, 800a33c <_dtoa_r+0x794>
 800a2f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	f000 80c6 	beq.w	800a48c <_dtoa_r+0x8e4>
 800a300:	2c00      	cmp	r4, #0
 800a302:	f000 80c0 	beq.w	800a486 <_dtoa_r+0x8de>
 800a306:	4629      	mov	r1, r5
 800a308:	4622      	mov	r2, r4
 800a30a:	4648      	mov	r0, r9
 800a30c:	f001 f85e 	bl	800b3cc <__pow5mult>
 800a310:	9a02      	ldr	r2, [sp, #8]
 800a312:	4601      	mov	r1, r0
 800a314:	4605      	mov	r5, r0
 800a316:	4648      	mov	r0, r9
 800a318:	f000 ffb6 	bl	800b288 <__multiply>
 800a31c:	9902      	ldr	r1, [sp, #8]
 800a31e:	4680      	mov	r8, r0
 800a320:	4648      	mov	r0, r9
 800a322:	f000 fe9d 	bl	800b060 <_Bfree>
 800a326:	9b08      	ldr	r3, [sp, #32]
 800a328:	1b1b      	subs	r3, r3, r4
 800a32a:	9308      	str	r3, [sp, #32]
 800a32c:	f000 80b1 	beq.w	800a492 <_dtoa_r+0x8ea>
 800a330:	9a08      	ldr	r2, [sp, #32]
 800a332:	4641      	mov	r1, r8
 800a334:	4648      	mov	r0, r9
 800a336:	f001 f849 	bl	800b3cc <__pow5mult>
 800a33a:	9002      	str	r0, [sp, #8]
 800a33c:	2101      	movs	r1, #1
 800a33e:	4648      	mov	r0, r9
 800a340:	f000 ff8c 	bl	800b25c <__i2b>
 800a344:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a346:	4604      	mov	r4, r0
 800a348:	2b00      	cmp	r3, #0
 800a34a:	f000 81d8 	beq.w	800a6fe <_dtoa_r+0xb56>
 800a34e:	461a      	mov	r2, r3
 800a350:	4601      	mov	r1, r0
 800a352:	4648      	mov	r0, r9
 800a354:	f001 f83a 	bl	800b3cc <__pow5mult>
 800a358:	9b07      	ldr	r3, [sp, #28]
 800a35a:	2b01      	cmp	r3, #1
 800a35c:	4604      	mov	r4, r0
 800a35e:	f300 809f 	bgt.w	800a4a0 <_dtoa_r+0x8f8>
 800a362:	9b04      	ldr	r3, [sp, #16]
 800a364:	2b00      	cmp	r3, #0
 800a366:	f040 8097 	bne.w	800a498 <_dtoa_r+0x8f0>
 800a36a:	9b05      	ldr	r3, [sp, #20]
 800a36c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a370:	2b00      	cmp	r3, #0
 800a372:	f040 8093 	bne.w	800a49c <_dtoa_r+0x8f4>
 800a376:	9b05      	ldr	r3, [sp, #20]
 800a378:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a37c:	0d1b      	lsrs	r3, r3, #20
 800a37e:	051b      	lsls	r3, r3, #20
 800a380:	b133      	cbz	r3, 800a390 <_dtoa_r+0x7e8>
 800a382:	9b00      	ldr	r3, [sp, #0]
 800a384:	3301      	adds	r3, #1
 800a386:	9300      	str	r3, [sp, #0]
 800a388:	9b06      	ldr	r3, [sp, #24]
 800a38a:	3301      	adds	r3, #1
 800a38c:	9306      	str	r3, [sp, #24]
 800a38e:	2301      	movs	r3, #1
 800a390:	9308      	str	r3, [sp, #32]
 800a392:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a394:	2b00      	cmp	r3, #0
 800a396:	f000 81b8 	beq.w	800a70a <_dtoa_r+0xb62>
 800a39a:	6923      	ldr	r3, [r4, #16]
 800a39c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a3a0:	6918      	ldr	r0, [r3, #16]
 800a3a2:	f000 ff0f 	bl	800b1c4 <__hi0bits>
 800a3a6:	f1c0 0020 	rsb	r0, r0, #32
 800a3aa:	9b06      	ldr	r3, [sp, #24]
 800a3ac:	4418      	add	r0, r3
 800a3ae:	f010 001f 	ands.w	r0, r0, #31
 800a3b2:	f000 8082 	beq.w	800a4ba <_dtoa_r+0x912>
 800a3b6:	f1c0 0320 	rsb	r3, r0, #32
 800a3ba:	2b04      	cmp	r3, #4
 800a3bc:	dd73      	ble.n	800a4a6 <_dtoa_r+0x8fe>
 800a3be:	9b00      	ldr	r3, [sp, #0]
 800a3c0:	f1c0 001c 	rsb	r0, r0, #28
 800a3c4:	4403      	add	r3, r0
 800a3c6:	9300      	str	r3, [sp, #0]
 800a3c8:	9b06      	ldr	r3, [sp, #24]
 800a3ca:	4403      	add	r3, r0
 800a3cc:	4406      	add	r6, r0
 800a3ce:	9306      	str	r3, [sp, #24]
 800a3d0:	9b00      	ldr	r3, [sp, #0]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	dd05      	ble.n	800a3e2 <_dtoa_r+0x83a>
 800a3d6:	9902      	ldr	r1, [sp, #8]
 800a3d8:	461a      	mov	r2, r3
 800a3da:	4648      	mov	r0, r9
 800a3dc:	f001 f850 	bl	800b480 <__lshift>
 800a3e0:	9002      	str	r0, [sp, #8]
 800a3e2:	9b06      	ldr	r3, [sp, #24]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	dd05      	ble.n	800a3f4 <_dtoa_r+0x84c>
 800a3e8:	4621      	mov	r1, r4
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	4648      	mov	r0, r9
 800a3ee:	f001 f847 	bl	800b480 <__lshift>
 800a3f2:	4604      	mov	r4, r0
 800a3f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d061      	beq.n	800a4be <_dtoa_r+0x916>
 800a3fa:	9802      	ldr	r0, [sp, #8]
 800a3fc:	4621      	mov	r1, r4
 800a3fe:	f001 f8ab 	bl	800b558 <__mcmp>
 800a402:	2800      	cmp	r0, #0
 800a404:	da5b      	bge.n	800a4be <_dtoa_r+0x916>
 800a406:	2300      	movs	r3, #0
 800a408:	9902      	ldr	r1, [sp, #8]
 800a40a:	220a      	movs	r2, #10
 800a40c:	4648      	mov	r0, r9
 800a40e:	f000 fe49 	bl	800b0a4 <__multadd>
 800a412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a414:	9002      	str	r0, [sp, #8]
 800a416:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	f000 8177 	beq.w	800a70e <_dtoa_r+0xb66>
 800a420:	4629      	mov	r1, r5
 800a422:	2300      	movs	r3, #0
 800a424:	220a      	movs	r2, #10
 800a426:	4648      	mov	r0, r9
 800a428:	f000 fe3c 	bl	800b0a4 <__multadd>
 800a42c:	f1bb 0f00 	cmp.w	fp, #0
 800a430:	4605      	mov	r5, r0
 800a432:	dc6f      	bgt.n	800a514 <_dtoa_r+0x96c>
 800a434:	9b07      	ldr	r3, [sp, #28]
 800a436:	2b02      	cmp	r3, #2
 800a438:	dc49      	bgt.n	800a4ce <_dtoa_r+0x926>
 800a43a:	e06b      	b.n	800a514 <_dtoa_r+0x96c>
 800a43c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a43e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a442:	e73c      	b.n	800a2be <_dtoa_r+0x716>
 800a444:	3fe00000 	.word	0x3fe00000
 800a448:	40240000 	.word	0x40240000
 800a44c:	9b03      	ldr	r3, [sp, #12]
 800a44e:	1e5c      	subs	r4, r3, #1
 800a450:	9b08      	ldr	r3, [sp, #32]
 800a452:	42a3      	cmp	r3, r4
 800a454:	db09      	blt.n	800a46a <_dtoa_r+0x8c2>
 800a456:	1b1c      	subs	r4, r3, r4
 800a458:	9b03      	ldr	r3, [sp, #12]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	f6bf af30 	bge.w	800a2c0 <_dtoa_r+0x718>
 800a460:	9b00      	ldr	r3, [sp, #0]
 800a462:	9a03      	ldr	r2, [sp, #12]
 800a464:	1a9e      	subs	r6, r3, r2
 800a466:	2300      	movs	r3, #0
 800a468:	e72b      	b.n	800a2c2 <_dtoa_r+0x71a>
 800a46a:	9b08      	ldr	r3, [sp, #32]
 800a46c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a46e:	9408      	str	r4, [sp, #32]
 800a470:	1ae3      	subs	r3, r4, r3
 800a472:	441a      	add	r2, r3
 800a474:	9e00      	ldr	r6, [sp, #0]
 800a476:	9b03      	ldr	r3, [sp, #12]
 800a478:	920d      	str	r2, [sp, #52]	@ 0x34
 800a47a:	2400      	movs	r4, #0
 800a47c:	e721      	b.n	800a2c2 <_dtoa_r+0x71a>
 800a47e:	9c08      	ldr	r4, [sp, #32]
 800a480:	9e00      	ldr	r6, [sp, #0]
 800a482:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a484:	e728      	b.n	800a2d8 <_dtoa_r+0x730>
 800a486:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a48a:	e751      	b.n	800a330 <_dtoa_r+0x788>
 800a48c:	9a08      	ldr	r2, [sp, #32]
 800a48e:	9902      	ldr	r1, [sp, #8]
 800a490:	e750      	b.n	800a334 <_dtoa_r+0x78c>
 800a492:	f8cd 8008 	str.w	r8, [sp, #8]
 800a496:	e751      	b.n	800a33c <_dtoa_r+0x794>
 800a498:	2300      	movs	r3, #0
 800a49a:	e779      	b.n	800a390 <_dtoa_r+0x7e8>
 800a49c:	9b04      	ldr	r3, [sp, #16]
 800a49e:	e777      	b.n	800a390 <_dtoa_r+0x7e8>
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	9308      	str	r3, [sp, #32]
 800a4a4:	e779      	b.n	800a39a <_dtoa_r+0x7f2>
 800a4a6:	d093      	beq.n	800a3d0 <_dtoa_r+0x828>
 800a4a8:	9a00      	ldr	r2, [sp, #0]
 800a4aa:	331c      	adds	r3, #28
 800a4ac:	441a      	add	r2, r3
 800a4ae:	9200      	str	r2, [sp, #0]
 800a4b0:	9a06      	ldr	r2, [sp, #24]
 800a4b2:	441a      	add	r2, r3
 800a4b4:	441e      	add	r6, r3
 800a4b6:	9206      	str	r2, [sp, #24]
 800a4b8:	e78a      	b.n	800a3d0 <_dtoa_r+0x828>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	e7f4      	b.n	800a4a8 <_dtoa_r+0x900>
 800a4be:	9b03      	ldr	r3, [sp, #12]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	46b8      	mov	r8, r7
 800a4c4:	dc20      	bgt.n	800a508 <_dtoa_r+0x960>
 800a4c6:	469b      	mov	fp, r3
 800a4c8:	9b07      	ldr	r3, [sp, #28]
 800a4ca:	2b02      	cmp	r3, #2
 800a4cc:	dd1e      	ble.n	800a50c <_dtoa_r+0x964>
 800a4ce:	f1bb 0f00 	cmp.w	fp, #0
 800a4d2:	f47f adb1 	bne.w	800a038 <_dtoa_r+0x490>
 800a4d6:	4621      	mov	r1, r4
 800a4d8:	465b      	mov	r3, fp
 800a4da:	2205      	movs	r2, #5
 800a4dc:	4648      	mov	r0, r9
 800a4de:	f000 fde1 	bl	800b0a4 <__multadd>
 800a4e2:	4601      	mov	r1, r0
 800a4e4:	4604      	mov	r4, r0
 800a4e6:	9802      	ldr	r0, [sp, #8]
 800a4e8:	f001 f836 	bl	800b558 <__mcmp>
 800a4ec:	2800      	cmp	r0, #0
 800a4ee:	f77f ada3 	ble.w	800a038 <_dtoa_r+0x490>
 800a4f2:	4656      	mov	r6, sl
 800a4f4:	2331      	movs	r3, #49	@ 0x31
 800a4f6:	f806 3b01 	strb.w	r3, [r6], #1
 800a4fa:	f108 0801 	add.w	r8, r8, #1
 800a4fe:	e59f      	b.n	800a040 <_dtoa_r+0x498>
 800a500:	9c03      	ldr	r4, [sp, #12]
 800a502:	46b8      	mov	r8, r7
 800a504:	4625      	mov	r5, r4
 800a506:	e7f4      	b.n	800a4f2 <_dtoa_r+0x94a>
 800a508:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a50c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a50e:	2b00      	cmp	r3, #0
 800a510:	f000 8101 	beq.w	800a716 <_dtoa_r+0xb6e>
 800a514:	2e00      	cmp	r6, #0
 800a516:	dd05      	ble.n	800a524 <_dtoa_r+0x97c>
 800a518:	4629      	mov	r1, r5
 800a51a:	4632      	mov	r2, r6
 800a51c:	4648      	mov	r0, r9
 800a51e:	f000 ffaf 	bl	800b480 <__lshift>
 800a522:	4605      	mov	r5, r0
 800a524:	9b08      	ldr	r3, [sp, #32]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d05c      	beq.n	800a5e4 <_dtoa_r+0xa3c>
 800a52a:	6869      	ldr	r1, [r5, #4]
 800a52c:	4648      	mov	r0, r9
 800a52e:	f000 fd57 	bl	800afe0 <_Balloc>
 800a532:	4606      	mov	r6, r0
 800a534:	b928      	cbnz	r0, 800a542 <_dtoa_r+0x99a>
 800a536:	4b82      	ldr	r3, [pc, #520]	@ (800a740 <_dtoa_r+0xb98>)
 800a538:	4602      	mov	r2, r0
 800a53a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a53e:	f7ff bb4a 	b.w	8009bd6 <_dtoa_r+0x2e>
 800a542:	692a      	ldr	r2, [r5, #16]
 800a544:	3202      	adds	r2, #2
 800a546:	0092      	lsls	r2, r2, #2
 800a548:	f105 010c 	add.w	r1, r5, #12
 800a54c:	300c      	adds	r0, #12
 800a54e:	f7ff fa8a 	bl	8009a66 <memcpy>
 800a552:	2201      	movs	r2, #1
 800a554:	4631      	mov	r1, r6
 800a556:	4648      	mov	r0, r9
 800a558:	f000 ff92 	bl	800b480 <__lshift>
 800a55c:	f10a 0301 	add.w	r3, sl, #1
 800a560:	9300      	str	r3, [sp, #0]
 800a562:	eb0a 030b 	add.w	r3, sl, fp
 800a566:	9308      	str	r3, [sp, #32]
 800a568:	9b04      	ldr	r3, [sp, #16]
 800a56a:	f003 0301 	and.w	r3, r3, #1
 800a56e:	462f      	mov	r7, r5
 800a570:	9306      	str	r3, [sp, #24]
 800a572:	4605      	mov	r5, r0
 800a574:	9b00      	ldr	r3, [sp, #0]
 800a576:	9802      	ldr	r0, [sp, #8]
 800a578:	4621      	mov	r1, r4
 800a57a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800a57e:	f7ff fa8b 	bl	8009a98 <quorem>
 800a582:	4603      	mov	r3, r0
 800a584:	3330      	adds	r3, #48	@ 0x30
 800a586:	9003      	str	r0, [sp, #12]
 800a588:	4639      	mov	r1, r7
 800a58a:	9802      	ldr	r0, [sp, #8]
 800a58c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a58e:	f000 ffe3 	bl	800b558 <__mcmp>
 800a592:	462a      	mov	r2, r5
 800a594:	9004      	str	r0, [sp, #16]
 800a596:	4621      	mov	r1, r4
 800a598:	4648      	mov	r0, r9
 800a59a:	f000 fff9 	bl	800b590 <__mdiff>
 800a59e:	68c2      	ldr	r2, [r0, #12]
 800a5a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5a2:	4606      	mov	r6, r0
 800a5a4:	bb02      	cbnz	r2, 800a5e8 <_dtoa_r+0xa40>
 800a5a6:	4601      	mov	r1, r0
 800a5a8:	9802      	ldr	r0, [sp, #8]
 800a5aa:	f000 ffd5 	bl	800b558 <__mcmp>
 800a5ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5b0:	4602      	mov	r2, r0
 800a5b2:	4631      	mov	r1, r6
 800a5b4:	4648      	mov	r0, r9
 800a5b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a5b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5ba:	f000 fd51 	bl	800b060 <_Bfree>
 800a5be:	9b07      	ldr	r3, [sp, #28]
 800a5c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a5c2:	9e00      	ldr	r6, [sp, #0]
 800a5c4:	ea42 0103 	orr.w	r1, r2, r3
 800a5c8:	9b06      	ldr	r3, [sp, #24]
 800a5ca:	4319      	orrs	r1, r3
 800a5cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5ce:	d10d      	bne.n	800a5ec <_dtoa_r+0xa44>
 800a5d0:	2b39      	cmp	r3, #57	@ 0x39
 800a5d2:	d027      	beq.n	800a624 <_dtoa_r+0xa7c>
 800a5d4:	9a04      	ldr	r2, [sp, #16]
 800a5d6:	2a00      	cmp	r2, #0
 800a5d8:	dd01      	ble.n	800a5de <_dtoa_r+0xa36>
 800a5da:	9b03      	ldr	r3, [sp, #12]
 800a5dc:	3331      	adds	r3, #49	@ 0x31
 800a5de:	f88b 3000 	strb.w	r3, [fp]
 800a5e2:	e52e      	b.n	800a042 <_dtoa_r+0x49a>
 800a5e4:	4628      	mov	r0, r5
 800a5e6:	e7b9      	b.n	800a55c <_dtoa_r+0x9b4>
 800a5e8:	2201      	movs	r2, #1
 800a5ea:	e7e2      	b.n	800a5b2 <_dtoa_r+0xa0a>
 800a5ec:	9904      	ldr	r1, [sp, #16]
 800a5ee:	2900      	cmp	r1, #0
 800a5f0:	db04      	blt.n	800a5fc <_dtoa_r+0xa54>
 800a5f2:	9807      	ldr	r0, [sp, #28]
 800a5f4:	4301      	orrs	r1, r0
 800a5f6:	9806      	ldr	r0, [sp, #24]
 800a5f8:	4301      	orrs	r1, r0
 800a5fa:	d120      	bne.n	800a63e <_dtoa_r+0xa96>
 800a5fc:	2a00      	cmp	r2, #0
 800a5fe:	ddee      	ble.n	800a5de <_dtoa_r+0xa36>
 800a600:	9902      	ldr	r1, [sp, #8]
 800a602:	9300      	str	r3, [sp, #0]
 800a604:	2201      	movs	r2, #1
 800a606:	4648      	mov	r0, r9
 800a608:	f000 ff3a 	bl	800b480 <__lshift>
 800a60c:	4621      	mov	r1, r4
 800a60e:	9002      	str	r0, [sp, #8]
 800a610:	f000 ffa2 	bl	800b558 <__mcmp>
 800a614:	2800      	cmp	r0, #0
 800a616:	9b00      	ldr	r3, [sp, #0]
 800a618:	dc02      	bgt.n	800a620 <_dtoa_r+0xa78>
 800a61a:	d1e0      	bne.n	800a5de <_dtoa_r+0xa36>
 800a61c:	07da      	lsls	r2, r3, #31
 800a61e:	d5de      	bpl.n	800a5de <_dtoa_r+0xa36>
 800a620:	2b39      	cmp	r3, #57	@ 0x39
 800a622:	d1da      	bne.n	800a5da <_dtoa_r+0xa32>
 800a624:	2339      	movs	r3, #57	@ 0x39
 800a626:	f88b 3000 	strb.w	r3, [fp]
 800a62a:	4633      	mov	r3, r6
 800a62c:	461e      	mov	r6, r3
 800a62e:	3b01      	subs	r3, #1
 800a630:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a634:	2a39      	cmp	r2, #57	@ 0x39
 800a636:	d04e      	beq.n	800a6d6 <_dtoa_r+0xb2e>
 800a638:	3201      	adds	r2, #1
 800a63a:	701a      	strb	r2, [r3, #0]
 800a63c:	e501      	b.n	800a042 <_dtoa_r+0x49a>
 800a63e:	2a00      	cmp	r2, #0
 800a640:	dd03      	ble.n	800a64a <_dtoa_r+0xaa2>
 800a642:	2b39      	cmp	r3, #57	@ 0x39
 800a644:	d0ee      	beq.n	800a624 <_dtoa_r+0xa7c>
 800a646:	3301      	adds	r3, #1
 800a648:	e7c9      	b.n	800a5de <_dtoa_r+0xa36>
 800a64a:	9a00      	ldr	r2, [sp, #0]
 800a64c:	9908      	ldr	r1, [sp, #32]
 800a64e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a652:	428a      	cmp	r2, r1
 800a654:	d028      	beq.n	800a6a8 <_dtoa_r+0xb00>
 800a656:	9902      	ldr	r1, [sp, #8]
 800a658:	2300      	movs	r3, #0
 800a65a:	220a      	movs	r2, #10
 800a65c:	4648      	mov	r0, r9
 800a65e:	f000 fd21 	bl	800b0a4 <__multadd>
 800a662:	42af      	cmp	r7, r5
 800a664:	9002      	str	r0, [sp, #8]
 800a666:	f04f 0300 	mov.w	r3, #0
 800a66a:	f04f 020a 	mov.w	r2, #10
 800a66e:	4639      	mov	r1, r7
 800a670:	4648      	mov	r0, r9
 800a672:	d107      	bne.n	800a684 <_dtoa_r+0xadc>
 800a674:	f000 fd16 	bl	800b0a4 <__multadd>
 800a678:	4607      	mov	r7, r0
 800a67a:	4605      	mov	r5, r0
 800a67c:	9b00      	ldr	r3, [sp, #0]
 800a67e:	3301      	adds	r3, #1
 800a680:	9300      	str	r3, [sp, #0]
 800a682:	e777      	b.n	800a574 <_dtoa_r+0x9cc>
 800a684:	f000 fd0e 	bl	800b0a4 <__multadd>
 800a688:	4629      	mov	r1, r5
 800a68a:	4607      	mov	r7, r0
 800a68c:	2300      	movs	r3, #0
 800a68e:	220a      	movs	r2, #10
 800a690:	4648      	mov	r0, r9
 800a692:	f000 fd07 	bl	800b0a4 <__multadd>
 800a696:	4605      	mov	r5, r0
 800a698:	e7f0      	b.n	800a67c <_dtoa_r+0xad4>
 800a69a:	f1bb 0f00 	cmp.w	fp, #0
 800a69e:	bfcc      	ite	gt
 800a6a0:	465e      	movgt	r6, fp
 800a6a2:	2601      	movle	r6, #1
 800a6a4:	4456      	add	r6, sl
 800a6a6:	2700      	movs	r7, #0
 800a6a8:	9902      	ldr	r1, [sp, #8]
 800a6aa:	9300      	str	r3, [sp, #0]
 800a6ac:	2201      	movs	r2, #1
 800a6ae:	4648      	mov	r0, r9
 800a6b0:	f000 fee6 	bl	800b480 <__lshift>
 800a6b4:	4621      	mov	r1, r4
 800a6b6:	9002      	str	r0, [sp, #8]
 800a6b8:	f000 ff4e 	bl	800b558 <__mcmp>
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	dcb4      	bgt.n	800a62a <_dtoa_r+0xa82>
 800a6c0:	d102      	bne.n	800a6c8 <_dtoa_r+0xb20>
 800a6c2:	9b00      	ldr	r3, [sp, #0]
 800a6c4:	07db      	lsls	r3, r3, #31
 800a6c6:	d4b0      	bmi.n	800a62a <_dtoa_r+0xa82>
 800a6c8:	4633      	mov	r3, r6
 800a6ca:	461e      	mov	r6, r3
 800a6cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a6d0:	2a30      	cmp	r2, #48	@ 0x30
 800a6d2:	d0fa      	beq.n	800a6ca <_dtoa_r+0xb22>
 800a6d4:	e4b5      	b.n	800a042 <_dtoa_r+0x49a>
 800a6d6:	459a      	cmp	sl, r3
 800a6d8:	d1a8      	bne.n	800a62c <_dtoa_r+0xa84>
 800a6da:	2331      	movs	r3, #49	@ 0x31
 800a6dc:	f108 0801 	add.w	r8, r8, #1
 800a6e0:	f88a 3000 	strb.w	r3, [sl]
 800a6e4:	e4ad      	b.n	800a042 <_dtoa_r+0x49a>
 800a6e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a6e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a744 <_dtoa_r+0xb9c>
 800a6ec:	b11b      	cbz	r3, 800a6f6 <_dtoa_r+0xb4e>
 800a6ee:	f10a 0308 	add.w	r3, sl, #8
 800a6f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a6f4:	6013      	str	r3, [r2, #0]
 800a6f6:	4650      	mov	r0, sl
 800a6f8:	b017      	add	sp, #92	@ 0x5c
 800a6fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6fe:	9b07      	ldr	r3, [sp, #28]
 800a700:	2b01      	cmp	r3, #1
 800a702:	f77f ae2e 	ble.w	800a362 <_dtoa_r+0x7ba>
 800a706:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a708:	9308      	str	r3, [sp, #32]
 800a70a:	2001      	movs	r0, #1
 800a70c:	e64d      	b.n	800a3aa <_dtoa_r+0x802>
 800a70e:	f1bb 0f00 	cmp.w	fp, #0
 800a712:	f77f aed9 	ble.w	800a4c8 <_dtoa_r+0x920>
 800a716:	4656      	mov	r6, sl
 800a718:	9802      	ldr	r0, [sp, #8]
 800a71a:	4621      	mov	r1, r4
 800a71c:	f7ff f9bc 	bl	8009a98 <quorem>
 800a720:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a724:	f806 3b01 	strb.w	r3, [r6], #1
 800a728:	eba6 020a 	sub.w	r2, r6, sl
 800a72c:	4593      	cmp	fp, r2
 800a72e:	ddb4      	ble.n	800a69a <_dtoa_r+0xaf2>
 800a730:	9902      	ldr	r1, [sp, #8]
 800a732:	2300      	movs	r3, #0
 800a734:	220a      	movs	r2, #10
 800a736:	4648      	mov	r0, r9
 800a738:	f000 fcb4 	bl	800b0a4 <__multadd>
 800a73c:	9002      	str	r0, [sp, #8]
 800a73e:	e7eb      	b.n	800a718 <_dtoa_r+0xb70>
 800a740:	0800c5a2 	.word	0x0800c5a2
 800a744:	0800c526 	.word	0x0800c526

0800a748 <_free_r>:
 800a748:	b538      	push	{r3, r4, r5, lr}
 800a74a:	4605      	mov	r5, r0
 800a74c:	2900      	cmp	r1, #0
 800a74e:	d041      	beq.n	800a7d4 <_free_r+0x8c>
 800a750:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a754:	1f0c      	subs	r4, r1, #4
 800a756:	2b00      	cmp	r3, #0
 800a758:	bfb8      	it	lt
 800a75a:	18e4      	addlt	r4, r4, r3
 800a75c:	f000 fc34 	bl	800afc8 <__malloc_lock>
 800a760:	4a1d      	ldr	r2, [pc, #116]	@ (800a7d8 <_free_r+0x90>)
 800a762:	6813      	ldr	r3, [r2, #0]
 800a764:	b933      	cbnz	r3, 800a774 <_free_r+0x2c>
 800a766:	6063      	str	r3, [r4, #4]
 800a768:	6014      	str	r4, [r2, #0]
 800a76a:	4628      	mov	r0, r5
 800a76c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a770:	f000 bc30 	b.w	800afd4 <__malloc_unlock>
 800a774:	42a3      	cmp	r3, r4
 800a776:	d908      	bls.n	800a78a <_free_r+0x42>
 800a778:	6820      	ldr	r0, [r4, #0]
 800a77a:	1821      	adds	r1, r4, r0
 800a77c:	428b      	cmp	r3, r1
 800a77e:	bf01      	itttt	eq
 800a780:	6819      	ldreq	r1, [r3, #0]
 800a782:	685b      	ldreq	r3, [r3, #4]
 800a784:	1809      	addeq	r1, r1, r0
 800a786:	6021      	streq	r1, [r4, #0]
 800a788:	e7ed      	b.n	800a766 <_free_r+0x1e>
 800a78a:	461a      	mov	r2, r3
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	b10b      	cbz	r3, 800a794 <_free_r+0x4c>
 800a790:	42a3      	cmp	r3, r4
 800a792:	d9fa      	bls.n	800a78a <_free_r+0x42>
 800a794:	6811      	ldr	r1, [r2, #0]
 800a796:	1850      	adds	r0, r2, r1
 800a798:	42a0      	cmp	r0, r4
 800a79a:	d10b      	bne.n	800a7b4 <_free_r+0x6c>
 800a79c:	6820      	ldr	r0, [r4, #0]
 800a79e:	4401      	add	r1, r0
 800a7a0:	1850      	adds	r0, r2, r1
 800a7a2:	4283      	cmp	r3, r0
 800a7a4:	6011      	str	r1, [r2, #0]
 800a7a6:	d1e0      	bne.n	800a76a <_free_r+0x22>
 800a7a8:	6818      	ldr	r0, [r3, #0]
 800a7aa:	685b      	ldr	r3, [r3, #4]
 800a7ac:	6053      	str	r3, [r2, #4]
 800a7ae:	4408      	add	r0, r1
 800a7b0:	6010      	str	r0, [r2, #0]
 800a7b2:	e7da      	b.n	800a76a <_free_r+0x22>
 800a7b4:	d902      	bls.n	800a7bc <_free_r+0x74>
 800a7b6:	230c      	movs	r3, #12
 800a7b8:	602b      	str	r3, [r5, #0]
 800a7ba:	e7d6      	b.n	800a76a <_free_r+0x22>
 800a7bc:	6820      	ldr	r0, [r4, #0]
 800a7be:	1821      	adds	r1, r4, r0
 800a7c0:	428b      	cmp	r3, r1
 800a7c2:	bf04      	itt	eq
 800a7c4:	6819      	ldreq	r1, [r3, #0]
 800a7c6:	685b      	ldreq	r3, [r3, #4]
 800a7c8:	6063      	str	r3, [r4, #4]
 800a7ca:	bf04      	itt	eq
 800a7cc:	1809      	addeq	r1, r1, r0
 800a7ce:	6021      	streq	r1, [r4, #0]
 800a7d0:	6054      	str	r4, [r2, #4]
 800a7d2:	e7ca      	b.n	800a76a <_free_r+0x22>
 800a7d4:	bd38      	pop	{r3, r4, r5, pc}
 800a7d6:	bf00      	nop
 800a7d8:	20000a9c 	.word	0x20000a9c

0800a7dc <rshift>:
 800a7dc:	6903      	ldr	r3, [r0, #16]
 800a7de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a7e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a7e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a7ea:	f100 0414 	add.w	r4, r0, #20
 800a7ee:	dd45      	ble.n	800a87c <rshift+0xa0>
 800a7f0:	f011 011f 	ands.w	r1, r1, #31
 800a7f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a7f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a7fc:	d10c      	bne.n	800a818 <rshift+0x3c>
 800a7fe:	f100 0710 	add.w	r7, r0, #16
 800a802:	4629      	mov	r1, r5
 800a804:	42b1      	cmp	r1, r6
 800a806:	d334      	bcc.n	800a872 <rshift+0x96>
 800a808:	1a9b      	subs	r3, r3, r2
 800a80a:	009b      	lsls	r3, r3, #2
 800a80c:	1eea      	subs	r2, r5, #3
 800a80e:	4296      	cmp	r6, r2
 800a810:	bf38      	it	cc
 800a812:	2300      	movcc	r3, #0
 800a814:	4423      	add	r3, r4
 800a816:	e015      	b.n	800a844 <rshift+0x68>
 800a818:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a81c:	f1c1 0820 	rsb	r8, r1, #32
 800a820:	40cf      	lsrs	r7, r1
 800a822:	f105 0e04 	add.w	lr, r5, #4
 800a826:	46a1      	mov	r9, r4
 800a828:	4576      	cmp	r6, lr
 800a82a:	46f4      	mov	ip, lr
 800a82c:	d815      	bhi.n	800a85a <rshift+0x7e>
 800a82e:	1a9a      	subs	r2, r3, r2
 800a830:	0092      	lsls	r2, r2, #2
 800a832:	3a04      	subs	r2, #4
 800a834:	3501      	adds	r5, #1
 800a836:	42ae      	cmp	r6, r5
 800a838:	bf38      	it	cc
 800a83a:	2200      	movcc	r2, #0
 800a83c:	18a3      	adds	r3, r4, r2
 800a83e:	50a7      	str	r7, [r4, r2]
 800a840:	b107      	cbz	r7, 800a844 <rshift+0x68>
 800a842:	3304      	adds	r3, #4
 800a844:	1b1a      	subs	r2, r3, r4
 800a846:	42a3      	cmp	r3, r4
 800a848:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a84c:	bf08      	it	eq
 800a84e:	2300      	moveq	r3, #0
 800a850:	6102      	str	r2, [r0, #16]
 800a852:	bf08      	it	eq
 800a854:	6143      	streq	r3, [r0, #20]
 800a856:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a85a:	f8dc c000 	ldr.w	ip, [ip]
 800a85e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a862:	ea4c 0707 	orr.w	r7, ip, r7
 800a866:	f849 7b04 	str.w	r7, [r9], #4
 800a86a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a86e:	40cf      	lsrs	r7, r1
 800a870:	e7da      	b.n	800a828 <rshift+0x4c>
 800a872:	f851 cb04 	ldr.w	ip, [r1], #4
 800a876:	f847 cf04 	str.w	ip, [r7, #4]!
 800a87a:	e7c3      	b.n	800a804 <rshift+0x28>
 800a87c:	4623      	mov	r3, r4
 800a87e:	e7e1      	b.n	800a844 <rshift+0x68>

0800a880 <__hexdig_fun>:
 800a880:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a884:	2b09      	cmp	r3, #9
 800a886:	d802      	bhi.n	800a88e <__hexdig_fun+0xe>
 800a888:	3820      	subs	r0, #32
 800a88a:	b2c0      	uxtb	r0, r0
 800a88c:	4770      	bx	lr
 800a88e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a892:	2b05      	cmp	r3, #5
 800a894:	d801      	bhi.n	800a89a <__hexdig_fun+0x1a>
 800a896:	3847      	subs	r0, #71	@ 0x47
 800a898:	e7f7      	b.n	800a88a <__hexdig_fun+0xa>
 800a89a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a89e:	2b05      	cmp	r3, #5
 800a8a0:	d801      	bhi.n	800a8a6 <__hexdig_fun+0x26>
 800a8a2:	3827      	subs	r0, #39	@ 0x27
 800a8a4:	e7f1      	b.n	800a88a <__hexdig_fun+0xa>
 800a8a6:	2000      	movs	r0, #0
 800a8a8:	4770      	bx	lr
	...

0800a8ac <__gethex>:
 800a8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b0:	b085      	sub	sp, #20
 800a8b2:	468a      	mov	sl, r1
 800a8b4:	9302      	str	r3, [sp, #8]
 800a8b6:	680b      	ldr	r3, [r1, #0]
 800a8b8:	9001      	str	r0, [sp, #4]
 800a8ba:	4690      	mov	r8, r2
 800a8bc:	1c9c      	adds	r4, r3, #2
 800a8be:	46a1      	mov	r9, r4
 800a8c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a8c4:	2830      	cmp	r0, #48	@ 0x30
 800a8c6:	d0fa      	beq.n	800a8be <__gethex+0x12>
 800a8c8:	eba9 0303 	sub.w	r3, r9, r3
 800a8cc:	f1a3 0b02 	sub.w	fp, r3, #2
 800a8d0:	f7ff ffd6 	bl	800a880 <__hexdig_fun>
 800a8d4:	4605      	mov	r5, r0
 800a8d6:	2800      	cmp	r0, #0
 800a8d8:	d168      	bne.n	800a9ac <__gethex+0x100>
 800a8da:	49a0      	ldr	r1, [pc, #640]	@ (800ab5c <__gethex+0x2b0>)
 800a8dc:	2201      	movs	r2, #1
 800a8de:	4648      	mov	r0, r9
 800a8e0:	f7ff f837 	bl	8009952 <strncmp>
 800a8e4:	4607      	mov	r7, r0
 800a8e6:	2800      	cmp	r0, #0
 800a8e8:	d167      	bne.n	800a9ba <__gethex+0x10e>
 800a8ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a8ee:	4626      	mov	r6, r4
 800a8f0:	f7ff ffc6 	bl	800a880 <__hexdig_fun>
 800a8f4:	2800      	cmp	r0, #0
 800a8f6:	d062      	beq.n	800a9be <__gethex+0x112>
 800a8f8:	4623      	mov	r3, r4
 800a8fa:	7818      	ldrb	r0, [r3, #0]
 800a8fc:	2830      	cmp	r0, #48	@ 0x30
 800a8fe:	4699      	mov	r9, r3
 800a900:	f103 0301 	add.w	r3, r3, #1
 800a904:	d0f9      	beq.n	800a8fa <__gethex+0x4e>
 800a906:	f7ff ffbb 	bl	800a880 <__hexdig_fun>
 800a90a:	fab0 f580 	clz	r5, r0
 800a90e:	096d      	lsrs	r5, r5, #5
 800a910:	f04f 0b01 	mov.w	fp, #1
 800a914:	464a      	mov	r2, r9
 800a916:	4616      	mov	r6, r2
 800a918:	3201      	adds	r2, #1
 800a91a:	7830      	ldrb	r0, [r6, #0]
 800a91c:	f7ff ffb0 	bl	800a880 <__hexdig_fun>
 800a920:	2800      	cmp	r0, #0
 800a922:	d1f8      	bne.n	800a916 <__gethex+0x6a>
 800a924:	498d      	ldr	r1, [pc, #564]	@ (800ab5c <__gethex+0x2b0>)
 800a926:	2201      	movs	r2, #1
 800a928:	4630      	mov	r0, r6
 800a92a:	f7ff f812 	bl	8009952 <strncmp>
 800a92e:	2800      	cmp	r0, #0
 800a930:	d13f      	bne.n	800a9b2 <__gethex+0x106>
 800a932:	b944      	cbnz	r4, 800a946 <__gethex+0x9a>
 800a934:	1c74      	adds	r4, r6, #1
 800a936:	4622      	mov	r2, r4
 800a938:	4616      	mov	r6, r2
 800a93a:	3201      	adds	r2, #1
 800a93c:	7830      	ldrb	r0, [r6, #0]
 800a93e:	f7ff ff9f 	bl	800a880 <__hexdig_fun>
 800a942:	2800      	cmp	r0, #0
 800a944:	d1f8      	bne.n	800a938 <__gethex+0x8c>
 800a946:	1ba4      	subs	r4, r4, r6
 800a948:	00a7      	lsls	r7, r4, #2
 800a94a:	7833      	ldrb	r3, [r6, #0]
 800a94c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a950:	2b50      	cmp	r3, #80	@ 0x50
 800a952:	d13e      	bne.n	800a9d2 <__gethex+0x126>
 800a954:	7873      	ldrb	r3, [r6, #1]
 800a956:	2b2b      	cmp	r3, #43	@ 0x2b
 800a958:	d033      	beq.n	800a9c2 <__gethex+0x116>
 800a95a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a95c:	d034      	beq.n	800a9c8 <__gethex+0x11c>
 800a95e:	1c71      	adds	r1, r6, #1
 800a960:	2400      	movs	r4, #0
 800a962:	7808      	ldrb	r0, [r1, #0]
 800a964:	f7ff ff8c 	bl	800a880 <__hexdig_fun>
 800a968:	1e43      	subs	r3, r0, #1
 800a96a:	b2db      	uxtb	r3, r3
 800a96c:	2b18      	cmp	r3, #24
 800a96e:	d830      	bhi.n	800a9d2 <__gethex+0x126>
 800a970:	f1a0 0210 	sub.w	r2, r0, #16
 800a974:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a978:	f7ff ff82 	bl	800a880 <__hexdig_fun>
 800a97c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800a980:	fa5f fc8c 	uxtb.w	ip, ip
 800a984:	f1bc 0f18 	cmp.w	ip, #24
 800a988:	f04f 030a 	mov.w	r3, #10
 800a98c:	d91e      	bls.n	800a9cc <__gethex+0x120>
 800a98e:	b104      	cbz	r4, 800a992 <__gethex+0xe6>
 800a990:	4252      	negs	r2, r2
 800a992:	4417      	add	r7, r2
 800a994:	f8ca 1000 	str.w	r1, [sl]
 800a998:	b1ed      	cbz	r5, 800a9d6 <__gethex+0x12a>
 800a99a:	f1bb 0f00 	cmp.w	fp, #0
 800a99e:	bf0c      	ite	eq
 800a9a0:	2506      	moveq	r5, #6
 800a9a2:	2500      	movne	r5, #0
 800a9a4:	4628      	mov	r0, r5
 800a9a6:	b005      	add	sp, #20
 800a9a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9ac:	2500      	movs	r5, #0
 800a9ae:	462c      	mov	r4, r5
 800a9b0:	e7b0      	b.n	800a914 <__gethex+0x68>
 800a9b2:	2c00      	cmp	r4, #0
 800a9b4:	d1c7      	bne.n	800a946 <__gethex+0x9a>
 800a9b6:	4627      	mov	r7, r4
 800a9b8:	e7c7      	b.n	800a94a <__gethex+0x9e>
 800a9ba:	464e      	mov	r6, r9
 800a9bc:	462f      	mov	r7, r5
 800a9be:	2501      	movs	r5, #1
 800a9c0:	e7c3      	b.n	800a94a <__gethex+0x9e>
 800a9c2:	2400      	movs	r4, #0
 800a9c4:	1cb1      	adds	r1, r6, #2
 800a9c6:	e7cc      	b.n	800a962 <__gethex+0xb6>
 800a9c8:	2401      	movs	r4, #1
 800a9ca:	e7fb      	b.n	800a9c4 <__gethex+0x118>
 800a9cc:	fb03 0002 	mla	r0, r3, r2, r0
 800a9d0:	e7ce      	b.n	800a970 <__gethex+0xc4>
 800a9d2:	4631      	mov	r1, r6
 800a9d4:	e7de      	b.n	800a994 <__gethex+0xe8>
 800a9d6:	eba6 0309 	sub.w	r3, r6, r9
 800a9da:	3b01      	subs	r3, #1
 800a9dc:	4629      	mov	r1, r5
 800a9de:	2b07      	cmp	r3, #7
 800a9e0:	dc0a      	bgt.n	800a9f8 <__gethex+0x14c>
 800a9e2:	9801      	ldr	r0, [sp, #4]
 800a9e4:	f000 fafc 	bl	800afe0 <_Balloc>
 800a9e8:	4604      	mov	r4, r0
 800a9ea:	b940      	cbnz	r0, 800a9fe <__gethex+0x152>
 800a9ec:	4b5c      	ldr	r3, [pc, #368]	@ (800ab60 <__gethex+0x2b4>)
 800a9ee:	4602      	mov	r2, r0
 800a9f0:	21e4      	movs	r1, #228	@ 0xe4
 800a9f2:	485c      	ldr	r0, [pc, #368]	@ (800ab64 <__gethex+0x2b8>)
 800a9f4:	f001 f9d8 	bl	800bda8 <__assert_func>
 800a9f8:	3101      	adds	r1, #1
 800a9fa:	105b      	asrs	r3, r3, #1
 800a9fc:	e7ef      	b.n	800a9de <__gethex+0x132>
 800a9fe:	f100 0a14 	add.w	sl, r0, #20
 800aa02:	2300      	movs	r3, #0
 800aa04:	4655      	mov	r5, sl
 800aa06:	469b      	mov	fp, r3
 800aa08:	45b1      	cmp	r9, r6
 800aa0a:	d337      	bcc.n	800aa7c <__gethex+0x1d0>
 800aa0c:	f845 bb04 	str.w	fp, [r5], #4
 800aa10:	eba5 050a 	sub.w	r5, r5, sl
 800aa14:	10ad      	asrs	r5, r5, #2
 800aa16:	6125      	str	r5, [r4, #16]
 800aa18:	4658      	mov	r0, fp
 800aa1a:	f000 fbd3 	bl	800b1c4 <__hi0bits>
 800aa1e:	016d      	lsls	r5, r5, #5
 800aa20:	f8d8 6000 	ldr.w	r6, [r8]
 800aa24:	1a2d      	subs	r5, r5, r0
 800aa26:	42b5      	cmp	r5, r6
 800aa28:	dd54      	ble.n	800aad4 <__gethex+0x228>
 800aa2a:	1bad      	subs	r5, r5, r6
 800aa2c:	4629      	mov	r1, r5
 800aa2e:	4620      	mov	r0, r4
 800aa30:	f000 ff5f 	bl	800b8f2 <__any_on>
 800aa34:	4681      	mov	r9, r0
 800aa36:	b178      	cbz	r0, 800aa58 <__gethex+0x1ac>
 800aa38:	1e6b      	subs	r3, r5, #1
 800aa3a:	1159      	asrs	r1, r3, #5
 800aa3c:	f003 021f 	and.w	r2, r3, #31
 800aa40:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800aa44:	f04f 0901 	mov.w	r9, #1
 800aa48:	fa09 f202 	lsl.w	r2, r9, r2
 800aa4c:	420a      	tst	r2, r1
 800aa4e:	d003      	beq.n	800aa58 <__gethex+0x1ac>
 800aa50:	454b      	cmp	r3, r9
 800aa52:	dc36      	bgt.n	800aac2 <__gethex+0x216>
 800aa54:	f04f 0902 	mov.w	r9, #2
 800aa58:	4629      	mov	r1, r5
 800aa5a:	4620      	mov	r0, r4
 800aa5c:	f7ff febe 	bl	800a7dc <rshift>
 800aa60:	442f      	add	r7, r5
 800aa62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aa66:	42bb      	cmp	r3, r7
 800aa68:	da42      	bge.n	800aaf0 <__gethex+0x244>
 800aa6a:	9801      	ldr	r0, [sp, #4]
 800aa6c:	4621      	mov	r1, r4
 800aa6e:	f000 faf7 	bl	800b060 <_Bfree>
 800aa72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa74:	2300      	movs	r3, #0
 800aa76:	6013      	str	r3, [r2, #0]
 800aa78:	25a3      	movs	r5, #163	@ 0xa3
 800aa7a:	e793      	b.n	800a9a4 <__gethex+0xf8>
 800aa7c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800aa80:	2a2e      	cmp	r2, #46	@ 0x2e
 800aa82:	d012      	beq.n	800aaaa <__gethex+0x1fe>
 800aa84:	2b20      	cmp	r3, #32
 800aa86:	d104      	bne.n	800aa92 <__gethex+0x1e6>
 800aa88:	f845 bb04 	str.w	fp, [r5], #4
 800aa8c:	f04f 0b00 	mov.w	fp, #0
 800aa90:	465b      	mov	r3, fp
 800aa92:	7830      	ldrb	r0, [r6, #0]
 800aa94:	9303      	str	r3, [sp, #12]
 800aa96:	f7ff fef3 	bl	800a880 <__hexdig_fun>
 800aa9a:	9b03      	ldr	r3, [sp, #12]
 800aa9c:	f000 000f 	and.w	r0, r0, #15
 800aaa0:	4098      	lsls	r0, r3
 800aaa2:	ea4b 0b00 	orr.w	fp, fp, r0
 800aaa6:	3304      	adds	r3, #4
 800aaa8:	e7ae      	b.n	800aa08 <__gethex+0x15c>
 800aaaa:	45b1      	cmp	r9, r6
 800aaac:	d8ea      	bhi.n	800aa84 <__gethex+0x1d8>
 800aaae:	492b      	ldr	r1, [pc, #172]	@ (800ab5c <__gethex+0x2b0>)
 800aab0:	9303      	str	r3, [sp, #12]
 800aab2:	2201      	movs	r2, #1
 800aab4:	4630      	mov	r0, r6
 800aab6:	f7fe ff4c 	bl	8009952 <strncmp>
 800aaba:	9b03      	ldr	r3, [sp, #12]
 800aabc:	2800      	cmp	r0, #0
 800aabe:	d1e1      	bne.n	800aa84 <__gethex+0x1d8>
 800aac0:	e7a2      	b.n	800aa08 <__gethex+0x15c>
 800aac2:	1ea9      	subs	r1, r5, #2
 800aac4:	4620      	mov	r0, r4
 800aac6:	f000 ff14 	bl	800b8f2 <__any_on>
 800aaca:	2800      	cmp	r0, #0
 800aacc:	d0c2      	beq.n	800aa54 <__gethex+0x1a8>
 800aace:	f04f 0903 	mov.w	r9, #3
 800aad2:	e7c1      	b.n	800aa58 <__gethex+0x1ac>
 800aad4:	da09      	bge.n	800aaea <__gethex+0x23e>
 800aad6:	1b75      	subs	r5, r6, r5
 800aad8:	4621      	mov	r1, r4
 800aada:	9801      	ldr	r0, [sp, #4]
 800aadc:	462a      	mov	r2, r5
 800aade:	f000 fccf 	bl	800b480 <__lshift>
 800aae2:	1b7f      	subs	r7, r7, r5
 800aae4:	4604      	mov	r4, r0
 800aae6:	f100 0a14 	add.w	sl, r0, #20
 800aaea:	f04f 0900 	mov.w	r9, #0
 800aaee:	e7b8      	b.n	800aa62 <__gethex+0x1b6>
 800aaf0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800aaf4:	42bd      	cmp	r5, r7
 800aaf6:	dd6f      	ble.n	800abd8 <__gethex+0x32c>
 800aaf8:	1bed      	subs	r5, r5, r7
 800aafa:	42ae      	cmp	r6, r5
 800aafc:	dc34      	bgt.n	800ab68 <__gethex+0x2bc>
 800aafe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ab02:	2b02      	cmp	r3, #2
 800ab04:	d022      	beq.n	800ab4c <__gethex+0x2a0>
 800ab06:	2b03      	cmp	r3, #3
 800ab08:	d024      	beq.n	800ab54 <__gethex+0x2a8>
 800ab0a:	2b01      	cmp	r3, #1
 800ab0c:	d115      	bne.n	800ab3a <__gethex+0x28e>
 800ab0e:	42ae      	cmp	r6, r5
 800ab10:	d113      	bne.n	800ab3a <__gethex+0x28e>
 800ab12:	2e01      	cmp	r6, #1
 800ab14:	d10b      	bne.n	800ab2e <__gethex+0x282>
 800ab16:	9a02      	ldr	r2, [sp, #8]
 800ab18:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ab1c:	6013      	str	r3, [r2, #0]
 800ab1e:	2301      	movs	r3, #1
 800ab20:	6123      	str	r3, [r4, #16]
 800ab22:	f8ca 3000 	str.w	r3, [sl]
 800ab26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab28:	2562      	movs	r5, #98	@ 0x62
 800ab2a:	601c      	str	r4, [r3, #0]
 800ab2c:	e73a      	b.n	800a9a4 <__gethex+0xf8>
 800ab2e:	1e71      	subs	r1, r6, #1
 800ab30:	4620      	mov	r0, r4
 800ab32:	f000 fede 	bl	800b8f2 <__any_on>
 800ab36:	2800      	cmp	r0, #0
 800ab38:	d1ed      	bne.n	800ab16 <__gethex+0x26a>
 800ab3a:	9801      	ldr	r0, [sp, #4]
 800ab3c:	4621      	mov	r1, r4
 800ab3e:	f000 fa8f 	bl	800b060 <_Bfree>
 800ab42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ab44:	2300      	movs	r3, #0
 800ab46:	6013      	str	r3, [r2, #0]
 800ab48:	2550      	movs	r5, #80	@ 0x50
 800ab4a:	e72b      	b.n	800a9a4 <__gethex+0xf8>
 800ab4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1f3      	bne.n	800ab3a <__gethex+0x28e>
 800ab52:	e7e0      	b.n	800ab16 <__gethex+0x26a>
 800ab54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d1dd      	bne.n	800ab16 <__gethex+0x26a>
 800ab5a:	e7ee      	b.n	800ab3a <__gethex+0x28e>
 800ab5c:	0800c4e8 	.word	0x0800c4e8
 800ab60:	0800c5a2 	.word	0x0800c5a2
 800ab64:	0800c5b3 	.word	0x0800c5b3
 800ab68:	1e6f      	subs	r7, r5, #1
 800ab6a:	f1b9 0f00 	cmp.w	r9, #0
 800ab6e:	d130      	bne.n	800abd2 <__gethex+0x326>
 800ab70:	b127      	cbz	r7, 800ab7c <__gethex+0x2d0>
 800ab72:	4639      	mov	r1, r7
 800ab74:	4620      	mov	r0, r4
 800ab76:	f000 febc 	bl	800b8f2 <__any_on>
 800ab7a:	4681      	mov	r9, r0
 800ab7c:	117a      	asrs	r2, r7, #5
 800ab7e:	2301      	movs	r3, #1
 800ab80:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ab84:	f007 071f 	and.w	r7, r7, #31
 800ab88:	40bb      	lsls	r3, r7
 800ab8a:	4213      	tst	r3, r2
 800ab8c:	4629      	mov	r1, r5
 800ab8e:	4620      	mov	r0, r4
 800ab90:	bf18      	it	ne
 800ab92:	f049 0902 	orrne.w	r9, r9, #2
 800ab96:	f7ff fe21 	bl	800a7dc <rshift>
 800ab9a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ab9e:	1b76      	subs	r6, r6, r5
 800aba0:	2502      	movs	r5, #2
 800aba2:	f1b9 0f00 	cmp.w	r9, #0
 800aba6:	d047      	beq.n	800ac38 <__gethex+0x38c>
 800aba8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800abac:	2b02      	cmp	r3, #2
 800abae:	d015      	beq.n	800abdc <__gethex+0x330>
 800abb0:	2b03      	cmp	r3, #3
 800abb2:	d017      	beq.n	800abe4 <__gethex+0x338>
 800abb4:	2b01      	cmp	r3, #1
 800abb6:	d109      	bne.n	800abcc <__gethex+0x320>
 800abb8:	f019 0f02 	tst.w	r9, #2
 800abbc:	d006      	beq.n	800abcc <__gethex+0x320>
 800abbe:	f8da 3000 	ldr.w	r3, [sl]
 800abc2:	ea49 0903 	orr.w	r9, r9, r3
 800abc6:	f019 0f01 	tst.w	r9, #1
 800abca:	d10e      	bne.n	800abea <__gethex+0x33e>
 800abcc:	f045 0510 	orr.w	r5, r5, #16
 800abd0:	e032      	b.n	800ac38 <__gethex+0x38c>
 800abd2:	f04f 0901 	mov.w	r9, #1
 800abd6:	e7d1      	b.n	800ab7c <__gethex+0x2d0>
 800abd8:	2501      	movs	r5, #1
 800abda:	e7e2      	b.n	800aba2 <__gethex+0x2f6>
 800abdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abde:	f1c3 0301 	rsb	r3, r3, #1
 800abe2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800abe4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d0f0      	beq.n	800abcc <__gethex+0x320>
 800abea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800abee:	f104 0314 	add.w	r3, r4, #20
 800abf2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800abf6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800abfa:	f04f 0c00 	mov.w	ip, #0
 800abfe:	4618      	mov	r0, r3
 800ac00:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac04:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800ac08:	d01b      	beq.n	800ac42 <__gethex+0x396>
 800ac0a:	3201      	adds	r2, #1
 800ac0c:	6002      	str	r2, [r0, #0]
 800ac0e:	2d02      	cmp	r5, #2
 800ac10:	f104 0314 	add.w	r3, r4, #20
 800ac14:	d13c      	bne.n	800ac90 <__gethex+0x3e4>
 800ac16:	f8d8 2000 	ldr.w	r2, [r8]
 800ac1a:	3a01      	subs	r2, #1
 800ac1c:	42b2      	cmp	r2, r6
 800ac1e:	d109      	bne.n	800ac34 <__gethex+0x388>
 800ac20:	1171      	asrs	r1, r6, #5
 800ac22:	2201      	movs	r2, #1
 800ac24:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ac28:	f006 061f 	and.w	r6, r6, #31
 800ac2c:	fa02 f606 	lsl.w	r6, r2, r6
 800ac30:	421e      	tst	r6, r3
 800ac32:	d13a      	bne.n	800acaa <__gethex+0x3fe>
 800ac34:	f045 0520 	orr.w	r5, r5, #32
 800ac38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac3a:	601c      	str	r4, [r3, #0]
 800ac3c:	9b02      	ldr	r3, [sp, #8]
 800ac3e:	601f      	str	r7, [r3, #0]
 800ac40:	e6b0      	b.n	800a9a4 <__gethex+0xf8>
 800ac42:	4299      	cmp	r1, r3
 800ac44:	f843 cc04 	str.w	ip, [r3, #-4]
 800ac48:	d8d9      	bhi.n	800abfe <__gethex+0x352>
 800ac4a:	68a3      	ldr	r3, [r4, #8]
 800ac4c:	459b      	cmp	fp, r3
 800ac4e:	db17      	blt.n	800ac80 <__gethex+0x3d4>
 800ac50:	6861      	ldr	r1, [r4, #4]
 800ac52:	9801      	ldr	r0, [sp, #4]
 800ac54:	3101      	adds	r1, #1
 800ac56:	f000 f9c3 	bl	800afe0 <_Balloc>
 800ac5a:	4681      	mov	r9, r0
 800ac5c:	b918      	cbnz	r0, 800ac66 <__gethex+0x3ba>
 800ac5e:	4b1a      	ldr	r3, [pc, #104]	@ (800acc8 <__gethex+0x41c>)
 800ac60:	4602      	mov	r2, r0
 800ac62:	2184      	movs	r1, #132	@ 0x84
 800ac64:	e6c5      	b.n	800a9f2 <__gethex+0x146>
 800ac66:	6922      	ldr	r2, [r4, #16]
 800ac68:	3202      	adds	r2, #2
 800ac6a:	f104 010c 	add.w	r1, r4, #12
 800ac6e:	0092      	lsls	r2, r2, #2
 800ac70:	300c      	adds	r0, #12
 800ac72:	f7fe fef8 	bl	8009a66 <memcpy>
 800ac76:	4621      	mov	r1, r4
 800ac78:	9801      	ldr	r0, [sp, #4]
 800ac7a:	f000 f9f1 	bl	800b060 <_Bfree>
 800ac7e:	464c      	mov	r4, r9
 800ac80:	6923      	ldr	r3, [r4, #16]
 800ac82:	1c5a      	adds	r2, r3, #1
 800ac84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ac88:	6122      	str	r2, [r4, #16]
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	615a      	str	r2, [r3, #20]
 800ac8e:	e7be      	b.n	800ac0e <__gethex+0x362>
 800ac90:	6922      	ldr	r2, [r4, #16]
 800ac92:	455a      	cmp	r2, fp
 800ac94:	dd0b      	ble.n	800acae <__gethex+0x402>
 800ac96:	2101      	movs	r1, #1
 800ac98:	4620      	mov	r0, r4
 800ac9a:	f7ff fd9f 	bl	800a7dc <rshift>
 800ac9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aca2:	3701      	adds	r7, #1
 800aca4:	42bb      	cmp	r3, r7
 800aca6:	f6ff aee0 	blt.w	800aa6a <__gethex+0x1be>
 800acaa:	2501      	movs	r5, #1
 800acac:	e7c2      	b.n	800ac34 <__gethex+0x388>
 800acae:	f016 061f 	ands.w	r6, r6, #31
 800acb2:	d0fa      	beq.n	800acaa <__gethex+0x3fe>
 800acb4:	4453      	add	r3, sl
 800acb6:	f1c6 0620 	rsb	r6, r6, #32
 800acba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800acbe:	f000 fa81 	bl	800b1c4 <__hi0bits>
 800acc2:	42b0      	cmp	r0, r6
 800acc4:	dbe7      	blt.n	800ac96 <__gethex+0x3ea>
 800acc6:	e7f0      	b.n	800acaa <__gethex+0x3fe>
 800acc8:	0800c5a2 	.word	0x0800c5a2

0800accc <L_shift>:
 800accc:	f1c2 0208 	rsb	r2, r2, #8
 800acd0:	0092      	lsls	r2, r2, #2
 800acd2:	b570      	push	{r4, r5, r6, lr}
 800acd4:	f1c2 0620 	rsb	r6, r2, #32
 800acd8:	6843      	ldr	r3, [r0, #4]
 800acda:	6804      	ldr	r4, [r0, #0]
 800acdc:	fa03 f506 	lsl.w	r5, r3, r6
 800ace0:	432c      	orrs	r4, r5
 800ace2:	40d3      	lsrs	r3, r2
 800ace4:	6004      	str	r4, [r0, #0]
 800ace6:	f840 3f04 	str.w	r3, [r0, #4]!
 800acea:	4288      	cmp	r0, r1
 800acec:	d3f4      	bcc.n	800acd8 <L_shift+0xc>
 800acee:	bd70      	pop	{r4, r5, r6, pc}

0800acf0 <__match>:
 800acf0:	b530      	push	{r4, r5, lr}
 800acf2:	6803      	ldr	r3, [r0, #0]
 800acf4:	3301      	adds	r3, #1
 800acf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800acfa:	b914      	cbnz	r4, 800ad02 <__match+0x12>
 800acfc:	6003      	str	r3, [r0, #0]
 800acfe:	2001      	movs	r0, #1
 800ad00:	bd30      	pop	{r4, r5, pc}
 800ad02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad06:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ad0a:	2d19      	cmp	r5, #25
 800ad0c:	bf98      	it	ls
 800ad0e:	3220      	addls	r2, #32
 800ad10:	42a2      	cmp	r2, r4
 800ad12:	d0f0      	beq.n	800acf6 <__match+0x6>
 800ad14:	2000      	movs	r0, #0
 800ad16:	e7f3      	b.n	800ad00 <__match+0x10>

0800ad18 <__hexnan>:
 800ad18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad1c:	680b      	ldr	r3, [r1, #0]
 800ad1e:	6801      	ldr	r1, [r0, #0]
 800ad20:	115e      	asrs	r6, r3, #5
 800ad22:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ad26:	f013 031f 	ands.w	r3, r3, #31
 800ad2a:	b087      	sub	sp, #28
 800ad2c:	bf18      	it	ne
 800ad2e:	3604      	addne	r6, #4
 800ad30:	2500      	movs	r5, #0
 800ad32:	1f37      	subs	r7, r6, #4
 800ad34:	4682      	mov	sl, r0
 800ad36:	4690      	mov	r8, r2
 800ad38:	9301      	str	r3, [sp, #4]
 800ad3a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ad3e:	46b9      	mov	r9, r7
 800ad40:	463c      	mov	r4, r7
 800ad42:	9502      	str	r5, [sp, #8]
 800ad44:	46ab      	mov	fp, r5
 800ad46:	784a      	ldrb	r2, [r1, #1]
 800ad48:	1c4b      	adds	r3, r1, #1
 800ad4a:	9303      	str	r3, [sp, #12]
 800ad4c:	b342      	cbz	r2, 800ada0 <__hexnan+0x88>
 800ad4e:	4610      	mov	r0, r2
 800ad50:	9105      	str	r1, [sp, #20]
 800ad52:	9204      	str	r2, [sp, #16]
 800ad54:	f7ff fd94 	bl	800a880 <__hexdig_fun>
 800ad58:	2800      	cmp	r0, #0
 800ad5a:	d151      	bne.n	800ae00 <__hexnan+0xe8>
 800ad5c:	9a04      	ldr	r2, [sp, #16]
 800ad5e:	9905      	ldr	r1, [sp, #20]
 800ad60:	2a20      	cmp	r2, #32
 800ad62:	d818      	bhi.n	800ad96 <__hexnan+0x7e>
 800ad64:	9b02      	ldr	r3, [sp, #8]
 800ad66:	459b      	cmp	fp, r3
 800ad68:	dd13      	ble.n	800ad92 <__hexnan+0x7a>
 800ad6a:	454c      	cmp	r4, r9
 800ad6c:	d206      	bcs.n	800ad7c <__hexnan+0x64>
 800ad6e:	2d07      	cmp	r5, #7
 800ad70:	dc04      	bgt.n	800ad7c <__hexnan+0x64>
 800ad72:	462a      	mov	r2, r5
 800ad74:	4649      	mov	r1, r9
 800ad76:	4620      	mov	r0, r4
 800ad78:	f7ff ffa8 	bl	800accc <L_shift>
 800ad7c:	4544      	cmp	r4, r8
 800ad7e:	d952      	bls.n	800ae26 <__hexnan+0x10e>
 800ad80:	2300      	movs	r3, #0
 800ad82:	f1a4 0904 	sub.w	r9, r4, #4
 800ad86:	f844 3c04 	str.w	r3, [r4, #-4]
 800ad8a:	f8cd b008 	str.w	fp, [sp, #8]
 800ad8e:	464c      	mov	r4, r9
 800ad90:	461d      	mov	r5, r3
 800ad92:	9903      	ldr	r1, [sp, #12]
 800ad94:	e7d7      	b.n	800ad46 <__hexnan+0x2e>
 800ad96:	2a29      	cmp	r2, #41	@ 0x29
 800ad98:	d157      	bne.n	800ae4a <__hexnan+0x132>
 800ad9a:	3102      	adds	r1, #2
 800ad9c:	f8ca 1000 	str.w	r1, [sl]
 800ada0:	f1bb 0f00 	cmp.w	fp, #0
 800ada4:	d051      	beq.n	800ae4a <__hexnan+0x132>
 800ada6:	454c      	cmp	r4, r9
 800ada8:	d206      	bcs.n	800adb8 <__hexnan+0xa0>
 800adaa:	2d07      	cmp	r5, #7
 800adac:	dc04      	bgt.n	800adb8 <__hexnan+0xa0>
 800adae:	462a      	mov	r2, r5
 800adb0:	4649      	mov	r1, r9
 800adb2:	4620      	mov	r0, r4
 800adb4:	f7ff ff8a 	bl	800accc <L_shift>
 800adb8:	4544      	cmp	r4, r8
 800adba:	d936      	bls.n	800ae2a <__hexnan+0x112>
 800adbc:	f1a8 0204 	sub.w	r2, r8, #4
 800adc0:	4623      	mov	r3, r4
 800adc2:	f853 1b04 	ldr.w	r1, [r3], #4
 800adc6:	f842 1f04 	str.w	r1, [r2, #4]!
 800adca:	429f      	cmp	r7, r3
 800adcc:	d2f9      	bcs.n	800adc2 <__hexnan+0xaa>
 800adce:	1b3b      	subs	r3, r7, r4
 800add0:	f023 0303 	bic.w	r3, r3, #3
 800add4:	3304      	adds	r3, #4
 800add6:	3401      	adds	r4, #1
 800add8:	3e03      	subs	r6, #3
 800adda:	42b4      	cmp	r4, r6
 800addc:	bf88      	it	hi
 800adde:	2304      	movhi	r3, #4
 800ade0:	4443      	add	r3, r8
 800ade2:	2200      	movs	r2, #0
 800ade4:	f843 2b04 	str.w	r2, [r3], #4
 800ade8:	429f      	cmp	r7, r3
 800adea:	d2fb      	bcs.n	800ade4 <__hexnan+0xcc>
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	b91b      	cbnz	r3, 800adf8 <__hexnan+0xe0>
 800adf0:	4547      	cmp	r7, r8
 800adf2:	d128      	bne.n	800ae46 <__hexnan+0x12e>
 800adf4:	2301      	movs	r3, #1
 800adf6:	603b      	str	r3, [r7, #0]
 800adf8:	2005      	movs	r0, #5
 800adfa:	b007      	add	sp, #28
 800adfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae00:	3501      	adds	r5, #1
 800ae02:	2d08      	cmp	r5, #8
 800ae04:	f10b 0b01 	add.w	fp, fp, #1
 800ae08:	dd06      	ble.n	800ae18 <__hexnan+0x100>
 800ae0a:	4544      	cmp	r4, r8
 800ae0c:	d9c1      	bls.n	800ad92 <__hexnan+0x7a>
 800ae0e:	2300      	movs	r3, #0
 800ae10:	f844 3c04 	str.w	r3, [r4, #-4]
 800ae14:	2501      	movs	r5, #1
 800ae16:	3c04      	subs	r4, #4
 800ae18:	6822      	ldr	r2, [r4, #0]
 800ae1a:	f000 000f 	and.w	r0, r0, #15
 800ae1e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ae22:	6020      	str	r0, [r4, #0]
 800ae24:	e7b5      	b.n	800ad92 <__hexnan+0x7a>
 800ae26:	2508      	movs	r5, #8
 800ae28:	e7b3      	b.n	800ad92 <__hexnan+0x7a>
 800ae2a:	9b01      	ldr	r3, [sp, #4]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d0dd      	beq.n	800adec <__hexnan+0xd4>
 800ae30:	f1c3 0320 	rsb	r3, r3, #32
 800ae34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ae38:	40da      	lsrs	r2, r3
 800ae3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ae3e:	4013      	ands	r3, r2
 800ae40:	f846 3c04 	str.w	r3, [r6, #-4]
 800ae44:	e7d2      	b.n	800adec <__hexnan+0xd4>
 800ae46:	3f04      	subs	r7, #4
 800ae48:	e7d0      	b.n	800adec <__hexnan+0xd4>
 800ae4a:	2004      	movs	r0, #4
 800ae4c:	e7d5      	b.n	800adfa <__hexnan+0xe2>
	...

0800ae50 <malloc>:
 800ae50:	4b02      	ldr	r3, [pc, #8]	@ (800ae5c <malloc+0xc>)
 800ae52:	4601      	mov	r1, r0
 800ae54:	6818      	ldr	r0, [r3, #0]
 800ae56:	f000 b825 	b.w	800aea4 <_malloc_r>
 800ae5a:	bf00      	nop
 800ae5c:	20000194 	.word	0x20000194

0800ae60 <sbrk_aligned>:
 800ae60:	b570      	push	{r4, r5, r6, lr}
 800ae62:	4e0f      	ldr	r6, [pc, #60]	@ (800aea0 <sbrk_aligned+0x40>)
 800ae64:	460c      	mov	r4, r1
 800ae66:	6831      	ldr	r1, [r6, #0]
 800ae68:	4605      	mov	r5, r0
 800ae6a:	b911      	cbnz	r1, 800ae72 <sbrk_aligned+0x12>
 800ae6c:	f000 ff8c 	bl	800bd88 <_sbrk_r>
 800ae70:	6030      	str	r0, [r6, #0]
 800ae72:	4621      	mov	r1, r4
 800ae74:	4628      	mov	r0, r5
 800ae76:	f000 ff87 	bl	800bd88 <_sbrk_r>
 800ae7a:	1c43      	adds	r3, r0, #1
 800ae7c:	d103      	bne.n	800ae86 <sbrk_aligned+0x26>
 800ae7e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ae82:	4620      	mov	r0, r4
 800ae84:	bd70      	pop	{r4, r5, r6, pc}
 800ae86:	1cc4      	adds	r4, r0, #3
 800ae88:	f024 0403 	bic.w	r4, r4, #3
 800ae8c:	42a0      	cmp	r0, r4
 800ae8e:	d0f8      	beq.n	800ae82 <sbrk_aligned+0x22>
 800ae90:	1a21      	subs	r1, r4, r0
 800ae92:	4628      	mov	r0, r5
 800ae94:	f000 ff78 	bl	800bd88 <_sbrk_r>
 800ae98:	3001      	adds	r0, #1
 800ae9a:	d1f2      	bne.n	800ae82 <sbrk_aligned+0x22>
 800ae9c:	e7ef      	b.n	800ae7e <sbrk_aligned+0x1e>
 800ae9e:	bf00      	nop
 800aea0:	20000a98 	.word	0x20000a98

0800aea4 <_malloc_r>:
 800aea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aea8:	1ccd      	adds	r5, r1, #3
 800aeaa:	f025 0503 	bic.w	r5, r5, #3
 800aeae:	3508      	adds	r5, #8
 800aeb0:	2d0c      	cmp	r5, #12
 800aeb2:	bf38      	it	cc
 800aeb4:	250c      	movcc	r5, #12
 800aeb6:	2d00      	cmp	r5, #0
 800aeb8:	4606      	mov	r6, r0
 800aeba:	db01      	blt.n	800aec0 <_malloc_r+0x1c>
 800aebc:	42a9      	cmp	r1, r5
 800aebe:	d904      	bls.n	800aeca <_malloc_r+0x26>
 800aec0:	230c      	movs	r3, #12
 800aec2:	6033      	str	r3, [r6, #0]
 800aec4:	2000      	movs	r0, #0
 800aec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aeca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800afa0 <_malloc_r+0xfc>
 800aece:	f000 f87b 	bl	800afc8 <__malloc_lock>
 800aed2:	f8d8 3000 	ldr.w	r3, [r8]
 800aed6:	461c      	mov	r4, r3
 800aed8:	bb44      	cbnz	r4, 800af2c <_malloc_r+0x88>
 800aeda:	4629      	mov	r1, r5
 800aedc:	4630      	mov	r0, r6
 800aede:	f7ff ffbf 	bl	800ae60 <sbrk_aligned>
 800aee2:	1c43      	adds	r3, r0, #1
 800aee4:	4604      	mov	r4, r0
 800aee6:	d158      	bne.n	800af9a <_malloc_r+0xf6>
 800aee8:	f8d8 4000 	ldr.w	r4, [r8]
 800aeec:	4627      	mov	r7, r4
 800aeee:	2f00      	cmp	r7, #0
 800aef0:	d143      	bne.n	800af7a <_malloc_r+0xd6>
 800aef2:	2c00      	cmp	r4, #0
 800aef4:	d04b      	beq.n	800af8e <_malloc_r+0xea>
 800aef6:	6823      	ldr	r3, [r4, #0]
 800aef8:	4639      	mov	r1, r7
 800aefa:	4630      	mov	r0, r6
 800aefc:	eb04 0903 	add.w	r9, r4, r3
 800af00:	f000 ff42 	bl	800bd88 <_sbrk_r>
 800af04:	4581      	cmp	r9, r0
 800af06:	d142      	bne.n	800af8e <_malloc_r+0xea>
 800af08:	6821      	ldr	r1, [r4, #0]
 800af0a:	1a6d      	subs	r5, r5, r1
 800af0c:	4629      	mov	r1, r5
 800af0e:	4630      	mov	r0, r6
 800af10:	f7ff ffa6 	bl	800ae60 <sbrk_aligned>
 800af14:	3001      	adds	r0, #1
 800af16:	d03a      	beq.n	800af8e <_malloc_r+0xea>
 800af18:	6823      	ldr	r3, [r4, #0]
 800af1a:	442b      	add	r3, r5
 800af1c:	6023      	str	r3, [r4, #0]
 800af1e:	f8d8 3000 	ldr.w	r3, [r8]
 800af22:	685a      	ldr	r2, [r3, #4]
 800af24:	bb62      	cbnz	r2, 800af80 <_malloc_r+0xdc>
 800af26:	f8c8 7000 	str.w	r7, [r8]
 800af2a:	e00f      	b.n	800af4c <_malloc_r+0xa8>
 800af2c:	6822      	ldr	r2, [r4, #0]
 800af2e:	1b52      	subs	r2, r2, r5
 800af30:	d420      	bmi.n	800af74 <_malloc_r+0xd0>
 800af32:	2a0b      	cmp	r2, #11
 800af34:	d917      	bls.n	800af66 <_malloc_r+0xc2>
 800af36:	1961      	adds	r1, r4, r5
 800af38:	42a3      	cmp	r3, r4
 800af3a:	6025      	str	r5, [r4, #0]
 800af3c:	bf18      	it	ne
 800af3e:	6059      	strne	r1, [r3, #4]
 800af40:	6863      	ldr	r3, [r4, #4]
 800af42:	bf08      	it	eq
 800af44:	f8c8 1000 	streq.w	r1, [r8]
 800af48:	5162      	str	r2, [r4, r5]
 800af4a:	604b      	str	r3, [r1, #4]
 800af4c:	4630      	mov	r0, r6
 800af4e:	f000 f841 	bl	800afd4 <__malloc_unlock>
 800af52:	f104 000b 	add.w	r0, r4, #11
 800af56:	1d23      	adds	r3, r4, #4
 800af58:	f020 0007 	bic.w	r0, r0, #7
 800af5c:	1ac2      	subs	r2, r0, r3
 800af5e:	bf1c      	itt	ne
 800af60:	1a1b      	subne	r3, r3, r0
 800af62:	50a3      	strne	r3, [r4, r2]
 800af64:	e7af      	b.n	800aec6 <_malloc_r+0x22>
 800af66:	6862      	ldr	r2, [r4, #4]
 800af68:	42a3      	cmp	r3, r4
 800af6a:	bf0c      	ite	eq
 800af6c:	f8c8 2000 	streq.w	r2, [r8]
 800af70:	605a      	strne	r2, [r3, #4]
 800af72:	e7eb      	b.n	800af4c <_malloc_r+0xa8>
 800af74:	4623      	mov	r3, r4
 800af76:	6864      	ldr	r4, [r4, #4]
 800af78:	e7ae      	b.n	800aed8 <_malloc_r+0x34>
 800af7a:	463c      	mov	r4, r7
 800af7c:	687f      	ldr	r7, [r7, #4]
 800af7e:	e7b6      	b.n	800aeee <_malloc_r+0x4a>
 800af80:	461a      	mov	r2, r3
 800af82:	685b      	ldr	r3, [r3, #4]
 800af84:	42a3      	cmp	r3, r4
 800af86:	d1fb      	bne.n	800af80 <_malloc_r+0xdc>
 800af88:	2300      	movs	r3, #0
 800af8a:	6053      	str	r3, [r2, #4]
 800af8c:	e7de      	b.n	800af4c <_malloc_r+0xa8>
 800af8e:	230c      	movs	r3, #12
 800af90:	6033      	str	r3, [r6, #0]
 800af92:	4630      	mov	r0, r6
 800af94:	f000 f81e 	bl	800afd4 <__malloc_unlock>
 800af98:	e794      	b.n	800aec4 <_malloc_r+0x20>
 800af9a:	6005      	str	r5, [r0, #0]
 800af9c:	e7d6      	b.n	800af4c <_malloc_r+0xa8>
 800af9e:	bf00      	nop
 800afa0:	20000a9c 	.word	0x20000a9c

0800afa4 <__ascii_mbtowc>:
 800afa4:	b082      	sub	sp, #8
 800afa6:	b901      	cbnz	r1, 800afaa <__ascii_mbtowc+0x6>
 800afa8:	a901      	add	r1, sp, #4
 800afaa:	b142      	cbz	r2, 800afbe <__ascii_mbtowc+0x1a>
 800afac:	b14b      	cbz	r3, 800afc2 <__ascii_mbtowc+0x1e>
 800afae:	7813      	ldrb	r3, [r2, #0]
 800afb0:	600b      	str	r3, [r1, #0]
 800afb2:	7812      	ldrb	r2, [r2, #0]
 800afb4:	1e10      	subs	r0, r2, #0
 800afb6:	bf18      	it	ne
 800afb8:	2001      	movne	r0, #1
 800afba:	b002      	add	sp, #8
 800afbc:	4770      	bx	lr
 800afbe:	4610      	mov	r0, r2
 800afc0:	e7fb      	b.n	800afba <__ascii_mbtowc+0x16>
 800afc2:	f06f 0001 	mvn.w	r0, #1
 800afc6:	e7f8      	b.n	800afba <__ascii_mbtowc+0x16>

0800afc8 <__malloc_lock>:
 800afc8:	4801      	ldr	r0, [pc, #4]	@ (800afd0 <__malloc_lock+0x8>)
 800afca:	f7fe bd4a 	b.w	8009a62 <__retarget_lock_acquire_recursive>
 800afce:	bf00      	nop
 800afd0:	20000a94 	.word	0x20000a94

0800afd4 <__malloc_unlock>:
 800afd4:	4801      	ldr	r0, [pc, #4]	@ (800afdc <__malloc_unlock+0x8>)
 800afd6:	f7fe bd45 	b.w	8009a64 <__retarget_lock_release_recursive>
 800afda:	bf00      	nop
 800afdc:	20000a94 	.word	0x20000a94

0800afe0 <_Balloc>:
 800afe0:	b570      	push	{r4, r5, r6, lr}
 800afe2:	69c6      	ldr	r6, [r0, #28]
 800afe4:	4604      	mov	r4, r0
 800afe6:	460d      	mov	r5, r1
 800afe8:	b976      	cbnz	r6, 800b008 <_Balloc+0x28>
 800afea:	2010      	movs	r0, #16
 800afec:	f7ff ff30 	bl	800ae50 <malloc>
 800aff0:	4602      	mov	r2, r0
 800aff2:	61e0      	str	r0, [r4, #28]
 800aff4:	b920      	cbnz	r0, 800b000 <_Balloc+0x20>
 800aff6:	4b18      	ldr	r3, [pc, #96]	@ (800b058 <_Balloc+0x78>)
 800aff8:	4818      	ldr	r0, [pc, #96]	@ (800b05c <_Balloc+0x7c>)
 800affa:	216b      	movs	r1, #107	@ 0x6b
 800affc:	f000 fed4 	bl	800bda8 <__assert_func>
 800b000:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b004:	6006      	str	r6, [r0, #0]
 800b006:	60c6      	str	r6, [r0, #12]
 800b008:	69e6      	ldr	r6, [r4, #28]
 800b00a:	68f3      	ldr	r3, [r6, #12]
 800b00c:	b183      	cbz	r3, 800b030 <_Balloc+0x50>
 800b00e:	69e3      	ldr	r3, [r4, #28]
 800b010:	68db      	ldr	r3, [r3, #12]
 800b012:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b016:	b9b8      	cbnz	r0, 800b048 <_Balloc+0x68>
 800b018:	2101      	movs	r1, #1
 800b01a:	fa01 f605 	lsl.w	r6, r1, r5
 800b01e:	1d72      	adds	r2, r6, #5
 800b020:	0092      	lsls	r2, r2, #2
 800b022:	4620      	mov	r0, r4
 800b024:	f000 fede 	bl	800bde4 <_calloc_r>
 800b028:	b160      	cbz	r0, 800b044 <_Balloc+0x64>
 800b02a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b02e:	e00e      	b.n	800b04e <_Balloc+0x6e>
 800b030:	2221      	movs	r2, #33	@ 0x21
 800b032:	2104      	movs	r1, #4
 800b034:	4620      	mov	r0, r4
 800b036:	f000 fed5 	bl	800bde4 <_calloc_r>
 800b03a:	69e3      	ldr	r3, [r4, #28]
 800b03c:	60f0      	str	r0, [r6, #12]
 800b03e:	68db      	ldr	r3, [r3, #12]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d1e4      	bne.n	800b00e <_Balloc+0x2e>
 800b044:	2000      	movs	r0, #0
 800b046:	bd70      	pop	{r4, r5, r6, pc}
 800b048:	6802      	ldr	r2, [r0, #0]
 800b04a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b04e:	2300      	movs	r3, #0
 800b050:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b054:	e7f7      	b.n	800b046 <_Balloc+0x66>
 800b056:	bf00      	nop
 800b058:	0800c533 	.word	0x0800c533
 800b05c:	0800c613 	.word	0x0800c613

0800b060 <_Bfree>:
 800b060:	b570      	push	{r4, r5, r6, lr}
 800b062:	69c6      	ldr	r6, [r0, #28]
 800b064:	4605      	mov	r5, r0
 800b066:	460c      	mov	r4, r1
 800b068:	b976      	cbnz	r6, 800b088 <_Bfree+0x28>
 800b06a:	2010      	movs	r0, #16
 800b06c:	f7ff fef0 	bl	800ae50 <malloc>
 800b070:	4602      	mov	r2, r0
 800b072:	61e8      	str	r0, [r5, #28]
 800b074:	b920      	cbnz	r0, 800b080 <_Bfree+0x20>
 800b076:	4b09      	ldr	r3, [pc, #36]	@ (800b09c <_Bfree+0x3c>)
 800b078:	4809      	ldr	r0, [pc, #36]	@ (800b0a0 <_Bfree+0x40>)
 800b07a:	218f      	movs	r1, #143	@ 0x8f
 800b07c:	f000 fe94 	bl	800bda8 <__assert_func>
 800b080:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b084:	6006      	str	r6, [r0, #0]
 800b086:	60c6      	str	r6, [r0, #12]
 800b088:	b13c      	cbz	r4, 800b09a <_Bfree+0x3a>
 800b08a:	69eb      	ldr	r3, [r5, #28]
 800b08c:	6862      	ldr	r2, [r4, #4]
 800b08e:	68db      	ldr	r3, [r3, #12]
 800b090:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b094:	6021      	str	r1, [r4, #0]
 800b096:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b09a:	bd70      	pop	{r4, r5, r6, pc}
 800b09c:	0800c533 	.word	0x0800c533
 800b0a0:	0800c613 	.word	0x0800c613

0800b0a4 <__multadd>:
 800b0a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0a8:	690d      	ldr	r5, [r1, #16]
 800b0aa:	4607      	mov	r7, r0
 800b0ac:	460c      	mov	r4, r1
 800b0ae:	461e      	mov	r6, r3
 800b0b0:	f101 0c14 	add.w	ip, r1, #20
 800b0b4:	2000      	movs	r0, #0
 800b0b6:	f8dc 3000 	ldr.w	r3, [ip]
 800b0ba:	b299      	uxth	r1, r3
 800b0bc:	fb02 6101 	mla	r1, r2, r1, r6
 800b0c0:	0c1e      	lsrs	r6, r3, #16
 800b0c2:	0c0b      	lsrs	r3, r1, #16
 800b0c4:	fb02 3306 	mla	r3, r2, r6, r3
 800b0c8:	b289      	uxth	r1, r1
 800b0ca:	3001      	adds	r0, #1
 800b0cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b0d0:	4285      	cmp	r5, r0
 800b0d2:	f84c 1b04 	str.w	r1, [ip], #4
 800b0d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b0da:	dcec      	bgt.n	800b0b6 <__multadd+0x12>
 800b0dc:	b30e      	cbz	r6, 800b122 <__multadd+0x7e>
 800b0de:	68a3      	ldr	r3, [r4, #8]
 800b0e0:	42ab      	cmp	r3, r5
 800b0e2:	dc19      	bgt.n	800b118 <__multadd+0x74>
 800b0e4:	6861      	ldr	r1, [r4, #4]
 800b0e6:	4638      	mov	r0, r7
 800b0e8:	3101      	adds	r1, #1
 800b0ea:	f7ff ff79 	bl	800afe0 <_Balloc>
 800b0ee:	4680      	mov	r8, r0
 800b0f0:	b928      	cbnz	r0, 800b0fe <__multadd+0x5a>
 800b0f2:	4602      	mov	r2, r0
 800b0f4:	4b0c      	ldr	r3, [pc, #48]	@ (800b128 <__multadd+0x84>)
 800b0f6:	480d      	ldr	r0, [pc, #52]	@ (800b12c <__multadd+0x88>)
 800b0f8:	21ba      	movs	r1, #186	@ 0xba
 800b0fa:	f000 fe55 	bl	800bda8 <__assert_func>
 800b0fe:	6922      	ldr	r2, [r4, #16]
 800b100:	3202      	adds	r2, #2
 800b102:	f104 010c 	add.w	r1, r4, #12
 800b106:	0092      	lsls	r2, r2, #2
 800b108:	300c      	adds	r0, #12
 800b10a:	f7fe fcac 	bl	8009a66 <memcpy>
 800b10e:	4621      	mov	r1, r4
 800b110:	4638      	mov	r0, r7
 800b112:	f7ff ffa5 	bl	800b060 <_Bfree>
 800b116:	4644      	mov	r4, r8
 800b118:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b11c:	3501      	adds	r5, #1
 800b11e:	615e      	str	r6, [r3, #20]
 800b120:	6125      	str	r5, [r4, #16]
 800b122:	4620      	mov	r0, r4
 800b124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b128:	0800c5a2 	.word	0x0800c5a2
 800b12c:	0800c613 	.word	0x0800c613

0800b130 <__s2b>:
 800b130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b134:	460c      	mov	r4, r1
 800b136:	4615      	mov	r5, r2
 800b138:	461f      	mov	r7, r3
 800b13a:	2209      	movs	r2, #9
 800b13c:	3308      	adds	r3, #8
 800b13e:	4606      	mov	r6, r0
 800b140:	fb93 f3f2 	sdiv	r3, r3, r2
 800b144:	2100      	movs	r1, #0
 800b146:	2201      	movs	r2, #1
 800b148:	429a      	cmp	r2, r3
 800b14a:	db09      	blt.n	800b160 <__s2b+0x30>
 800b14c:	4630      	mov	r0, r6
 800b14e:	f7ff ff47 	bl	800afe0 <_Balloc>
 800b152:	b940      	cbnz	r0, 800b166 <__s2b+0x36>
 800b154:	4602      	mov	r2, r0
 800b156:	4b19      	ldr	r3, [pc, #100]	@ (800b1bc <__s2b+0x8c>)
 800b158:	4819      	ldr	r0, [pc, #100]	@ (800b1c0 <__s2b+0x90>)
 800b15a:	21d3      	movs	r1, #211	@ 0xd3
 800b15c:	f000 fe24 	bl	800bda8 <__assert_func>
 800b160:	0052      	lsls	r2, r2, #1
 800b162:	3101      	adds	r1, #1
 800b164:	e7f0      	b.n	800b148 <__s2b+0x18>
 800b166:	9b08      	ldr	r3, [sp, #32]
 800b168:	6143      	str	r3, [r0, #20]
 800b16a:	2d09      	cmp	r5, #9
 800b16c:	f04f 0301 	mov.w	r3, #1
 800b170:	6103      	str	r3, [r0, #16]
 800b172:	dd16      	ble.n	800b1a2 <__s2b+0x72>
 800b174:	f104 0909 	add.w	r9, r4, #9
 800b178:	46c8      	mov	r8, r9
 800b17a:	442c      	add	r4, r5
 800b17c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b180:	4601      	mov	r1, r0
 800b182:	3b30      	subs	r3, #48	@ 0x30
 800b184:	220a      	movs	r2, #10
 800b186:	4630      	mov	r0, r6
 800b188:	f7ff ff8c 	bl	800b0a4 <__multadd>
 800b18c:	45a0      	cmp	r8, r4
 800b18e:	d1f5      	bne.n	800b17c <__s2b+0x4c>
 800b190:	f1a5 0408 	sub.w	r4, r5, #8
 800b194:	444c      	add	r4, r9
 800b196:	1b2d      	subs	r5, r5, r4
 800b198:	1963      	adds	r3, r4, r5
 800b19a:	42bb      	cmp	r3, r7
 800b19c:	db04      	blt.n	800b1a8 <__s2b+0x78>
 800b19e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1a2:	340a      	adds	r4, #10
 800b1a4:	2509      	movs	r5, #9
 800b1a6:	e7f6      	b.n	800b196 <__s2b+0x66>
 800b1a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b1ac:	4601      	mov	r1, r0
 800b1ae:	3b30      	subs	r3, #48	@ 0x30
 800b1b0:	220a      	movs	r2, #10
 800b1b2:	4630      	mov	r0, r6
 800b1b4:	f7ff ff76 	bl	800b0a4 <__multadd>
 800b1b8:	e7ee      	b.n	800b198 <__s2b+0x68>
 800b1ba:	bf00      	nop
 800b1bc:	0800c5a2 	.word	0x0800c5a2
 800b1c0:	0800c613 	.word	0x0800c613

0800b1c4 <__hi0bits>:
 800b1c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	bf36      	itet	cc
 800b1cc:	0403      	lslcc	r3, r0, #16
 800b1ce:	2000      	movcs	r0, #0
 800b1d0:	2010      	movcc	r0, #16
 800b1d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b1d6:	bf3c      	itt	cc
 800b1d8:	021b      	lslcc	r3, r3, #8
 800b1da:	3008      	addcc	r0, #8
 800b1dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b1e0:	bf3c      	itt	cc
 800b1e2:	011b      	lslcc	r3, r3, #4
 800b1e4:	3004      	addcc	r0, #4
 800b1e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1ea:	bf3c      	itt	cc
 800b1ec:	009b      	lslcc	r3, r3, #2
 800b1ee:	3002      	addcc	r0, #2
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	db05      	blt.n	800b200 <__hi0bits+0x3c>
 800b1f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b1f8:	f100 0001 	add.w	r0, r0, #1
 800b1fc:	bf08      	it	eq
 800b1fe:	2020      	moveq	r0, #32
 800b200:	4770      	bx	lr

0800b202 <__lo0bits>:
 800b202:	6803      	ldr	r3, [r0, #0]
 800b204:	4602      	mov	r2, r0
 800b206:	f013 0007 	ands.w	r0, r3, #7
 800b20a:	d00b      	beq.n	800b224 <__lo0bits+0x22>
 800b20c:	07d9      	lsls	r1, r3, #31
 800b20e:	d421      	bmi.n	800b254 <__lo0bits+0x52>
 800b210:	0798      	lsls	r0, r3, #30
 800b212:	bf49      	itett	mi
 800b214:	085b      	lsrmi	r3, r3, #1
 800b216:	089b      	lsrpl	r3, r3, #2
 800b218:	2001      	movmi	r0, #1
 800b21a:	6013      	strmi	r3, [r2, #0]
 800b21c:	bf5c      	itt	pl
 800b21e:	6013      	strpl	r3, [r2, #0]
 800b220:	2002      	movpl	r0, #2
 800b222:	4770      	bx	lr
 800b224:	b299      	uxth	r1, r3
 800b226:	b909      	cbnz	r1, 800b22c <__lo0bits+0x2a>
 800b228:	0c1b      	lsrs	r3, r3, #16
 800b22a:	2010      	movs	r0, #16
 800b22c:	b2d9      	uxtb	r1, r3
 800b22e:	b909      	cbnz	r1, 800b234 <__lo0bits+0x32>
 800b230:	3008      	adds	r0, #8
 800b232:	0a1b      	lsrs	r3, r3, #8
 800b234:	0719      	lsls	r1, r3, #28
 800b236:	bf04      	itt	eq
 800b238:	091b      	lsreq	r3, r3, #4
 800b23a:	3004      	addeq	r0, #4
 800b23c:	0799      	lsls	r1, r3, #30
 800b23e:	bf04      	itt	eq
 800b240:	089b      	lsreq	r3, r3, #2
 800b242:	3002      	addeq	r0, #2
 800b244:	07d9      	lsls	r1, r3, #31
 800b246:	d403      	bmi.n	800b250 <__lo0bits+0x4e>
 800b248:	085b      	lsrs	r3, r3, #1
 800b24a:	f100 0001 	add.w	r0, r0, #1
 800b24e:	d003      	beq.n	800b258 <__lo0bits+0x56>
 800b250:	6013      	str	r3, [r2, #0]
 800b252:	4770      	bx	lr
 800b254:	2000      	movs	r0, #0
 800b256:	4770      	bx	lr
 800b258:	2020      	movs	r0, #32
 800b25a:	4770      	bx	lr

0800b25c <__i2b>:
 800b25c:	b510      	push	{r4, lr}
 800b25e:	460c      	mov	r4, r1
 800b260:	2101      	movs	r1, #1
 800b262:	f7ff febd 	bl	800afe0 <_Balloc>
 800b266:	4602      	mov	r2, r0
 800b268:	b928      	cbnz	r0, 800b276 <__i2b+0x1a>
 800b26a:	4b05      	ldr	r3, [pc, #20]	@ (800b280 <__i2b+0x24>)
 800b26c:	4805      	ldr	r0, [pc, #20]	@ (800b284 <__i2b+0x28>)
 800b26e:	f240 1145 	movw	r1, #325	@ 0x145
 800b272:	f000 fd99 	bl	800bda8 <__assert_func>
 800b276:	2301      	movs	r3, #1
 800b278:	6144      	str	r4, [r0, #20]
 800b27a:	6103      	str	r3, [r0, #16]
 800b27c:	bd10      	pop	{r4, pc}
 800b27e:	bf00      	nop
 800b280:	0800c5a2 	.word	0x0800c5a2
 800b284:	0800c613 	.word	0x0800c613

0800b288 <__multiply>:
 800b288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b28c:	4617      	mov	r7, r2
 800b28e:	690a      	ldr	r2, [r1, #16]
 800b290:	693b      	ldr	r3, [r7, #16]
 800b292:	429a      	cmp	r2, r3
 800b294:	bfa8      	it	ge
 800b296:	463b      	movge	r3, r7
 800b298:	4689      	mov	r9, r1
 800b29a:	bfa4      	itt	ge
 800b29c:	460f      	movge	r7, r1
 800b29e:	4699      	movge	r9, r3
 800b2a0:	693d      	ldr	r5, [r7, #16]
 800b2a2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	6879      	ldr	r1, [r7, #4]
 800b2aa:	eb05 060a 	add.w	r6, r5, sl
 800b2ae:	42b3      	cmp	r3, r6
 800b2b0:	b085      	sub	sp, #20
 800b2b2:	bfb8      	it	lt
 800b2b4:	3101      	addlt	r1, #1
 800b2b6:	f7ff fe93 	bl	800afe0 <_Balloc>
 800b2ba:	b930      	cbnz	r0, 800b2ca <__multiply+0x42>
 800b2bc:	4602      	mov	r2, r0
 800b2be:	4b41      	ldr	r3, [pc, #260]	@ (800b3c4 <__multiply+0x13c>)
 800b2c0:	4841      	ldr	r0, [pc, #260]	@ (800b3c8 <__multiply+0x140>)
 800b2c2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b2c6:	f000 fd6f 	bl	800bda8 <__assert_func>
 800b2ca:	f100 0414 	add.w	r4, r0, #20
 800b2ce:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b2d2:	4623      	mov	r3, r4
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	4573      	cmp	r3, lr
 800b2d8:	d320      	bcc.n	800b31c <__multiply+0x94>
 800b2da:	f107 0814 	add.w	r8, r7, #20
 800b2de:	f109 0114 	add.w	r1, r9, #20
 800b2e2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b2e6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b2ea:	9302      	str	r3, [sp, #8]
 800b2ec:	1beb      	subs	r3, r5, r7
 800b2ee:	3b15      	subs	r3, #21
 800b2f0:	f023 0303 	bic.w	r3, r3, #3
 800b2f4:	3304      	adds	r3, #4
 800b2f6:	3715      	adds	r7, #21
 800b2f8:	42bd      	cmp	r5, r7
 800b2fa:	bf38      	it	cc
 800b2fc:	2304      	movcc	r3, #4
 800b2fe:	9301      	str	r3, [sp, #4]
 800b300:	9b02      	ldr	r3, [sp, #8]
 800b302:	9103      	str	r1, [sp, #12]
 800b304:	428b      	cmp	r3, r1
 800b306:	d80c      	bhi.n	800b322 <__multiply+0x9a>
 800b308:	2e00      	cmp	r6, #0
 800b30a:	dd03      	ble.n	800b314 <__multiply+0x8c>
 800b30c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b310:	2b00      	cmp	r3, #0
 800b312:	d055      	beq.n	800b3c0 <__multiply+0x138>
 800b314:	6106      	str	r6, [r0, #16]
 800b316:	b005      	add	sp, #20
 800b318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b31c:	f843 2b04 	str.w	r2, [r3], #4
 800b320:	e7d9      	b.n	800b2d6 <__multiply+0x4e>
 800b322:	f8b1 a000 	ldrh.w	sl, [r1]
 800b326:	f1ba 0f00 	cmp.w	sl, #0
 800b32a:	d01f      	beq.n	800b36c <__multiply+0xe4>
 800b32c:	46c4      	mov	ip, r8
 800b32e:	46a1      	mov	r9, r4
 800b330:	2700      	movs	r7, #0
 800b332:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b336:	f8d9 3000 	ldr.w	r3, [r9]
 800b33a:	fa1f fb82 	uxth.w	fp, r2
 800b33e:	b29b      	uxth	r3, r3
 800b340:	fb0a 330b 	mla	r3, sl, fp, r3
 800b344:	443b      	add	r3, r7
 800b346:	f8d9 7000 	ldr.w	r7, [r9]
 800b34a:	0c12      	lsrs	r2, r2, #16
 800b34c:	0c3f      	lsrs	r7, r7, #16
 800b34e:	fb0a 7202 	mla	r2, sl, r2, r7
 800b352:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b356:	b29b      	uxth	r3, r3
 800b358:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b35c:	4565      	cmp	r5, ip
 800b35e:	f849 3b04 	str.w	r3, [r9], #4
 800b362:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b366:	d8e4      	bhi.n	800b332 <__multiply+0xaa>
 800b368:	9b01      	ldr	r3, [sp, #4]
 800b36a:	50e7      	str	r7, [r4, r3]
 800b36c:	9b03      	ldr	r3, [sp, #12]
 800b36e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b372:	3104      	adds	r1, #4
 800b374:	f1b9 0f00 	cmp.w	r9, #0
 800b378:	d020      	beq.n	800b3bc <__multiply+0x134>
 800b37a:	6823      	ldr	r3, [r4, #0]
 800b37c:	4647      	mov	r7, r8
 800b37e:	46a4      	mov	ip, r4
 800b380:	f04f 0a00 	mov.w	sl, #0
 800b384:	f8b7 b000 	ldrh.w	fp, [r7]
 800b388:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b38c:	fb09 220b 	mla	r2, r9, fp, r2
 800b390:	4452      	add	r2, sl
 800b392:	b29b      	uxth	r3, r3
 800b394:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b398:	f84c 3b04 	str.w	r3, [ip], #4
 800b39c:	f857 3b04 	ldr.w	r3, [r7], #4
 800b3a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3a4:	f8bc 3000 	ldrh.w	r3, [ip]
 800b3a8:	fb09 330a 	mla	r3, r9, sl, r3
 800b3ac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b3b0:	42bd      	cmp	r5, r7
 800b3b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3b6:	d8e5      	bhi.n	800b384 <__multiply+0xfc>
 800b3b8:	9a01      	ldr	r2, [sp, #4]
 800b3ba:	50a3      	str	r3, [r4, r2]
 800b3bc:	3404      	adds	r4, #4
 800b3be:	e79f      	b.n	800b300 <__multiply+0x78>
 800b3c0:	3e01      	subs	r6, #1
 800b3c2:	e7a1      	b.n	800b308 <__multiply+0x80>
 800b3c4:	0800c5a2 	.word	0x0800c5a2
 800b3c8:	0800c613 	.word	0x0800c613

0800b3cc <__pow5mult>:
 800b3cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3d0:	4615      	mov	r5, r2
 800b3d2:	f012 0203 	ands.w	r2, r2, #3
 800b3d6:	4607      	mov	r7, r0
 800b3d8:	460e      	mov	r6, r1
 800b3da:	d007      	beq.n	800b3ec <__pow5mult+0x20>
 800b3dc:	4c25      	ldr	r4, [pc, #148]	@ (800b474 <__pow5mult+0xa8>)
 800b3de:	3a01      	subs	r2, #1
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b3e6:	f7ff fe5d 	bl	800b0a4 <__multadd>
 800b3ea:	4606      	mov	r6, r0
 800b3ec:	10ad      	asrs	r5, r5, #2
 800b3ee:	d03d      	beq.n	800b46c <__pow5mult+0xa0>
 800b3f0:	69fc      	ldr	r4, [r7, #28]
 800b3f2:	b97c      	cbnz	r4, 800b414 <__pow5mult+0x48>
 800b3f4:	2010      	movs	r0, #16
 800b3f6:	f7ff fd2b 	bl	800ae50 <malloc>
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	61f8      	str	r0, [r7, #28]
 800b3fe:	b928      	cbnz	r0, 800b40c <__pow5mult+0x40>
 800b400:	4b1d      	ldr	r3, [pc, #116]	@ (800b478 <__pow5mult+0xac>)
 800b402:	481e      	ldr	r0, [pc, #120]	@ (800b47c <__pow5mult+0xb0>)
 800b404:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b408:	f000 fcce 	bl	800bda8 <__assert_func>
 800b40c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b410:	6004      	str	r4, [r0, #0]
 800b412:	60c4      	str	r4, [r0, #12]
 800b414:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b418:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b41c:	b94c      	cbnz	r4, 800b432 <__pow5mult+0x66>
 800b41e:	f240 2171 	movw	r1, #625	@ 0x271
 800b422:	4638      	mov	r0, r7
 800b424:	f7ff ff1a 	bl	800b25c <__i2b>
 800b428:	2300      	movs	r3, #0
 800b42a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b42e:	4604      	mov	r4, r0
 800b430:	6003      	str	r3, [r0, #0]
 800b432:	f04f 0900 	mov.w	r9, #0
 800b436:	07eb      	lsls	r3, r5, #31
 800b438:	d50a      	bpl.n	800b450 <__pow5mult+0x84>
 800b43a:	4631      	mov	r1, r6
 800b43c:	4622      	mov	r2, r4
 800b43e:	4638      	mov	r0, r7
 800b440:	f7ff ff22 	bl	800b288 <__multiply>
 800b444:	4631      	mov	r1, r6
 800b446:	4680      	mov	r8, r0
 800b448:	4638      	mov	r0, r7
 800b44a:	f7ff fe09 	bl	800b060 <_Bfree>
 800b44e:	4646      	mov	r6, r8
 800b450:	106d      	asrs	r5, r5, #1
 800b452:	d00b      	beq.n	800b46c <__pow5mult+0xa0>
 800b454:	6820      	ldr	r0, [r4, #0]
 800b456:	b938      	cbnz	r0, 800b468 <__pow5mult+0x9c>
 800b458:	4622      	mov	r2, r4
 800b45a:	4621      	mov	r1, r4
 800b45c:	4638      	mov	r0, r7
 800b45e:	f7ff ff13 	bl	800b288 <__multiply>
 800b462:	6020      	str	r0, [r4, #0]
 800b464:	f8c0 9000 	str.w	r9, [r0]
 800b468:	4604      	mov	r4, r0
 800b46a:	e7e4      	b.n	800b436 <__pow5mult+0x6a>
 800b46c:	4630      	mov	r0, r6
 800b46e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b472:	bf00      	nop
 800b474:	0800c710 	.word	0x0800c710
 800b478:	0800c533 	.word	0x0800c533
 800b47c:	0800c613 	.word	0x0800c613

0800b480 <__lshift>:
 800b480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b484:	460c      	mov	r4, r1
 800b486:	6849      	ldr	r1, [r1, #4]
 800b488:	6923      	ldr	r3, [r4, #16]
 800b48a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b48e:	68a3      	ldr	r3, [r4, #8]
 800b490:	4607      	mov	r7, r0
 800b492:	4691      	mov	r9, r2
 800b494:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b498:	f108 0601 	add.w	r6, r8, #1
 800b49c:	42b3      	cmp	r3, r6
 800b49e:	db0b      	blt.n	800b4b8 <__lshift+0x38>
 800b4a0:	4638      	mov	r0, r7
 800b4a2:	f7ff fd9d 	bl	800afe0 <_Balloc>
 800b4a6:	4605      	mov	r5, r0
 800b4a8:	b948      	cbnz	r0, 800b4be <__lshift+0x3e>
 800b4aa:	4602      	mov	r2, r0
 800b4ac:	4b28      	ldr	r3, [pc, #160]	@ (800b550 <__lshift+0xd0>)
 800b4ae:	4829      	ldr	r0, [pc, #164]	@ (800b554 <__lshift+0xd4>)
 800b4b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b4b4:	f000 fc78 	bl	800bda8 <__assert_func>
 800b4b8:	3101      	adds	r1, #1
 800b4ba:	005b      	lsls	r3, r3, #1
 800b4bc:	e7ee      	b.n	800b49c <__lshift+0x1c>
 800b4be:	2300      	movs	r3, #0
 800b4c0:	f100 0114 	add.w	r1, r0, #20
 800b4c4:	f100 0210 	add.w	r2, r0, #16
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	4553      	cmp	r3, sl
 800b4cc:	db33      	blt.n	800b536 <__lshift+0xb6>
 800b4ce:	6920      	ldr	r0, [r4, #16]
 800b4d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b4d4:	f104 0314 	add.w	r3, r4, #20
 800b4d8:	f019 091f 	ands.w	r9, r9, #31
 800b4dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b4e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b4e4:	d02b      	beq.n	800b53e <__lshift+0xbe>
 800b4e6:	f1c9 0e20 	rsb	lr, r9, #32
 800b4ea:	468a      	mov	sl, r1
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	6818      	ldr	r0, [r3, #0]
 800b4f0:	fa00 f009 	lsl.w	r0, r0, r9
 800b4f4:	4310      	orrs	r0, r2
 800b4f6:	f84a 0b04 	str.w	r0, [sl], #4
 800b4fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4fe:	459c      	cmp	ip, r3
 800b500:	fa22 f20e 	lsr.w	r2, r2, lr
 800b504:	d8f3      	bhi.n	800b4ee <__lshift+0x6e>
 800b506:	ebac 0304 	sub.w	r3, ip, r4
 800b50a:	3b15      	subs	r3, #21
 800b50c:	f023 0303 	bic.w	r3, r3, #3
 800b510:	3304      	adds	r3, #4
 800b512:	f104 0015 	add.w	r0, r4, #21
 800b516:	4560      	cmp	r0, ip
 800b518:	bf88      	it	hi
 800b51a:	2304      	movhi	r3, #4
 800b51c:	50ca      	str	r2, [r1, r3]
 800b51e:	b10a      	cbz	r2, 800b524 <__lshift+0xa4>
 800b520:	f108 0602 	add.w	r6, r8, #2
 800b524:	3e01      	subs	r6, #1
 800b526:	4638      	mov	r0, r7
 800b528:	612e      	str	r6, [r5, #16]
 800b52a:	4621      	mov	r1, r4
 800b52c:	f7ff fd98 	bl	800b060 <_Bfree>
 800b530:	4628      	mov	r0, r5
 800b532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b536:	f842 0f04 	str.w	r0, [r2, #4]!
 800b53a:	3301      	adds	r3, #1
 800b53c:	e7c5      	b.n	800b4ca <__lshift+0x4a>
 800b53e:	3904      	subs	r1, #4
 800b540:	f853 2b04 	ldr.w	r2, [r3], #4
 800b544:	f841 2f04 	str.w	r2, [r1, #4]!
 800b548:	459c      	cmp	ip, r3
 800b54a:	d8f9      	bhi.n	800b540 <__lshift+0xc0>
 800b54c:	e7ea      	b.n	800b524 <__lshift+0xa4>
 800b54e:	bf00      	nop
 800b550:	0800c5a2 	.word	0x0800c5a2
 800b554:	0800c613 	.word	0x0800c613

0800b558 <__mcmp>:
 800b558:	690a      	ldr	r2, [r1, #16]
 800b55a:	4603      	mov	r3, r0
 800b55c:	6900      	ldr	r0, [r0, #16]
 800b55e:	1a80      	subs	r0, r0, r2
 800b560:	b530      	push	{r4, r5, lr}
 800b562:	d10e      	bne.n	800b582 <__mcmp+0x2a>
 800b564:	3314      	adds	r3, #20
 800b566:	3114      	adds	r1, #20
 800b568:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b56c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b570:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b574:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b578:	4295      	cmp	r5, r2
 800b57a:	d003      	beq.n	800b584 <__mcmp+0x2c>
 800b57c:	d205      	bcs.n	800b58a <__mcmp+0x32>
 800b57e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b582:	bd30      	pop	{r4, r5, pc}
 800b584:	42a3      	cmp	r3, r4
 800b586:	d3f3      	bcc.n	800b570 <__mcmp+0x18>
 800b588:	e7fb      	b.n	800b582 <__mcmp+0x2a>
 800b58a:	2001      	movs	r0, #1
 800b58c:	e7f9      	b.n	800b582 <__mcmp+0x2a>
	...

0800b590 <__mdiff>:
 800b590:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b594:	4689      	mov	r9, r1
 800b596:	4606      	mov	r6, r0
 800b598:	4611      	mov	r1, r2
 800b59a:	4648      	mov	r0, r9
 800b59c:	4614      	mov	r4, r2
 800b59e:	f7ff ffdb 	bl	800b558 <__mcmp>
 800b5a2:	1e05      	subs	r5, r0, #0
 800b5a4:	d112      	bne.n	800b5cc <__mdiff+0x3c>
 800b5a6:	4629      	mov	r1, r5
 800b5a8:	4630      	mov	r0, r6
 800b5aa:	f7ff fd19 	bl	800afe0 <_Balloc>
 800b5ae:	4602      	mov	r2, r0
 800b5b0:	b928      	cbnz	r0, 800b5be <__mdiff+0x2e>
 800b5b2:	4b3f      	ldr	r3, [pc, #252]	@ (800b6b0 <__mdiff+0x120>)
 800b5b4:	f240 2137 	movw	r1, #567	@ 0x237
 800b5b8:	483e      	ldr	r0, [pc, #248]	@ (800b6b4 <__mdiff+0x124>)
 800b5ba:	f000 fbf5 	bl	800bda8 <__assert_func>
 800b5be:	2301      	movs	r3, #1
 800b5c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b5c4:	4610      	mov	r0, r2
 800b5c6:	b003      	add	sp, #12
 800b5c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5cc:	bfbc      	itt	lt
 800b5ce:	464b      	movlt	r3, r9
 800b5d0:	46a1      	movlt	r9, r4
 800b5d2:	4630      	mov	r0, r6
 800b5d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b5d8:	bfba      	itte	lt
 800b5da:	461c      	movlt	r4, r3
 800b5dc:	2501      	movlt	r5, #1
 800b5de:	2500      	movge	r5, #0
 800b5e0:	f7ff fcfe 	bl	800afe0 <_Balloc>
 800b5e4:	4602      	mov	r2, r0
 800b5e6:	b918      	cbnz	r0, 800b5f0 <__mdiff+0x60>
 800b5e8:	4b31      	ldr	r3, [pc, #196]	@ (800b6b0 <__mdiff+0x120>)
 800b5ea:	f240 2145 	movw	r1, #581	@ 0x245
 800b5ee:	e7e3      	b.n	800b5b8 <__mdiff+0x28>
 800b5f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b5f4:	6926      	ldr	r6, [r4, #16]
 800b5f6:	60c5      	str	r5, [r0, #12]
 800b5f8:	f109 0310 	add.w	r3, r9, #16
 800b5fc:	f109 0514 	add.w	r5, r9, #20
 800b600:	f104 0e14 	add.w	lr, r4, #20
 800b604:	f100 0b14 	add.w	fp, r0, #20
 800b608:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b60c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b610:	9301      	str	r3, [sp, #4]
 800b612:	46d9      	mov	r9, fp
 800b614:	f04f 0c00 	mov.w	ip, #0
 800b618:	9b01      	ldr	r3, [sp, #4]
 800b61a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b61e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b622:	9301      	str	r3, [sp, #4]
 800b624:	fa1f f38a 	uxth.w	r3, sl
 800b628:	4619      	mov	r1, r3
 800b62a:	b283      	uxth	r3, r0
 800b62c:	1acb      	subs	r3, r1, r3
 800b62e:	0c00      	lsrs	r0, r0, #16
 800b630:	4463      	add	r3, ip
 800b632:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b636:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b63a:	b29b      	uxth	r3, r3
 800b63c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b640:	4576      	cmp	r6, lr
 800b642:	f849 3b04 	str.w	r3, [r9], #4
 800b646:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b64a:	d8e5      	bhi.n	800b618 <__mdiff+0x88>
 800b64c:	1b33      	subs	r3, r6, r4
 800b64e:	3b15      	subs	r3, #21
 800b650:	f023 0303 	bic.w	r3, r3, #3
 800b654:	3415      	adds	r4, #21
 800b656:	3304      	adds	r3, #4
 800b658:	42a6      	cmp	r6, r4
 800b65a:	bf38      	it	cc
 800b65c:	2304      	movcc	r3, #4
 800b65e:	441d      	add	r5, r3
 800b660:	445b      	add	r3, fp
 800b662:	461e      	mov	r6, r3
 800b664:	462c      	mov	r4, r5
 800b666:	4544      	cmp	r4, r8
 800b668:	d30e      	bcc.n	800b688 <__mdiff+0xf8>
 800b66a:	f108 0103 	add.w	r1, r8, #3
 800b66e:	1b49      	subs	r1, r1, r5
 800b670:	f021 0103 	bic.w	r1, r1, #3
 800b674:	3d03      	subs	r5, #3
 800b676:	45a8      	cmp	r8, r5
 800b678:	bf38      	it	cc
 800b67a:	2100      	movcc	r1, #0
 800b67c:	440b      	add	r3, r1
 800b67e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b682:	b191      	cbz	r1, 800b6aa <__mdiff+0x11a>
 800b684:	6117      	str	r7, [r2, #16]
 800b686:	e79d      	b.n	800b5c4 <__mdiff+0x34>
 800b688:	f854 1b04 	ldr.w	r1, [r4], #4
 800b68c:	46e6      	mov	lr, ip
 800b68e:	0c08      	lsrs	r0, r1, #16
 800b690:	fa1c fc81 	uxtah	ip, ip, r1
 800b694:	4471      	add	r1, lr
 800b696:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b69a:	b289      	uxth	r1, r1
 800b69c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b6a0:	f846 1b04 	str.w	r1, [r6], #4
 800b6a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b6a8:	e7dd      	b.n	800b666 <__mdiff+0xd6>
 800b6aa:	3f01      	subs	r7, #1
 800b6ac:	e7e7      	b.n	800b67e <__mdiff+0xee>
 800b6ae:	bf00      	nop
 800b6b0:	0800c5a2 	.word	0x0800c5a2
 800b6b4:	0800c613 	.word	0x0800c613

0800b6b8 <__ulp>:
 800b6b8:	b082      	sub	sp, #8
 800b6ba:	ed8d 0b00 	vstr	d0, [sp]
 800b6be:	9a01      	ldr	r2, [sp, #4]
 800b6c0:	4b0f      	ldr	r3, [pc, #60]	@ (800b700 <__ulp+0x48>)
 800b6c2:	4013      	ands	r3, r2
 800b6c4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	dc08      	bgt.n	800b6de <__ulp+0x26>
 800b6cc:	425b      	negs	r3, r3
 800b6ce:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b6d2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b6d6:	da04      	bge.n	800b6e2 <__ulp+0x2a>
 800b6d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b6dc:	4113      	asrs	r3, r2
 800b6de:	2200      	movs	r2, #0
 800b6e0:	e008      	b.n	800b6f4 <__ulp+0x3c>
 800b6e2:	f1a2 0314 	sub.w	r3, r2, #20
 800b6e6:	2b1e      	cmp	r3, #30
 800b6e8:	bfda      	itte	le
 800b6ea:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b6ee:	40da      	lsrle	r2, r3
 800b6f0:	2201      	movgt	r2, #1
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	4619      	mov	r1, r3
 800b6f6:	4610      	mov	r0, r2
 800b6f8:	ec41 0b10 	vmov	d0, r0, r1
 800b6fc:	b002      	add	sp, #8
 800b6fe:	4770      	bx	lr
 800b700:	7ff00000 	.word	0x7ff00000

0800b704 <__b2d>:
 800b704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b708:	6906      	ldr	r6, [r0, #16]
 800b70a:	f100 0814 	add.w	r8, r0, #20
 800b70e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b712:	1f37      	subs	r7, r6, #4
 800b714:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b718:	4610      	mov	r0, r2
 800b71a:	f7ff fd53 	bl	800b1c4 <__hi0bits>
 800b71e:	f1c0 0320 	rsb	r3, r0, #32
 800b722:	280a      	cmp	r0, #10
 800b724:	600b      	str	r3, [r1, #0]
 800b726:	491b      	ldr	r1, [pc, #108]	@ (800b794 <__b2d+0x90>)
 800b728:	dc15      	bgt.n	800b756 <__b2d+0x52>
 800b72a:	f1c0 0c0b 	rsb	ip, r0, #11
 800b72e:	fa22 f30c 	lsr.w	r3, r2, ip
 800b732:	45b8      	cmp	r8, r7
 800b734:	ea43 0501 	orr.w	r5, r3, r1
 800b738:	bf34      	ite	cc
 800b73a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b73e:	2300      	movcs	r3, #0
 800b740:	3015      	adds	r0, #21
 800b742:	fa02 f000 	lsl.w	r0, r2, r0
 800b746:	fa23 f30c 	lsr.w	r3, r3, ip
 800b74a:	4303      	orrs	r3, r0
 800b74c:	461c      	mov	r4, r3
 800b74e:	ec45 4b10 	vmov	d0, r4, r5
 800b752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b756:	45b8      	cmp	r8, r7
 800b758:	bf3a      	itte	cc
 800b75a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b75e:	f1a6 0708 	subcc.w	r7, r6, #8
 800b762:	2300      	movcs	r3, #0
 800b764:	380b      	subs	r0, #11
 800b766:	d012      	beq.n	800b78e <__b2d+0x8a>
 800b768:	f1c0 0120 	rsb	r1, r0, #32
 800b76c:	fa23 f401 	lsr.w	r4, r3, r1
 800b770:	4082      	lsls	r2, r0
 800b772:	4322      	orrs	r2, r4
 800b774:	4547      	cmp	r7, r8
 800b776:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b77a:	bf8c      	ite	hi
 800b77c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b780:	2200      	movls	r2, #0
 800b782:	4083      	lsls	r3, r0
 800b784:	40ca      	lsrs	r2, r1
 800b786:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b78a:	4313      	orrs	r3, r2
 800b78c:	e7de      	b.n	800b74c <__b2d+0x48>
 800b78e:	ea42 0501 	orr.w	r5, r2, r1
 800b792:	e7db      	b.n	800b74c <__b2d+0x48>
 800b794:	3ff00000 	.word	0x3ff00000

0800b798 <__d2b>:
 800b798:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b79c:	460f      	mov	r7, r1
 800b79e:	2101      	movs	r1, #1
 800b7a0:	ec59 8b10 	vmov	r8, r9, d0
 800b7a4:	4616      	mov	r6, r2
 800b7a6:	f7ff fc1b 	bl	800afe0 <_Balloc>
 800b7aa:	4604      	mov	r4, r0
 800b7ac:	b930      	cbnz	r0, 800b7bc <__d2b+0x24>
 800b7ae:	4602      	mov	r2, r0
 800b7b0:	4b23      	ldr	r3, [pc, #140]	@ (800b840 <__d2b+0xa8>)
 800b7b2:	4824      	ldr	r0, [pc, #144]	@ (800b844 <__d2b+0xac>)
 800b7b4:	f240 310f 	movw	r1, #783	@ 0x30f
 800b7b8:	f000 faf6 	bl	800bda8 <__assert_func>
 800b7bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b7c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b7c4:	b10d      	cbz	r5, 800b7ca <__d2b+0x32>
 800b7c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b7ca:	9301      	str	r3, [sp, #4]
 800b7cc:	f1b8 0300 	subs.w	r3, r8, #0
 800b7d0:	d023      	beq.n	800b81a <__d2b+0x82>
 800b7d2:	4668      	mov	r0, sp
 800b7d4:	9300      	str	r3, [sp, #0]
 800b7d6:	f7ff fd14 	bl	800b202 <__lo0bits>
 800b7da:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b7de:	b1d0      	cbz	r0, 800b816 <__d2b+0x7e>
 800b7e0:	f1c0 0320 	rsb	r3, r0, #32
 800b7e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b7e8:	430b      	orrs	r3, r1
 800b7ea:	40c2      	lsrs	r2, r0
 800b7ec:	6163      	str	r3, [r4, #20]
 800b7ee:	9201      	str	r2, [sp, #4]
 800b7f0:	9b01      	ldr	r3, [sp, #4]
 800b7f2:	61a3      	str	r3, [r4, #24]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	bf0c      	ite	eq
 800b7f8:	2201      	moveq	r2, #1
 800b7fa:	2202      	movne	r2, #2
 800b7fc:	6122      	str	r2, [r4, #16]
 800b7fe:	b1a5      	cbz	r5, 800b82a <__d2b+0x92>
 800b800:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b804:	4405      	add	r5, r0
 800b806:	603d      	str	r5, [r7, #0]
 800b808:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b80c:	6030      	str	r0, [r6, #0]
 800b80e:	4620      	mov	r0, r4
 800b810:	b003      	add	sp, #12
 800b812:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b816:	6161      	str	r1, [r4, #20]
 800b818:	e7ea      	b.n	800b7f0 <__d2b+0x58>
 800b81a:	a801      	add	r0, sp, #4
 800b81c:	f7ff fcf1 	bl	800b202 <__lo0bits>
 800b820:	9b01      	ldr	r3, [sp, #4]
 800b822:	6163      	str	r3, [r4, #20]
 800b824:	3020      	adds	r0, #32
 800b826:	2201      	movs	r2, #1
 800b828:	e7e8      	b.n	800b7fc <__d2b+0x64>
 800b82a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b82e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b832:	6038      	str	r0, [r7, #0]
 800b834:	6918      	ldr	r0, [r3, #16]
 800b836:	f7ff fcc5 	bl	800b1c4 <__hi0bits>
 800b83a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b83e:	e7e5      	b.n	800b80c <__d2b+0x74>
 800b840:	0800c5a2 	.word	0x0800c5a2
 800b844:	0800c613 	.word	0x0800c613

0800b848 <__ratio>:
 800b848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b84c:	b085      	sub	sp, #20
 800b84e:	e9cd 1000 	strd	r1, r0, [sp]
 800b852:	a902      	add	r1, sp, #8
 800b854:	f7ff ff56 	bl	800b704 <__b2d>
 800b858:	9800      	ldr	r0, [sp, #0]
 800b85a:	a903      	add	r1, sp, #12
 800b85c:	ec55 4b10 	vmov	r4, r5, d0
 800b860:	f7ff ff50 	bl	800b704 <__b2d>
 800b864:	9b01      	ldr	r3, [sp, #4]
 800b866:	6919      	ldr	r1, [r3, #16]
 800b868:	9b00      	ldr	r3, [sp, #0]
 800b86a:	691b      	ldr	r3, [r3, #16]
 800b86c:	1ac9      	subs	r1, r1, r3
 800b86e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b872:	1a9b      	subs	r3, r3, r2
 800b874:	ec5b ab10 	vmov	sl, fp, d0
 800b878:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	bfce      	itee	gt
 800b880:	462a      	movgt	r2, r5
 800b882:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b886:	465a      	movle	r2, fp
 800b888:	462f      	mov	r7, r5
 800b88a:	46d9      	mov	r9, fp
 800b88c:	bfcc      	ite	gt
 800b88e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b892:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b896:	464b      	mov	r3, r9
 800b898:	4652      	mov	r2, sl
 800b89a:	4620      	mov	r0, r4
 800b89c:	4639      	mov	r1, r7
 800b89e:	f7f4 ffe5 	bl	800086c <__aeabi_ddiv>
 800b8a2:	ec41 0b10 	vmov	d0, r0, r1
 800b8a6:	b005      	add	sp, #20
 800b8a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b8ac <__copybits>:
 800b8ac:	3901      	subs	r1, #1
 800b8ae:	b570      	push	{r4, r5, r6, lr}
 800b8b0:	1149      	asrs	r1, r1, #5
 800b8b2:	6914      	ldr	r4, [r2, #16]
 800b8b4:	3101      	adds	r1, #1
 800b8b6:	f102 0314 	add.w	r3, r2, #20
 800b8ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b8be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b8c2:	1f05      	subs	r5, r0, #4
 800b8c4:	42a3      	cmp	r3, r4
 800b8c6:	d30c      	bcc.n	800b8e2 <__copybits+0x36>
 800b8c8:	1aa3      	subs	r3, r4, r2
 800b8ca:	3b11      	subs	r3, #17
 800b8cc:	f023 0303 	bic.w	r3, r3, #3
 800b8d0:	3211      	adds	r2, #17
 800b8d2:	42a2      	cmp	r2, r4
 800b8d4:	bf88      	it	hi
 800b8d6:	2300      	movhi	r3, #0
 800b8d8:	4418      	add	r0, r3
 800b8da:	2300      	movs	r3, #0
 800b8dc:	4288      	cmp	r0, r1
 800b8de:	d305      	bcc.n	800b8ec <__copybits+0x40>
 800b8e0:	bd70      	pop	{r4, r5, r6, pc}
 800b8e2:	f853 6b04 	ldr.w	r6, [r3], #4
 800b8e6:	f845 6f04 	str.w	r6, [r5, #4]!
 800b8ea:	e7eb      	b.n	800b8c4 <__copybits+0x18>
 800b8ec:	f840 3b04 	str.w	r3, [r0], #4
 800b8f0:	e7f4      	b.n	800b8dc <__copybits+0x30>

0800b8f2 <__any_on>:
 800b8f2:	f100 0214 	add.w	r2, r0, #20
 800b8f6:	6900      	ldr	r0, [r0, #16]
 800b8f8:	114b      	asrs	r3, r1, #5
 800b8fa:	4298      	cmp	r0, r3
 800b8fc:	b510      	push	{r4, lr}
 800b8fe:	db11      	blt.n	800b924 <__any_on+0x32>
 800b900:	dd0a      	ble.n	800b918 <__any_on+0x26>
 800b902:	f011 011f 	ands.w	r1, r1, #31
 800b906:	d007      	beq.n	800b918 <__any_on+0x26>
 800b908:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b90c:	fa24 f001 	lsr.w	r0, r4, r1
 800b910:	fa00 f101 	lsl.w	r1, r0, r1
 800b914:	428c      	cmp	r4, r1
 800b916:	d10b      	bne.n	800b930 <__any_on+0x3e>
 800b918:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d803      	bhi.n	800b928 <__any_on+0x36>
 800b920:	2000      	movs	r0, #0
 800b922:	bd10      	pop	{r4, pc}
 800b924:	4603      	mov	r3, r0
 800b926:	e7f7      	b.n	800b918 <__any_on+0x26>
 800b928:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b92c:	2900      	cmp	r1, #0
 800b92e:	d0f5      	beq.n	800b91c <__any_on+0x2a>
 800b930:	2001      	movs	r0, #1
 800b932:	e7f6      	b.n	800b922 <__any_on+0x30>

0800b934 <__ascii_wctomb>:
 800b934:	4603      	mov	r3, r0
 800b936:	4608      	mov	r0, r1
 800b938:	b141      	cbz	r1, 800b94c <__ascii_wctomb+0x18>
 800b93a:	2aff      	cmp	r2, #255	@ 0xff
 800b93c:	d904      	bls.n	800b948 <__ascii_wctomb+0x14>
 800b93e:	228a      	movs	r2, #138	@ 0x8a
 800b940:	601a      	str	r2, [r3, #0]
 800b942:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b946:	4770      	bx	lr
 800b948:	700a      	strb	r2, [r1, #0]
 800b94a:	2001      	movs	r0, #1
 800b94c:	4770      	bx	lr

0800b94e <__ssputs_r>:
 800b94e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b952:	688e      	ldr	r6, [r1, #8]
 800b954:	461f      	mov	r7, r3
 800b956:	42be      	cmp	r6, r7
 800b958:	680b      	ldr	r3, [r1, #0]
 800b95a:	4682      	mov	sl, r0
 800b95c:	460c      	mov	r4, r1
 800b95e:	4690      	mov	r8, r2
 800b960:	d82d      	bhi.n	800b9be <__ssputs_r+0x70>
 800b962:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b966:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b96a:	d026      	beq.n	800b9ba <__ssputs_r+0x6c>
 800b96c:	6965      	ldr	r5, [r4, #20]
 800b96e:	6909      	ldr	r1, [r1, #16]
 800b970:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b974:	eba3 0901 	sub.w	r9, r3, r1
 800b978:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b97c:	1c7b      	adds	r3, r7, #1
 800b97e:	444b      	add	r3, r9
 800b980:	106d      	asrs	r5, r5, #1
 800b982:	429d      	cmp	r5, r3
 800b984:	bf38      	it	cc
 800b986:	461d      	movcc	r5, r3
 800b988:	0553      	lsls	r3, r2, #21
 800b98a:	d527      	bpl.n	800b9dc <__ssputs_r+0x8e>
 800b98c:	4629      	mov	r1, r5
 800b98e:	f7ff fa89 	bl	800aea4 <_malloc_r>
 800b992:	4606      	mov	r6, r0
 800b994:	b360      	cbz	r0, 800b9f0 <__ssputs_r+0xa2>
 800b996:	6921      	ldr	r1, [r4, #16]
 800b998:	464a      	mov	r2, r9
 800b99a:	f7fe f864 	bl	8009a66 <memcpy>
 800b99e:	89a3      	ldrh	r3, [r4, #12]
 800b9a0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b9a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9a8:	81a3      	strh	r3, [r4, #12]
 800b9aa:	6126      	str	r6, [r4, #16]
 800b9ac:	6165      	str	r5, [r4, #20]
 800b9ae:	444e      	add	r6, r9
 800b9b0:	eba5 0509 	sub.w	r5, r5, r9
 800b9b4:	6026      	str	r6, [r4, #0]
 800b9b6:	60a5      	str	r5, [r4, #8]
 800b9b8:	463e      	mov	r6, r7
 800b9ba:	42be      	cmp	r6, r7
 800b9bc:	d900      	bls.n	800b9c0 <__ssputs_r+0x72>
 800b9be:	463e      	mov	r6, r7
 800b9c0:	6820      	ldr	r0, [r4, #0]
 800b9c2:	4632      	mov	r2, r6
 800b9c4:	4641      	mov	r1, r8
 800b9c6:	f000 f9c5 	bl	800bd54 <memmove>
 800b9ca:	68a3      	ldr	r3, [r4, #8]
 800b9cc:	1b9b      	subs	r3, r3, r6
 800b9ce:	60a3      	str	r3, [r4, #8]
 800b9d0:	6823      	ldr	r3, [r4, #0]
 800b9d2:	4433      	add	r3, r6
 800b9d4:	6023      	str	r3, [r4, #0]
 800b9d6:	2000      	movs	r0, #0
 800b9d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9dc:	462a      	mov	r2, r5
 800b9de:	f000 fa15 	bl	800be0c <_realloc_r>
 800b9e2:	4606      	mov	r6, r0
 800b9e4:	2800      	cmp	r0, #0
 800b9e6:	d1e0      	bne.n	800b9aa <__ssputs_r+0x5c>
 800b9e8:	6921      	ldr	r1, [r4, #16]
 800b9ea:	4650      	mov	r0, sl
 800b9ec:	f7fe feac 	bl	800a748 <_free_r>
 800b9f0:	230c      	movs	r3, #12
 800b9f2:	f8ca 3000 	str.w	r3, [sl]
 800b9f6:	89a3      	ldrh	r3, [r4, #12]
 800b9f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9fc:	81a3      	strh	r3, [r4, #12]
 800b9fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba02:	e7e9      	b.n	800b9d8 <__ssputs_r+0x8a>

0800ba04 <_svfiprintf_r>:
 800ba04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba08:	4698      	mov	r8, r3
 800ba0a:	898b      	ldrh	r3, [r1, #12]
 800ba0c:	061b      	lsls	r3, r3, #24
 800ba0e:	b09d      	sub	sp, #116	@ 0x74
 800ba10:	4607      	mov	r7, r0
 800ba12:	460d      	mov	r5, r1
 800ba14:	4614      	mov	r4, r2
 800ba16:	d510      	bpl.n	800ba3a <_svfiprintf_r+0x36>
 800ba18:	690b      	ldr	r3, [r1, #16]
 800ba1a:	b973      	cbnz	r3, 800ba3a <_svfiprintf_r+0x36>
 800ba1c:	2140      	movs	r1, #64	@ 0x40
 800ba1e:	f7ff fa41 	bl	800aea4 <_malloc_r>
 800ba22:	6028      	str	r0, [r5, #0]
 800ba24:	6128      	str	r0, [r5, #16]
 800ba26:	b930      	cbnz	r0, 800ba36 <_svfiprintf_r+0x32>
 800ba28:	230c      	movs	r3, #12
 800ba2a:	603b      	str	r3, [r7, #0]
 800ba2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba30:	b01d      	add	sp, #116	@ 0x74
 800ba32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba36:	2340      	movs	r3, #64	@ 0x40
 800ba38:	616b      	str	r3, [r5, #20]
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba3e:	2320      	movs	r3, #32
 800ba40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ba44:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba48:	2330      	movs	r3, #48	@ 0x30
 800ba4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bbe8 <_svfiprintf_r+0x1e4>
 800ba4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ba52:	f04f 0901 	mov.w	r9, #1
 800ba56:	4623      	mov	r3, r4
 800ba58:	469a      	mov	sl, r3
 800ba5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba5e:	b10a      	cbz	r2, 800ba64 <_svfiprintf_r+0x60>
 800ba60:	2a25      	cmp	r2, #37	@ 0x25
 800ba62:	d1f9      	bne.n	800ba58 <_svfiprintf_r+0x54>
 800ba64:	ebba 0b04 	subs.w	fp, sl, r4
 800ba68:	d00b      	beq.n	800ba82 <_svfiprintf_r+0x7e>
 800ba6a:	465b      	mov	r3, fp
 800ba6c:	4622      	mov	r2, r4
 800ba6e:	4629      	mov	r1, r5
 800ba70:	4638      	mov	r0, r7
 800ba72:	f7ff ff6c 	bl	800b94e <__ssputs_r>
 800ba76:	3001      	adds	r0, #1
 800ba78:	f000 80a7 	beq.w	800bbca <_svfiprintf_r+0x1c6>
 800ba7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba7e:	445a      	add	r2, fp
 800ba80:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba82:	f89a 3000 	ldrb.w	r3, [sl]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	f000 809f 	beq.w	800bbca <_svfiprintf_r+0x1c6>
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ba92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba96:	f10a 0a01 	add.w	sl, sl, #1
 800ba9a:	9304      	str	r3, [sp, #16]
 800ba9c:	9307      	str	r3, [sp, #28]
 800ba9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800baa2:	931a      	str	r3, [sp, #104]	@ 0x68
 800baa4:	4654      	mov	r4, sl
 800baa6:	2205      	movs	r2, #5
 800baa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baac:	484e      	ldr	r0, [pc, #312]	@ (800bbe8 <_svfiprintf_r+0x1e4>)
 800baae:	f7f4 fb9f 	bl	80001f0 <memchr>
 800bab2:	9a04      	ldr	r2, [sp, #16]
 800bab4:	b9d8      	cbnz	r0, 800baee <_svfiprintf_r+0xea>
 800bab6:	06d0      	lsls	r0, r2, #27
 800bab8:	bf44      	itt	mi
 800baba:	2320      	movmi	r3, #32
 800babc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bac0:	0711      	lsls	r1, r2, #28
 800bac2:	bf44      	itt	mi
 800bac4:	232b      	movmi	r3, #43	@ 0x2b
 800bac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800baca:	f89a 3000 	ldrb.w	r3, [sl]
 800bace:	2b2a      	cmp	r3, #42	@ 0x2a
 800bad0:	d015      	beq.n	800bafe <_svfiprintf_r+0xfa>
 800bad2:	9a07      	ldr	r2, [sp, #28]
 800bad4:	4654      	mov	r4, sl
 800bad6:	2000      	movs	r0, #0
 800bad8:	f04f 0c0a 	mov.w	ip, #10
 800badc:	4621      	mov	r1, r4
 800bade:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bae2:	3b30      	subs	r3, #48	@ 0x30
 800bae4:	2b09      	cmp	r3, #9
 800bae6:	d94b      	bls.n	800bb80 <_svfiprintf_r+0x17c>
 800bae8:	b1b0      	cbz	r0, 800bb18 <_svfiprintf_r+0x114>
 800baea:	9207      	str	r2, [sp, #28]
 800baec:	e014      	b.n	800bb18 <_svfiprintf_r+0x114>
 800baee:	eba0 0308 	sub.w	r3, r0, r8
 800baf2:	fa09 f303 	lsl.w	r3, r9, r3
 800baf6:	4313      	orrs	r3, r2
 800baf8:	9304      	str	r3, [sp, #16]
 800bafa:	46a2      	mov	sl, r4
 800bafc:	e7d2      	b.n	800baa4 <_svfiprintf_r+0xa0>
 800bafe:	9b03      	ldr	r3, [sp, #12]
 800bb00:	1d19      	adds	r1, r3, #4
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	9103      	str	r1, [sp, #12]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	bfbb      	ittet	lt
 800bb0a:	425b      	neglt	r3, r3
 800bb0c:	f042 0202 	orrlt.w	r2, r2, #2
 800bb10:	9307      	strge	r3, [sp, #28]
 800bb12:	9307      	strlt	r3, [sp, #28]
 800bb14:	bfb8      	it	lt
 800bb16:	9204      	strlt	r2, [sp, #16]
 800bb18:	7823      	ldrb	r3, [r4, #0]
 800bb1a:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb1c:	d10a      	bne.n	800bb34 <_svfiprintf_r+0x130>
 800bb1e:	7863      	ldrb	r3, [r4, #1]
 800bb20:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb22:	d132      	bne.n	800bb8a <_svfiprintf_r+0x186>
 800bb24:	9b03      	ldr	r3, [sp, #12]
 800bb26:	1d1a      	adds	r2, r3, #4
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	9203      	str	r2, [sp, #12]
 800bb2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bb30:	3402      	adds	r4, #2
 800bb32:	9305      	str	r3, [sp, #20]
 800bb34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bbf8 <_svfiprintf_r+0x1f4>
 800bb38:	7821      	ldrb	r1, [r4, #0]
 800bb3a:	2203      	movs	r2, #3
 800bb3c:	4650      	mov	r0, sl
 800bb3e:	f7f4 fb57 	bl	80001f0 <memchr>
 800bb42:	b138      	cbz	r0, 800bb54 <_svfiprintf_r+0x150>
 800bb44:	9b04      	ldr	r3, [sp, #16]
 800bb46:	eba0 000a 	sub.w	r0, r0, sl
 800bb4a:	2240      	movs	r2, #64	@ 0x40
 800bb4c:	4082      	lsls	r2, r0
 800bb4e:	4313      	orrs	r3, r2
 800bb50:	3401      	adds	r4, #1
 800bb52:	9304      	str	r3, [sp, #16]
 800bb54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb58:	4824      	ldr	r0, [pc, #144]	@ (800bbec <_svfiprintf_r+0x1e8>)
 800bb5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bb5e:	2206      	movs	r2, #6
 800bb60:	f7f4 fb46 	bl	80001f0 <memchr>
 800bb64:	2800      	cmp	r0, #0
 800bb66:	d036      	beq.n	800bbd6 <_svfiprintf_r+0x1d2>
 800bb68:	4b21      	ldr	r3, [pc, #132]	@ (800bbf0 <_svfiprintf_r+0x1ec>)
 800bb6a:	bb1b      	cbnz	r3, 800bbb4 <_svfiprintf_r+0x1b0>
 800bb6c:	9b03      	ldr	r3, [sp, #12]
 800bb6e:	3307      	adds	r3, #7
 800bb70:	f023 0307 	bic.w	r3, r3, #7
 800bb74:	3308      	adds	r3, #8
 800bb76:	9303      	str	r3, [sp, #12]
 800bb78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb7a:	4433      	add	r3, r6
 800bb7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb7e:	e76a      	b.n	800ba56 <_svfiprintf_r+0x52>
 800bb80:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb84:	460c      	mov	r4, r1
 800bb86:	2001      	movs	r0, #1
 800bb88:	e7a8      	b.n	800badc <_svfiprintf_r+0xd8>
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	3401      	adds	r4, #1
 800bb8e:	9305      	str	r3, [sp, #20]
 800bb90:	4619      	mov	r1, r3
 800bb92:	f04f 0c0a 	mov.w	ip, #10
 800bb96:	4620      	mov	r0, r4
 800bb98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb9c:	3a30      	subs	r2, #48	@ 0x30
 800bb9e:	2a09      	cmp	r2, #9
 800bba0:	d903      	bls.n	800bbaa <_svfiprintf_r+0x1a6>
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d0c6      	beq.n	800bb34 <_svfiprintf_r+0x130>
 800bba6:	9105      	str	r1, [sp, #20]
 800bba8:	e7c4      	b.n	800bb34 <_svfiprintf_r+0x130>
 800bbaa:	fb0c 2101 	mla	r1, ip, r1, r2
 800bbae:	4604      	mov	r4, r0
 800bbb0:	2301      	movs	r3, #1
 800bbb2:	e7f0      	b.n	800bb96 <_svfiprintf_r+0x192>
 800bbb4:	ab03      	add	r3, sp, #12
 800bbb6:	9300      	str	r3, [sp, #0]
 800bbb8:	462a      	mov	r2, r5
 800bbba:	4b0e      	ldr	r3, [pc, #56]	@ (800bbf4 <_svfiprintf_r+0x1f0>)
 800bbbc:	a904      	add	r1, sp, #16
 800bbbe:	4638      	mov	r0, r7
 800bbc0:	f7fd f9e2 	bl	8008f88 <_printf_float>
 800bbc4:	1c42      	adds	r2, r0, #1
 800bbc6:	4606      	mov	r6, r0
 800bbc8:	d1d6      	bne.n	800bb78 <_svfiprintf_r+0x174>
 800bbca:	89ab      	ldrh	r3, [r5, #12]
 800bbcc:	065b      	lsls	r3, r3, #25
 800bbce:	f53f af2d 	bmi.w	800ba2c <_svfiprintf_r+0x28>
 800bbd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bbd4:	e72c      	b.n	800ba30 <_svfiprintf_r+0x2c>
 800bbd6:	ab03      	add	r3, sp, #12
 800bbd8:	9300      	str	r3, [sp, #0]
 800bbda:	462a      	mov	r2, r5
 800bbdc:	4b05      	ldr	r3, [pc, #20]	@ (800bbf4 <_svfiprintf_r+0x1f0>)
 800bbde:	a904      	add	r1, sp, #16
 800bbe0:	4638      	mov	r0, r7
 800bbe2:	f7fd fc69 	bl	80094b8 <_printf_i>
 800bbe6:	e7ed      	b.n	800bbc4 <_svfiprintf_r+0x1c0>
 800bbe8:	0800c66c 	.word	0x0800c66c
 800bbec:	0800c676 	.word	0x0800c676
 800bbf0:	08008f89 	.word	0x08008f89
 800bbf4:	0800b94f 	.word	0x0800b94f
 800bbf8:	0800c672 	.word	0x0800c672

0800bbfc <__sflush_r>:
 800bbfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc04:	0716      	lsls	r6, r2, #28
 800bc06:	4605      	mov	r5, r0
 800bc08:	460c      	mov	r4, r1
 800bc0a:	d454      	bmi.n	800bcb6 <__sflush_r+0xba>
 800bc0c:	684b      	ldr	r3, [r1, #4]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	dc02      	bgt.n	800bc18 <__sflush_r+0x1c>
 800bc12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	dd48      	ble.n	800bcaa <__sflush_r+0xae>
 800bc18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc1a:	2e00      	cmp	r6, #0
 800bc1c:	d045      	beq.n	800bcaa <__sflush_r+0xae>
 800bc1e:	2300      	movs	r3, #0
 800bc20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bc24:	682f      	ldr	r7, [r5, #0]
 800bc26:	6a21      	ldr	r1, [r4, #32]
 800bc28:	602b      	str	r3, [r5, #0]
 800bc2a:	d030      	beq.n	800bc8e <__sflush_r+0x92>
 800bc2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bc2e:	89a3      	ldrh	r3, [r4, #12]
 800bc30:	0759      	lsls	r1, r3, #29
 800bc32:	d505      	bpl.n	800bc40 <__sflush_r+0x44>
 800bc34:	6863      	ldr	r3, [r4, #4]
 800bc36:	1ad2      	subs	r2, r2, r3
 800bc38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bc3a:	b10b      	cbz	r3, 800bc40 <__sflush_r+0x44>
 800bc3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bc3e:	1ad2      	subs	r2, r2, r3
 800bc40:	2300      	movs	r3, #0
 800bc42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc44:	6a21      	ldr	r1, [r4, #32]
 800bc46:	4628      	mov	r0, r5
 800bc48:	47b0      	blx	r6
 800bc4a:	1c43      	adds	r3, r0, #1
 800bc4c:	89a3      	ldrh	r3, [r4, #12]
 800bc4e:	d106      	bne.n	800bc5e <__sflush_r+0x62>
 800bc50:	6829      	ldr	r1, [r5, #0]
 800bc52:	291d      	cmp	r1, #29
 800bc54:	d82b      	bhi.n	800bcae <__sflush_r+0xb2>
 800bc56:	4a2a      	ldr	r2, [pc, #168]	@ (800bd00 <__sflush_r+0x104>)
 800bc58:	40ca      	lsrs	r2, r1
 800bc5a:	07d6      	lsls	r6, r2, #31
 800bc5c:	d527      	bpl.n	800bcae <__sflush_r+0xb2>
 800bc5e:	2200      	movs	r2, #0
 800bc60:	6062      	str	r2, [r4, #4]
 800bc62:	04d9      	lsls	r1, r3, #19
 800bc64:	6922      	ldr	r2, [r4, #16]
 800bc66:	6022      	str	r2, [r4, #0]
 800bc68:	d504      	bpl.n	800bc74 <__sflush_r+0x78>
 800bc6a:	1c42      	adds	r2, r0, #1
 800bc6c:	d101      	bne.n	800bc72 <__sflush_r+0x76>
 800bc6e:	682b      	ldr	r3, [r5, #0]
 800bc70:	b903      	cbnz	r3, 800bc74 <__sflush_r+0x78>
 800bc72:	6560      	str	r0, [r4, #84]	@ 0x54
 800bc74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc76:	602f      	str	r7, [r5, #0]
 800bc78:	b1b9      	cbz	r1, 800bcaa <__sflush_r+0xae>
 800bc7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc7e:	4299      	cmp	r1, r3
 800bc80:	d002      	beq.n	800bc88 <__sflush_r+0x8c>
 800bc82:	4628      	mov	r0, r5
 800bc84:	f7fe fd60 	bl	800a748 <_free_r>
 800bc88:	2300      	movs	r3, #0
 800bc8a:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc8c:	e00d      	b.n	800bcaa <__sflush_r+0xae>
 800bc8e:	2301      	movs	r3, #1
 800bc90:	4628      	mov	r0, r5
 800bc92:	47b0      	blx	r6
 800bc94:	4602      	mov	r2, r0
 800bc96:	1c50      	adds	r0, r2, #1
 800bc98:	d1c9      	bne.n	800bc2e <__sflush_r+0x32>
 800bc9a:	682b      	ldr	r3, [r5, #0]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d0c6      	beq.n	800bc2e <__sflush_r+0x32>
 800bca0:	2b1d      	cmp	r3, #29
 800bca2:	d001      	beq.n	800bca8 <__sflush_r+0xac>
 800bca4:	2b16      	cmp	r3, #22
 800bca6:	d11e      	bne.n	800bce6 <__sflush_r+0xea>
 800bca8:	602f      	str	r7, [r5, #0]
 800bcaa:	2000      	movs	r0, #0
 800bcac:	e022      	b.n	800bcf4 <__sflush_r+0xf8>
 800bcae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcb2:	b21b      	sxth	r3, r3
 800bcb4:	e01b      	b.n	800bcee <__sflush_r+0xf2>
 800bcb6:	690f      	ldr	r7, [r1, #16]
 800bcb8:	2f00      	cmp	r7, #0
 800bcba:	d0f6      	beq.n	800bcaa <__sflush_r+0xae>
 800bcbc:	0793      	lsls	r3, r2, #30
 800bcbe:	680e      	ldr	r6, [r1, #0]
 800bcc0:	bf08      	it	eq
 800bcc2:	694b      	ldreq	r3, [r1, #20]
 800bcc4:	600f      	str	r7, [r1, #0]
 800bcc6:	bf18      	it	ne
 800bcc8:	2300      	movne	r3, #0
 800bcca:	eba6 0807 	sub.w	r8, r6, r7
 800bcce:	608b      	str	r3, [r1, #8]
 800bcd0:	f1b8 0f00 	cmp.w	r8, #0
 800bcd4:	dde9      	ble.n	800bcaa <__sflush_r+0xae>
 800bcd6:	6a21      	ldr	r1, [r4, #32]
 800bcd8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bcda:	4643      	mov	r3, r8
 800bcdc:	463a      	mov	r2, r7
 800bcde:	4628      	mov	r0, r5
 800bce0:	47b0      	blx	r6
 800bce2:	2800      	cmp	r0, #0
 800bce4:	dc08      	bgt.n	800bcf8 <__sflush_r+0xfc>
 800bce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcee:	81a3      	strh	r3, [r4, #12]
 800bcf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bcf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcf8:	4407      	add	r7, r0
 800bcfa:	eba8 0800 	sub.w	r8, r8, r0
 800bcfe:	e7e7      	b.n	800bcd0 <__sflush_r+0xd4>
 800bd00:	20400001 	.word	0x20400001

0800bd04 <_fflush_r>:
 800bd04:	b538      	push	{r3, r4, r5, lr}
 800bd06:	690b      	ldr	r3, [r1, #16]
 800bd08:	4605      	mov	r5, r0
 800bd0a:	460c      	mov	r4, r1
 800bd0c:	b913      	cbnz	r3, 800bd14 <_fflush_r+0x10>
 800bd0e:	2500      	movs	r5, #0
 800bd10:	4628      	mov	r0, r5
 800bd12:	bd38      	pop	{r3, r4, r5, pc}
 800bd14:	b118      	cbz	r0, 800bd1e <_fflush_r+0x1a>
 800bd16:	6a03      	ldr	r3, [r0, #32]
 800bd18:	b90b      	cbnz	r3, 800bd1e <_fflush_r+0x1a>
 800bd1a:	f7fd fd77 	bl	800980c <__sinit>
 800bd1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d0f3      	beq.n	800bd0e <_fflush_r+0xa>
 800bd26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bd28:	07d0      	lsls	r0, r2, #31
 800bd2a:	d404      	bmi.n	800bd36 <_fflush_r+0x32>
 800bd2c:	0599      	lsls	r1, r3, #22
 800bd2e:	d402      	bmi.n	800bd36 <_fflush_r+0x32>
 800bd30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd32:	f7fd fe96 	bl	8009a62 <__retarget_lock_acquire_recursive>
 800bd36:	4628      	mov	r0, r5
 800bd38:	4621      	mov	r1, r4
 800bd3a:	f7ff ff5f 	bl	800bbfc <__sflush_r>
 800bd3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bd40:	07da      	lsls	r2, r3, #31
 800bd42:	4605      	mov	r5, r0
 800bd44:	d4e4      	bmi.n	800bd10 <_fflush_r+0xc>
 800bd46:	89a3      	ldrh	r3, [r4, #12]
 800bd48:	059b      	lsls	r3, r3, #22
 800bd4a:	d4e1      	bmi.n	800bd10 <_fflush_r+0xc>
 800bd4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd4e:	f7fd fe89 	bl	8009a64 <__retarget_lock_release_recursive>
 800bd52:	e7dd      	b.n	800bd10 <_fflush_r+0xc>

0800bd54 <memmove>:
 800bd54:	4288      	cmp	r0, r1
 800bd56:	b510      	push	{r4, lr}
 800bd58:	eb01 0402 	add.w	r4, r1, r2
 800bd5c:	d902      	bls.n	800bd64 <memmove+0x10>
 800bd5e:	4284      	cmp	r4, r0
 800bd60:	4623      	mov	r3, r4
 800bd62:	d807      	bhi.n	800bd74 <memmove+0x20>
 800bd64:	1e43      	subs	r3, r0, #1
 800bd66:	42a1      	cmp	r1, r4
 800bd68:	d008      	beq.n	800bd7c <memmove+0x28>
 800bd6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd72:	e7f8      	b.n	800bd66 <memmove+0x12>
 800bd74:	4402      	add	r2, r0
 800bd76:	4601      	mov	r1, r0
 800bd78:	428a      	cmp	r2, r1
 800bd7a:	d100      	bne.n	800bd7e <memmove+0x2a>
 800bd7c:	bd10      	pop	{r4, pc}
 800bd7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd86:	e7f7      	b.n	800bd78 <memmove+0x24>

0800bd88 <_sbrk_r>:
 800bd88:	b538      	push	{r3, r4, r5, lr}
 800bd8a:	4d06      	ldr	r5, [pc, #24]	@ (800bda4 <_sbrk_r+0x1c>)
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	4604      	mov	r4, r0
 800bd90:	4608      	mov	r0, r1
 800bd92:	602b      	str	r3, [r5, #0]
 800bd94:	f7f6 fa94 	bl	80022c0 <_sbrk>
 800bd98:	1c43      	adds	r3, r0, #1
 800bd9a:	d102      	bne.n	800bda2 <_sbrk_r+0x1a>
 800bd9c:	682b      	ldr	r3, [r5, #0]
 800bd9e:	b103      	cbz	r3, 800bda2 <_sbrk_r+0x1a>
 800bda0:	6023      	str	r3, [r4, #0]
 800bda2:	bd38      	pop	{r3, r4, r5, pc}
 800bda4:	20000a90 	.word	0x20000a90

0800bda8 <__assert_func>:
 800bda8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bdaa:	4614      	mov	r4, r2
 800bdac:	461a      	mov	r2, r3
 800bdae:	4b09      	ldr	r3, [pc, #36]	@ (800bdd4 <__assert_func+0x2c>)
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	4605      	mov	r5, r0
 800bdb4:	68d8      	ldr	r0, [r3, #12]
 800bdb6:	b14c      	cbz	r4, 800bdcc <__assert_func+0x24>
 800bdb8:	4b07      	ldr	r3, [pc, #28]	@ (800bdd8 <__assert_func+0x30>)
 800bdba:	9100      	str	r1, [sp, #0]
 800bdbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bdc0:	4906      	ldr	r1, [pc, #24]	@ (800bddc <__assert_func+0x34>)
 800bdc2:	462b      	mov	r3, r5
 800bdc4:	f000 f850 	bl	800be68 <fiprintf>
 800bdc8:	f000 f860 	bl	800be8c <abort>
 800bdcc:	4b04      	ldr	r3, [pc, #16]	@ (800bde0 <__assert_func+0x38>)
 800bdce:	461c      	mov	r4, r3
 800bdd0:	e7f3      	b.n	800bdba <__assert_func+0x12>
 800bdd2:	bf00      	nop
 800bdd4:	20000194 	.word	0x20000194
 800bdd8:	0800c67d 	.word	0x0800c67d
 800bddc:	0800c68a 	.word	0x0800c68a
 800bde0:	0800c6b8 	.word	0x0800c6b8

0800bde4 <_calloc_r>:
 800bde4:	b570      	push	{r4, r5, r6, lr}
 800bde6:	fba1 5402 	umull	r5, r4, r1, r2
 800bdea:	b934      	cbnz	r4, 800bdfa <_calloc_r+0x16>
 800bdec:	4629      	mov	r1, r5
 800bdee:	f7ff f859 	bl	800aea4 <_malloc_r>
 800bdf2:	4606      	mov	r6, r0
 800bdf4:	b928      	cbnz	r0, 800be02 <_calloc_r+0x1e>
 800bdf6:	4630      	mov	r0, r6
 800bdf8:	bd70      	pop	{r4, r5, r6, pc}
 800bdfa:	220c      	movs	r2, #12
 800bdfc:	6002      	str	r2, [r0, #0]
 800bdfe:	2600      	movs	r6, #0
 800be00:	e7f9      	b.n	800bdf6 <_calloc_r+0x12>
 800be02:	462a      	mov	r2, r5
 800be04:	4621      	mov	r1, r4
 800be06:	f7fd fd9c 	bl	8009942 <memset>
 800be0a:	e7f4      	b.n	800bdf6 <_calloc_r+0x12>

0800be0c <_realloc_r>:
 800be0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be10:	4607      	mov	r7, r0
 800be12:	4614      	mov	r4, r2
 800be14:	460d      	mov	r5, r1
 800be16:	b921      	cbnz	r1, 800be22 <_realloc_r+0x16>
 800be18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be1c:	4611      	mov	r1, r2
 800be1e:	f7ff b841 	b.w	800aea4 <_malloc_r>
 800be22:	b92a      	cbnz	r2, 800be30 <_realloc_r+0x24>
 800be24:	f7fe fc90 	bl	800a748 <_free_r>
 800be28:	4625      	mov	r5, r4
 800be2a:	4628      	mov	r0, r5
 800be2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be30:	f000 f833 	bl	800be9a <_malloc_usable_size_r>
 800be34:	4284      	cmp	r4, r0
 800be36:	4606      	mov	r6, r0
 800be38:	d802      	bhi.n	800be40 <_realloc_r+0x34>
 800be3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be3e:	d8f4      	bhi.n	800be2a <_realloc_r+0x1e>
 800be40:	4621      	mov	r1, r4
 800be42:	4638      	mov	r0, r7
 800be44:	f7ff f82e 	bl	800aea4 <_malloc_r>
 800be48:	4680      	mov	r8, r0
 800be4a:	b908      	cbnz	r0, 800be50 <_realloc_r+0x44>
 800be4c:	4645      	mov	r5, r8
 800be4e:	e7ec      	b.n	800be2a <_realloc_r+0x1e>
 800be50:	42b4      	cmp	r4, r6
 800be52:	4622      	mov	r2, r4
 800be54:	4629      	mov	r1, r5
 800be56:	bf28      	it	cs
 800be58:	4632      	movcs	r2, r6
 800be5a:	f7fd fe04 	bl	8009a66 <memcpy>
 800be5e:	4629      	mov	r1, r5
 800be60:	4638      	mov	r0, r7
 800be62:	f7fe fc71 	bl	800a748 <_free_r>
 800be66:	e7f1      	b.n	800be4c <_realloc_r+0x40>

0800be68 <fiprintf>:
 800be68:	b40e      	push	{r1, r2, r3}
 800be6a:	b503      	push	{r0, r1, lr}
 800be6c:	4601      	mov	r1, r0
 800be6e:	ab03      	add	r3, sp, #12
 800be70:	4805      	ldr	r0, [pc, #20]	@ (800be88 <fiprintf+0x20>)
 800be72:	f853 2b04 	ldr.w	r2, [r3], #4
 800be76:	6800      	ldr	r0, [r0, #0]
 800be78:	9301      	str	r3, [sp, #4]
 800be7a:	f000 f83f 	bl	800befc <_vfiprintf_r>
 800be7e:	b002      	add	sp, #8
 800be80:	f85d eb04 	ldr.w	lr, [sp], #4
 800be84:	b003      	add	sp, #12
 800be86:	4770      	bx	lr
 800be88:	20000194 	.word	0x20000194

0800be8c <abort>:
 800be8c:	b508      	push	{r3, lr}
 800be8e:	2006      	movs	r0, #6
 800be90:	f000 fa08 	bl	800c2a4 <raise>
 800be94:	2001      	movs	r0, #1
 800be96:	f7f6 f99b 	bl	80021d0 <_exit>

0800be9a <_malloc_usable_size_r>:
 800be9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be9e:	1f18      	subs	r0, r3, #4
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	bfbc      	itt	lt
 800bea4:	580b      	ldrlt	r3, [r1, r0]
 800bea6:	18c0      	addlt	r0, r0, r3
 800bea8:	4770      	bx	lr

0800beaa <__sfputc_r>:
 800beaa:	6893      	ldr	r3, [r2, #8]
 800beac:	3b01      	subs	r3, #1
 800beae:	2b00      	cmp	r3, #0
 800beb0:	b410      	push	{r4}
 800beb2:	6093      	str	r3, [r2, #8]
 800beb4:	da08      	bge.n	800bec8 <__sfputc_r+0x1e>
 800beb6:	6994      	ldr	r4, [r2, #24]
 800beb8:	42a3      	cmp	r3, r4
 800beba:	db01      	blt.n	800bec0 <__sfputc_r+0x16>
 800bebc:	290a      	cmp	r1, #10
 800bebe:	d103      	bne.n	800bec8 <__sfputc_r+0x1e>
 800bec0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bec4:	f000 b932 	b.w	800c12c <__swbuf_r>
 800bec8:	6813      	ldr	r3, [r2, #0]
 800beca:	1c58      	adds	r0, r3, #1
 800becc:	6010      	str	r0, [r2, #0]
 800bece:	7019      	strb	r1, [r3, #0]
 800bed0:	4608      	mov	r0, r1
 800bed2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bed6:	4770      	bx	lr

0800bed8 <__sfputs_r>:
 800bed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beda:	4606      	mov	r6, r0
 800bedc:	460f      	mov	r7, r1
 800bede:	4614      	mov	r4, r2
 800bee0:	18d5      	adds	r5, r2, r3
 800bee2:	42ac      	cmp	r4, r5
 800bee4:	d101      	bne.n	800beea <__sfputs_r+0x12>
 800bee6:	2000      	movs	r0, #0
 800bee8:	e007      	b.n	800befa <__sfputs_r+0x22>
 800beea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800beee:	463a      	mov	r2, r7
 800bef0:	4630      	mov	r0, r6
 800bef2:	f7ff ffda 	bl	800beaa <__sfputc_r>
 800bef6:	1c43      	adds	r3, r0, #1
 800bef8:	d1f3      	bne.n	800bee2 <__sfputs_r+0xa>
 800befa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800befc <_vfiprintf_r>:
 800befc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf00:	460d      	mov	r5, r1
 800bf02:	b09d      	sub	sp, #116	@ 0x74
 800bf04:	4614      	mov	r4, r2
 800bf06:	4698      	mov	r8, r3
 800bf08:	4606      	mov	r6, r0
 800bf0a:	b118      	cbz	r0, 800bf14 <_vfiprintf_r+0x18>
 800bf0c:	6a03      	ldr	r3, [r0, #32]
 800bf0e:	b90b      	cbnz	r3, 800bf14 <_vfiprintf_r+0x18>
 800bf10:	f7fd fc7c 	bl	800980c <__sinit>
 800bf14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf16:	07d9      	lsls	r1, r3, #31
 800bf18:	d405      	bmi.n	800bf26 <_vfiprintf_r+0x2a>
 800bf1a:	89ab      	ldrh	r3, [r5, #12]
 800bf1c:	059a      	lsls	r2, r3, #22
 800bf1e:	d402      	bmi.n	800bf26 <_vfiprintf_r+0x2a>
 800bf20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf22:	f7fd fd9e 	bl	8009a62 <__retarget_lock_acquire_recursive>
 800bf26:	89ab      	ldrh	r3, [r5, #12]
 800bf28:	071b      	lsls	r3, r3, #28
 800bf2a:	d501      	bpl.n	800bf30 <_vfiprintf_r+0x34>
 800bf2c:	692b      	ldr	r3, [r5, #16]
 800bf2e:	b99b      	cbnz	r3, 800bf58 <_vfiprintf_r+0x5c>
 800bf30:	4629      	mov	r1, r5
 800bf32:	4630      	mov	r0, r6
 800bf34:	f000 f938 	bl	800c1a8 <__swsetup_r>
 800bf38:	b170      	cbz	r0, 800bf58 <_vfiprintf_r+0x5c>
 800bf3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf3c:	07dc      	lsls	r4, r3, #31
 800bf3e:	d504      	bpl.n	800bf4a <_vfiprintf_r+0x4e>
 800bf40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bf44:	b01d      	add	sp, #116	@ 0x74
 800bf46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf4a:	89ab      	ldrh	r3, [r5, #12]
 800bf4c:	0598      	lsls	r0, r3, #22
 800bf4e:	d4f7      	bmi.n	800bf40 <_vfiprintf_r+0x44>
 800bf50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf52:	f7fd fd87 	bl	8009a64 <__retarget_lock_release_recursive>
 800bf56:	e7f3      	b.n	800bf40 <_vfiprintf_r+0x44>
 800bf58:	2300      	movs	r3, #0
 800bf5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf5c:	2320      	movs	r3, #32
 800bf5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf62:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf66:	2330      	movs	r3, #48	@ 0x30
 800bf68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c118 <_vfiprintf_r+0x21c>
 800bf6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf70:	f04f 0901 	mov.w	r9, #1
 800bf74:	4623      	mov	r3, r4
 800bf76:	469a      	mov	sl, r3
 800bf78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf7c:	b10a      	cbz	r2, 800bf82 <_vfiprintf_r+0x86>
 800bf7e:	2a25      	cmp	r2, #37	@ 0x25
 800bf80:	d1f9      	bne.n	800bf76 <_vfiprintf_r+0x7a>
 800bf82:	ebba 0b04 	subs.w	fp, sl, r4
 800bf86:	d00b      	beq.n	800bfa0 <_vfiprintf_r+0xa4>
 800bf88:	465b      	mov	r3, fp
 800bf8a:	4622      	mov	r2, r4
 800bf8c:	4629      	mov	r1, r5
 800bf8e:	4630      	mov	r0, r6
 800bf90:	f7ff ffa2 	bl	800bed8 <__sfputs_r>
 800bf94:	3001      	adds	r0, #1
 800bf96:	f000 80a7 	beq.w	800c0e8 <_vfiprintf_r+0x1ec>
 800bf9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf9c:	445a      	add	r2, fp
 800bf9e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bfa0:	f89a 3000 	ldrb.w	r3, [sl]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	f000 809f 	beq.w	800c0e8 <_vfiprintf_r+0x1ec>
 800bfaa:	2300      	movs	r3, #0
 800bfac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bfb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bfb4:	f10a 0a01 	add.w	sl, sl, #1
 800bfb8:	9304      	str	r3, [sp, #16]
 800bfba:	9307      	str	r3, [sp, #28]
 800bfbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bfc0:	931a      	str	r3, [sp, #104]	@ 0x68
 800bfc2:	4654      	mov	r4, sl
 800bfc4:	2205      	movs	r2, #5
 800bfc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfca:	4853      	ldr	r0, [pc, #332]	@ (800c118 <_vfiprintf_r+0x21c>)
 800bfcc:	f7f4 f910 	bl	80001f0 <memchr>
 800bfd0:	9a04      	ldr	r2, [sp, #16]
 800bfd2:	b9d8      	cbnz	r0, 800c00c <_vfiprintf_r+0x110>
 800bfd4:	06d1      	lsls	r1, r2, #27
 800bfd6:	bf44      	itt	mi
 800bfd8:	2320      	movmi	r3, #32
 800bfda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfde:	0713      	lsls	r3, r2, #28
 800bfe0:	bf44      	itt	mi
 800bfe2:	232b      	movmi	r3, #43	@ 0x2b
 800bfe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfe8:	f89a 3000 	ldrb.w	r3, [sl]
 800bfec:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfee:	d015      	beq.n	800c01c <_vfiprintf_r+0x120>
 800bff0:	9a07      	ldr	r2, [sp, #28]
 800bff2:	4654      	mov	r4, sl
 800bff4:	2000      	movs	r0, #0
 800bff6:	f04f 0c0a 	mov.w	ip, #10
 800bffa:	4621      	mov	r1, r4
 800bffc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c000:	3b30      	subs	r3, #48	@ 0x30
 800c002:	2b09      	cmp	r3, #9
 800c004:	d94b      	bls.n	800c09e <_vfiprintf_r+0x1a2>
 800c006:	b1b0      	cbz	r0, 800c036 <_vfiprintf_r+0x13a>
 800c008:	9207      	str	r2, [sp, #28]
 800c00a:	e014      	b.n	800c036 <_vfiprintf_r+0x13a>
 800c00c:	eba0 0308 	sub.w	r3, r0, r8
 800c010:	fa09 f303 	lsl.w	r3, r9, r3
 800c014:	4313      	orrs	r3, r2
 800c016:	9304      	str	r3, [sp, #16]
 800c018:	46a2      	mov	sl, r4
 800c01a:	e7d2      	b.n	800bfc2 <_vfiprintf_r+0xc6>
 800c01c:	9b03      	ldr	r3, [sp, #12]
 800c01e:	1d19      	adds	r1, r3, #4
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	9103      	str	r1, [sp, #12]
 800c024:	2b00      	cmp	r3, #0
 800c026:	bfbb      	ittet	lt
 800c028:	425b      	neglt	r3, r3
 800c02a:	f042 0202 	orrlt.w	r2, r2, #2
 800c02e:	9307      	strge	r3, [sp, #28]
 800c030:	9307      	strlt	r3, [sp, #28]
 800c032:	bfb8      	it	lt
 800c034:	9204      	strlt	r2, [sp, #16]
 800c036:	7823      	ldrb	r3, [r4, #0]
 800c038:	2b2e      	cmp	r3, #46	@ 0x2e
 800c03a:	d10a      	bne.n	800c052 <_vfiprintf_r+0x156>
 800c03c:	7863      	ldrb	r3, [r4, #1]
 800c03e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c040:	d132      	bne.n	800c0a8 <_vfiprintf_r+0x1ac>
 800c042:	9b03      	ldr	r3, [sp, #12]
 800c044:	1d1a      	adds	r2, r3, #4
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	9203      	str	r2, [sp, #12]
 800c04a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c04e:	3402      	adds	r4, #2
 800c050:	9305      	str	r3, [sp, #20]
 800c052:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c128 <_vfiprintf_r+0x22c>
 800c056:	7821      	ldrb	r1, [r4, #0]
 800c058:	2203      	movs	r2, #3
 800c05a:	4650      	mov	r0, sl
 800c05c:	f7f4 f8c8 	bl	80001f0 <memchr>
 800c060:	b138      	cbz	r0, 800c072 <_vfiprintf_r+0x176>
 800c062:	9b04      	ldr	r3, [sp, #16]
 800c064:	eba0 000a 	sub.w	r0, r0, sl
 800c068:	2240      	movs	r2, #64	@ 0x40
 800c06a:	4082      	lsls	r2, r0
 800c06c:	4313      	orrs	r3, r2
 800c06e:	3401      	adds	r4, #1
 800c070:	9304      	str	r3, [sp, #16]
 800c072:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c076:	4829      	ldr	r0, [pc, #164]	@ (800c11c <_vfiprintf_r+0x220>)
 800c078:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c07c:	2206      	movs	r2, #6
 800c07e:	f7f4 f8b7 	bl	80001f0 <memchr>
 800c082:	2800      	cmp	r0, #0
 800c084:	d03f      	beq.n	800c106 <_vfiprintf_r+0x20a>
 800c086:	4b26      	ldr	r3, [pc, #152]	@ (800c120 <_vfiprintf_r+0x224>)
 800c088:	bb1b      	cbnz	r3, 800c0d2 <_vfiprintf_r+0x1d6>
 800c08a:	9b03      	ldr	r3, [sp, #12]
 800c08c:	3307      	adds	r3, #7
 800c08e:	f023 0307 	bic.w	r3, r3, #7
 800c092:	3308      	adds	r3, #8
 800c094:	9303      	str	r3, [sp, #12]
 800c096:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c098:	443b      	add	r3, r7
 800c09a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c09c:	e76a      	b.n	800bf74 <_vfiprintf_r+0x78>
 800c09e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c0a2:	460c      	mov	r4, r1
 800c0a4:	2001      	movs	r0, #1
 800c0a6:	e7a8      	b.n	800bffa <_vfiprintf_r+0xfe>
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	3401      	adds	r4, #1
 800c0ac:	9305      	str	r3, [sp, #20]
 800c0ae:	4619      	mov	r1, r3
 800c0b0:	f04f 0c0a 	mov.w	ip, #10
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c0ba:	3a30      	subs	r2, #48	@ 0x30
 800c0bc:	2a09      	cmp	r2, #9
 800c0be:	d903      	bls.n	800c0c8 <_vfiprintf_r+0x1cc>
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d0c6      	beq.n	800c052 <_vfiprintf_r+0x156>
 800c0c4:	9105      	str	r1, [sp, #20]
 800c0c6:	e7c4      	b.n	800c052 <_vfiprintf_r+0x156>
 800c0c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0cc:	4604      	mov	r4, r0
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	e7f0      	b.n	800c0b4 <_vfiprintf_r+0x1b8>
 800c0d2:	ab03      	add	r3, sp, #12
 800c0d4:	9300      	str	r3, [sp, #0]
 800c0d6:	462a      	mov	r2, r5
 800c0d8:	4b12      	ldr	r3, [pc, #72]	@ (800c124 <_vfiprintf_r+0x228>)
 800c0da:	a904      	add	r1, sp, #16
 800c0dc:	4630      	mov	r0, r6
 800c0de:	f7fc ff53 	bl	8008f88 <_printf_float>
 800c0e2:	4607      	mov	r7, r0
 800c0e4:	1c78      	adds	r0, r7, #1
 800c0e6:	d1d6      	bne.n	800c096 <_vfiprintf_r+0x19a>
 800c0e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0ea:	07d9      	lsls	r1, r3, #31
 800c0ec:	d405      	bmi.n	800c0fa <_vfiprintf_r+0x1fe>
 800c0ee:	89ab      	ldrh	r3, [r5, #12]
 800c0f0:	059a      	lsls	r2, r3, #22
 800c0f2:	d402      	bmi.n	800c0fa <_vfiprintf_r+0x1fe>
 800c0f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0f6:	f7fd fcb5 	bl	8009a64 <__retarget_lock_release_recursive>
 800c0fa:	89ab      	ldrh	r3, [r5, #12]
 800c0fc:	065b      	lsls	r3, r3, #25
 800c0fe:	f53f af1f 	bmi.w	800bf40 <_vfiprintf_r+0x44>
 800c102:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c104:	e71e      	b.n	800bf44 <_vfiprintf_r+0x48>
 800c106:	ab03      	add	r3, sp, #12
 800c108:	9300      	str	r3, [sp, #0]
 800c10a:	462a      	mov	r2, r5
 800c10c:	4b05      	ldr	r3, [pc, #20]	@ (800c124 <_vfiprintf_r+0x228>)
 800c10e:	a904      	add	r1, sp, #16
 800c110:	4630      	mov	r0, r6
 800c112:	f7fd f9d1 	bl	80094b8 <_printf_i>
 800c116:	e7e4      	b.n	800c0e2 <_vfiprintf_r+0x1e6>
 800c118:	0800c66c 	.word	0x0800c66c
 800c11c:	0800c676 	.word	0x0800c676
 800c120:	08008f89 	.word	0x08008f89
 800c124:	0800bed9 	.word	0x0800bed9
 800c128:	0800c672 	.word	0x0800c672

0800c12c <__swbuf_r>:
 800c12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c12e:	460e      	mov	r6, r1
 800c130:	4614      	mov	r4, r2
 800c132:	4605      	mov	r5, r0
 800c134:	b118      	cbz	r0, 800c13e <__swbuf_r+0x12>
 800c136:	6a03      	ldr	r3, [r0, #32]
 800c138:	b90b      	cbnz	r3, 800c13e <__swbuf_r+0x12>
 800c13a:	f7fd fb67 	bl	800980c <__sinit>
 800c13e:	69a3      	ldr	r3, [r4, #24]
 800c140:	60a3      	str	r3, [r4, #8]
 800c142:	89a3      	ldrh	r3, [r4, #12]
 800c144:	071a      	lsls	r2, r3, #28
 800c146:	d501      	bpl.n	800c14c <__swbuf_r+0x20>
 800c148:	6923      	ldr	r3, [r4, #16]
 800c14a:	b943      	cbnz	r3, 800c15e <__swbuf_r+0x32>
 800c14c:	4621      	mov	r1, r4
 800c14e:	4628      	mov	r0, r5
 800c150:	f000 f82a 	bl	800c1a8 <__swsetup_r>
 800c154:	b118      	cbz	r0, 800c15e <__swbuf_r+0x32>
 800c156:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c15a:	4638      	mov	r0, r7
 800c15c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c15e:	6823      	ldr	r3, [r4, #0]
 800c160:	6922      	ldr	r2, [r4, #16]
 800c162:	1a98      	subs	r0, r3, r2
 800c164:	6963      	ldr	r3, [r4, #20]
 800c166:	b2f6      	uxtb	r6, r6
 800c168:	4283      	cmp	r3, r0
 800c16a:	4637      	mov	r7, r6
 800c16c:	dc05      	bgt.n	800c17a <__swbuf_r+0x4e>
 800c16e:	4621      	mov	r1, r4
 800c170:	4628      	mov	r0, r5
 800c172:	f7ff fdc7 	bl	800bd04 <_fflush_r>
 800c176:	2800      	cmp	r0, #0
 800c178:	d1ed      	bne.n	800c156 <__swbuf_r+0x2a>
 800c17a:	68a3      	ldr	r3, [r4, #8]
 800c17c:	3b01      	subs	r3, #1
 800c17e:	60a3      	str	r3, [r4, #8]
 800c180:	6823      	ldr	r3, [r4, #0]
 800c182:	1c5a      	adds	r2, r3, #1
 800c184:	6022      	str	r2, [r4, #0]
 800c186:	701e      	strb	r6, [r3, #0]
 800c188:	6962      	ldr	r2, [r4, #20]
 800c18a:	1c43      	adds	r3, r0, #1
 800c18c:	429a      	cmp	r2, r3
 800c18e:	d004      	beq.n	800c19a <__swbuf_r+0x6e>
 800c190:	89a3      	ldrh	r3, [r4, #12]
 800c192:	07db      	lsls	r3, r3, #31
 800c194:	d5e1      	bpl.n	800c15a <__swbuf_r+0x2e>
 800c196:	2e0a      	cmp	r6, #10
 800c198:	d1df      	bne.n	800c15a <__swbuf_r+0x2e>
 800c19a:	4621      	mov	r1, r4
 800c19c:	4628      	mov	r0, r5
 800c19e:	f7ff fdb1 	bl	800bd04 <_fflush_r>
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	d0d9      	beq.n	800c15a <__swbuf_r+0x2e>
 800c1a6:	e7d6      	b.n	800c156 <__swbuf_r+0x2a>

0800c1a8 <__swsetup_r>:
 800c1a8:	b538      	push	{r3, r4, r5, lr}
 800c1aa:	4b29      	ldr	r3, [pc, #164]	@ (800c250 <__swsetup_r+0xa8>)
 800c1ac:	4605      	mov	r5, r0
 800c1ae:	6818      	ldr	r0, [r3, #0]
 800c1b0:	460c      	mov	r4, r1
 800c1b2:	b118      	cbz	r0, 800c1bc <__swsetup_r+0x14>
 800c1b4:	6a03      	ldr	r3, [r0, #32]
 800c1b6:	b90b      	cbnz	r3, 800c1bc <__swsetup_r+0x14>
 800c1b8:	f7fd fb28 	bl	800980c <__sinit>
 800c1bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1c0:	0719      	lsls	r1, r3, #28
 800c1c2:	d422      	bmi.n	800c20a <__swsetup_r+0x62>
 800c1c4:	06da      	lsls	r2, r3, #27
 800c1c6:	d407      	bmi.n	800c1d8 <__swsetup_r+0x30>
 800c1c8:	2209      	movs	r2, #9
 800c1ca:	602a      	str	r2, [r5, #0]
 800c1cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1d0:	81a3      	strh	r3, [r4, #12]
 800c1d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c1d6:	e033      	b.n	800c240 <__swsetup_r+0x98>
 800c1d8:	0758      	lsls	r0, r3, #29
 800c1da:	d512      	bpl.n	800c202 <__swsetup_r+0x5a>
 800c1dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1de:	b141      	cbz	r1, 800c1f2 <__swsetup_r+0x4a>
 800c1e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1e4:	4299      	cmp	r1, r3
 800c1e6:	d002      	beq.n	800c1ee <__swsetup_r+0x46>
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	f7fe faad 	bl	800a748 <_free_r>
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1f2:	89a3      	ldrh	r3, [r4, #12]
 800c1f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c1f8:	81a3      	strh	r3, [r4, #12]
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	6063      	str	r3, [r4, #4]
 800c1fe:	6923      	ldr	r3, [r4, #16]
 800c200:	6023      	str	r3, [r4, #0]
 800c202:	89a3      	ldrh	r3, [r4, #12]
 800c204:	f043 0308 	orr.w	r3, r3, #8
 800c208:	81a3      	strh	r3, [r4, #12]
 800c20a:	6923      	ldr	r3, [r4, #16]
 800c20c:	b94b      	cbnz	r3, 800c222 <__swsetup_r+0x7a>
 800c20e:	89a3      	ldrh	r3, [r4, #12]
 800c210:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c214:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c218:	d003      	beq.n	800c222 <__swsetup_r+0x7a>
 800c21a:	4621      	mov	r1, r4
 800c21c:	4628      	mov	r0, r5
 800c21e:	f000 f883 	bl	800c328 <__smakebuf_r>
 800c222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c226:	f013 0201 	ands.w	r2, r3, #1
 800c22a:	d00a      	beq.n	800c242 <__swsetup_r+0x9a>
 800c22c:	2200      	movs	r2, #0
 800c22e:	60a2      	str	r2, [r4, #8]
 800c230:	6962      	ldr	r2, [r4, #20]
 800c232:	4252      	negs	r2, r2
 800c234:	61a2      	str	r2, [r4, #24]
 800c236:	6922      	ldr	r2, [r4, #16]
 800c238:	b942      	cbnz	r2, 800c24c <__swsetup_r+0xa4>
 800c23a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c23e:	d1c5      	bne.n	800c1cc <__swsetup_r+0x24>
 800c240:	bd38      	pop	{r3, r4, r5, pc}
 800c242:	0799      	lsls	r1, r3, #30
 800c244:	bf58      	it	pl
 800c246:	6962      	ldrpl	r2, [r4, #20]
 800c248:	60a2      	str	r2, [r4, #8]
 800c24a:	e7f4      	b.n	800c236 <__swsetup_r+0x8e>
 800c24c:	2000      	movs	r0, #0
 800c24e:	e7f7      	b.n	800c240 <__swsetup_r+0x98>
 800c250:	20000194 	.word	0x20000194

0800c254 <_raise_r>:
 800c254:	291f      	cmp	r1, #31
 800c256:	b538      	push	{r3, r4, r5, lr}
 800c258:	4605      	mov	r5, r0
 800c25a:	460c      	mov	r4, r1
 800c25c:	d904      	bls.n	800c268 <_raise_r+0x14>
 800c25e:	2316      	movs	r3, #22
 800c260:	6003      	str	r3, [r0, #0]
 800c262:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c266:	bd38      	pop	{r3, r4, r5, pc}
 800c268:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c26a:	b112      	cbz	r2, 800c272 <_raise_r+0x1e>
 800c26c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c270:	b94b      	cbnz	r3, 800c286 <_raise_r+0x32>
 800c272:	4628      	mov	r0, r5
 800c274:	f000 f830 	bl	800c2d8 <_getpid_r>
 800c278:	4622      	mov	r2, r4
 800c27a:	4601      	mov	r1, r0
 800c27c:	4628      	mov	r0, r5
 800c27e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c282:	f000 b817 	b.w	800c2b4 <_kill_r>
 800c286:	2b01      	cmp	r3, #1
 800c288:	d00a      	beq.n	800c2a0 <_raise_r+0x4c>
 800c28a:	1c59      	adds	r1, r3, #1
 800c28c:	d103      	bne.n	800c296 <_raise_r+0x42>
 800c28e:	2316      	movs	r3, #22
 800c290:	6003      	str	r3, [r0, #0]
 800c292:	2001      	movs	r0, #1
 800c294:	e7e7      	b.n	800c266 <_raise_r+0x12>
 800c296:	2100      	movs	r1, #0
 800c298:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c29c:	4620      	mov	r0, r4
 800c29e:	4798      	blx	r3
 800c2a0:	2000      	movs	r0, #0
 800c2a2:	e7e0      	b.n	800c266 <_raise_r+0x12>

0800c2a4 <raise>:
 800c2a4:	4b02      	ldr	r3, [pc, #8]	@ (800c2b0 <raise+0xc>)
 800c2a6:	4601      	mov	r1, r0
 800c2a8:	6818      	ldr	r0, [r3, #0]
 800c2aa:	f7ff bfd3 	b.w	800c254 <_raise_r>
 800c2ae:	bf00      	nop
 800c2b0:	20000194 	.word	0x20000194

0800c2b4 <_kill_r>:
 800c2b4:	b538      	push	{r3, r4, r5, lr}
 800c2b6:	4d07      	ldr	r5, [pc, #28]	@ (800c2d4 <_kill_r+0x20>)
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	4604      	mov	r4, r0
 800c2bc:	4608      	mov	r0, r1
 800c2be:	4611      	mov	r1, r2
 800c2c0:	602b      	str	r3, [r5, #0]
 800c2c2:	f7f5 ff75 	bl	80021b0 <_kill>
 800c2c6:	1c43      	adds	r3, r0, #1
 800c2c8:	d102      	bne.n	800c2d0 <_kill_r+0x1c>
 800c2ca:	682b      	ldr	r3, [r5, #0]
 800c2cc:	b103      	cbz	r3, 800c2d0 <_kill_r+0x1c>
 800c2ce:	6023      	str	r3, [r4, #0]
 800c2d0:	bd38      	pop	{r3, r4, r5, pc}
 800c2d2:	bf00      	nop
 800c2d4:	20000a90 	.word	0x20000a90

0800c2d8 <_getpid_r>:
 800c2d8:	f7f5 bf62 	b.w	80021a0 <_getpid>

0800c2dc <__swhatbuf_r>:
 800c2dc:	b570      	push	{r4, r5, r6, lr}
 800c2de:	460c      	mov	r4, r1
 800c2e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2e4:	2900      	cmp	r1, #0
 800c2e6:	b096      	sub	sp, #88	@ 0x58
 800c2e8:	4615      	mov	r5, r2
 800c2ea:	461e      	mov	r6, r3
 800c2ec:	da0d      	bge.n	800c30a <__swhatbuf_r+0x2e>
 800c2ee:	89a3      	ldrh	r3, [r4, #12]
 800c2f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c2f4:	f04f 0100 	mov.w	r1, #0
 800c2f8:	bf14      	ite	ne
 800c2fa:	2340      	movne	r3, #64	@ 0x40
 800c2fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c300:	2000      	movs	r0, #0
 800c302:	6031      	str	r1, [r6, #0]
 800c304:	602b      	str	r3, [r5, #0]
 800c306:	b016      	add	sp, #88	@ 0x58
 800c308:	bd70      	pop	{r4, r5, r6, pc}
 800c30a:	466a      	mov	r2, sp
 800c30c:	f000 f848 	bl	800c3a0 <_fstat_r>
 800c310:	2800      	cmp	r0, #0
 800c312:	dbec      	blt.n	800c2ee <__swhatbuf_r+0x12>
 800c314:	9901      	ldr	r1, [sp, #4]
 800c316:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c31a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c31e:	4259      	negs	r1, r3
 800c320:	4159      	adcs	r1, r3
 800c322:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c326:	e7eb      	b.n	800c300 <__swhatbuf_r+0x24>

0800c328 <__smakebuf_r>:
 800c328:	898b      	ldrh	r3, [r1, #12]
 800c32a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c32c:	079d      	lsls	r5, r3, #30
 800c32e:	4606      	mov	r6, r0
 800c330:	460c      	mov	r4, r1
 800c332:	d507      	bpl.n	800c344 <__smakebuf_r+0x1c>
 800c334:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c338:	6023      	str	r3, [r4, #0]
 800c33a:	6123      	str	r3, [r4, #16]
 800c33c:	2301      	movs	r3, #1
 800c33e:	6163      	str	r3, [r4, #20]
 800c340:	b003      	add	sp, #12
 800c342:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c344:	ab01      	add	r3, sp, #4
 800c346:	466a      	mov	r2, sp
 800c348:	f7ff ffc8 	bl	800c2dc <__swhatbuf_r>
 800c34c:	9f00      	ldr	r7, [sp, #0]
 800c34e:	4605      	mov	r5, r0
 800c350:	4639      	mov	r1, r7
 800c352:	4630      	mov	r0, r6
 800c354:	f7fe fda6 	bl	800aea4 <_malloc_r>
 800c358:	b948      	cbnz	r0, 800c36e <__smakebuf_r+0x46>
 800c35a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c35e:	059a      	lsls	r2, r3, #22
 800c360:	d4ee      	bmi.n	800c340 <__smakebuf_r+0x18>
 800c362:	f023 0303 	bic.w	r3, r3, #3
 800c366:	f043 0302 	orr.w	r3, r3, #2
 800c36a:	81a3      	strh	r3, [r4, #12]
 800c36c:	e7e2      	b.n	800c334 <__smakebuf_r+0xc>
 800c36e:	89a3      	ldrh	r3, [r4, #12]
 800c370:	6020      	str	r0, [r4, #0]
 800c372:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c376:	81a3      	strh	r3, [r4, #12]
 800c378:	9b01      	ldr	r3, [sp, #4]
 800c37a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c37e:	b15b      	cbz	r3, 800c398 <__smakebuf_r+0x70>
 800c380:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c384:	4630      	mov	r0, r6
 800c386:	f000 f81d 	bl	800c3c4 <_isatty_r>
 800c38a:	b128      	cbz	r0, 800c398 <__smakebuf_r+0x70>
 800c38c:	89a3      	ldrh	r3, [r4, #12]
 800c38e:	f023 0303 	bic.w	r3, r3, #3
 800c392:	f043 0301 	orr.w	r3, r3, #1
 800c396:	81a3      	strh	r3, [r4, #12]
 800c398:	89a3      	ldrh	r3, [r4, #12]
 800c39a:	431d      	orrs	r5, r3
 800c39c:	81a5      	strh	r5, [r4, #12]
 800c39e:	e7cf      	b.n	800c340 <__smakebuf_r+0x18>

0800c3a0 <_fstat_r>:
 800c3a0:	b538      	push	{r3, r4, r5, lr}
 800c3a2:	4d07      	ldr	r5, [pc, #28]	@ (800c3c0 <_fstat_r+0x20>)
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	4604      	mov	r4, r0
 800c3a8:	4608      	mov	r0, r1
 800c3aa:	4611      	mov	r1, r2
 800c3ac:	602b      	str	r3, [r5, #0]
 800c3ae:	f7f5 ff5f 	bl	8002270 <_fstat>
 800c3b2:	1c43      	adds	r3, r0, #1
 800c3b4:	d102      	bne.n	800c3bc <_fstat_r+0x1c>
 800c3b6:	682b      	ldr	r3, [r5, #0]
 800c3b8:	b103      	cbz	r3, 800c3bc <_fstat_r+0x1c>
 800c3ba:	6023      	str	r3, [r4, #0]
 800c3bc:	bd38      	pop	{r3, r4, r5, pc}
 800c3be:	bf00      	nop
 800c3c0:	20000a90 	.word	0x20000a90

0800c3c4 <_isatty_r>:
 800c3c4:	b538      	push	{r3, r4, r5, lr}
 800c3c6:	4d06      	ldr	r5, [pc, #24]	@ (800c3e0 <_isatty_r+0x1c>)
 800c3c8:	2300      	movs	r3, #0
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	4608      	mov	r0, r1
 800c3ce:	602b      	str	r3, [r5, #0]
 800c3d0:	f7f5 ff5e 	bl	8002290 <_isatty>
 800c3d4:	1c43      	adds	r3, r0, #1
 800c3d6:	d102      	bne.n	800c3de <_isatty_r+0x1a>
 800c3d8:	682b      	ldr	r3, [r5, #0]
 800c3da:	b103      	cbz	r3, 800c3de <_isatty_r+0x1a>
 800c3dc:	6023      	str	r3, [r4, #0]
 800c3de:	bd38      	pop	{r3, r4, r5, pc}
 800c3e0:	20000a90 	.word	0x20000a90

0800c3e4 <_init>:
 800c3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3e6:	bf00      	nop
 800c3e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3ea:	bc08      	pop	{r3}
 800c3ec:	469e      	mov	lr, r3
 800c3ee:	4770      	bx	lr

0800c3f0 <_fini>:
 800c3f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3f2:	bf00      	nop
 800c3f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3f6:	bc08      	pop	{r3}
 800c3f8:	469e      	mov	lr, r3
 800c3fa:	4770      	bx	lr
