// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [31:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg[31:0] res_V_V_din;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [2303:0] layer_in_V_15;
reg   [31:0] sX_11;
reg   [31:0] sY_11;
reg   [31:0] pY_11;
reg   [31:0] pX_11;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg   [0:0] and_ln215_8_reg_895;
reg   [31:0] tmp_V_reg_823;
reg   [31:0] tmp_V_156_reg_828;
reg   [31:0] tmp_V_157_reg_833;
reg   [31:0] tmp_V_158_reg_838;
reg   [31:0] tmp_V_159_reg_843;
reg   [31:0] tmp_V_160_reg_848;
reg   [31:0] tmp_V_161_reg_853;
reg   [31:0] tmp_V_162_reg_858;
reg   [31:0] sX_11_load_reg_863;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln215_fu_594_p2;
reg   [0:0] icmp_ln215_reg_868;
reg   [31:0] sY_11_load_reg_873;
wire   [0:0] icmp_ln215_10_fu_604_p2;
reg   [0:0] icmp_ln215_10_reg_878;
reg   [31:0] pY_11_load_reg_883;
reg   [31:0] pX_11_load_reg_889;
wire   [0:0] and_ln215_8_fu_662_p2;
wire   [4:0] i_fu_668_p2;
reg   [4:0] i_reg_899;
wire   [19:0] add_ln411_fu_674_p2;
wire    ap_CS_fsm_state11;
wire   [9:0] ir_fu_720_p2;
wire   [0:0] icmp_ln237_fu_732_p2;
reg   [0:0] icmp_ln237_reg_920;
reg    ap_block_state19;
wire   [31:0] select_ln252_fu_753_p3;
reg   [31:0] select_ln252_reg_924;
wire   [0:0] icmp_ln241_fu_772_p2;
reg   [0:0] icmp_ln241_reg_929;
wire   [31:0] select_ln247_fu_793_p3;
reg   [31:0] select_ln247_reg_933;
reg    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_start;
wire    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_done;
wire    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_idle;
wire    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_ready;
wire   [255:0] call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_data_V_read;
wire   [2303:0] call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_return;
reg   [4:0] i_0_i18_reg_147;
reg    ap_block_state1;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln206_fu_817_p2;
reg   [9:0] ir1_0_i_i_i17_reg_159;
wire   [0:0] icmp_ln404_fu_726_p2;
reg   [31:0] tmp_V_14916_reg_170;
reg   [31:0] ap_phi_mux_tmp_V_163_phi_fu_491_p16;
reg   [31:0] tmp_V_15014_reg_181;
reg   [31:0] ap_phi_mux_tmp_V_164_phi_fu_460_p16;
reg   [31:0] tmp_V_15112_reg_192;
reg   [31:0] ap_phi_mux_tmp_V_165_phi_fu_429_p16;
reg   [31:0] tmp_V_15210_reg_203;
reg   [31:0] ap_phi_mux_tmp_V_166_phi_fu_398_p16;
reg   [31:0] tmp_V_1538_reg_214;
reg   [31:0] ap_phi_mux_tmp_V_167_phi_fu_367_p16;
reg   [31:0] tmp_V_1546_reg_225;
reg   [31:0] ap_phi_mux_tmp_V_168_phi_fu_336_p16;
reg   [31:0] tmp_V_1554_reg_236;
reg   [31:0] ap_phi_mux_tmp_V_169_phi_fu_305_p16;
reg   [31:0] tmp_V_1562_reg_247;
reg   [31:0] ap_phi_mux_tmp_V_170_phi_fu_274_p16;
reg   [19:0] phi_mul_reg_258;
wire   [31:0] acc_0_V_fu_690_p10;
reg   [31:0] tmp_V_170_reg_269;
wire   [2:0] trunc_ln_fu_680_p4;
reg   [31:0] tmp_V_169_reg_300;
reg   [31:0] tmp_V_168_reg_331;
reg   [31:0] tmp_V_167_reg_362;
reg   [31:0] tmp_V_166_reg_393;
reg   [31:0] tmp_V_165_reg_424;
reg   [31:0] tmp_V_164_reg_455;
reg   [31:0] tmp_V_163_reg_486;
reg   [31:0] ap_phi_mux_storemerge_i_phi_fu_521_p4;
reg   [31:0] storemerge_i_reg_517;
wire   [31:0] add_ln245_fu_777_p2;
wire   [31:0] add_ln250_fu_737_p2;
wire   [30:0] tmp_35_fu_614_p4;
wire   [30:0] tmp_36_fu_634_p4;
wire   [0:0] icmp_ln215_11_fu_624_p2;
wire   [0:0] icmp_ln215_12_fu_644_p2;
wire   [0:0] and_ln215_7_fu_656_p2;
wire   [0:0] and_ln215_fu_650_p2;
wire   [2:0] acc_0_V_fu_690_p9;
wire   [31:0] add_ln252_fu_748_p2;
wire   [31:0] add_ln247_fu_788_p2;
reg   [19:0] ap_NS_fsm;
reg    ap_condition_224;
reg    ap_condition_233;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 20'd1;
#0 layer_in_V_15 = 2304'd0;
#0 sX_11 = 32'd0;
#0 sY_11 = 32'd0;
#0 pY_11 = 32'd0;
#0 pX_11 = 32'd0;
end

cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_start),
    .ap_done(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_done),
    .ap_idle(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_idle),
    .ap_ready(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_ready),
    .data_V_read(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_data_V_read),
    .output_V_read(layer_in_V_15),
    .ap_return(call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_return)
);

myproject_axi_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
myproject_axi_mux_83_32_1_1_U167(
    .din0(tmp_V_14916_reg_170),
    .din1(tmp_V_15014_reg_181),
    .din2(tmp_V_15112_reg_192),
    .din3(tmp_V_15210_reg_203),
    .din4(tmp_V_1538_reg_214),
    .din5(tmp_V_1546_reg_225),
    .din6(tmp_V_1554_reg_236),
    .din7(tmp_V_1562_reg_247),
    .din8(acc_0_V_fu_690_p9),
    .dout(acc_0_V_fu_690_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln206_fu_817_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln206_fu_817_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        i_0_i18_reg_147 <= i_reg_899;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i18_reg_147 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln404_fu_726_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        ir1_0_i_i_i17_reg_159 <= ir_fu_720_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln215_8_fu_662_p2))) begin
        ir1_0_i_i_i17_reg_159 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_224)) begin
        if ((icmp_ln237_fu_732_p2 == 1'd1)) begin
            pX_11 <= 32'd0;
        end else if ((icmp_ln237_fu_732_p2 == 1'd0)) begin
            pX_11 <= add_ln250_fu_737_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_233)) begin
        if ((icmp_ln241_fu_772_p2 == 1'd1)) begin
            pY_11 <= 32'd0;
        end else if ((icmp_ln241_fu_772_p2 == 1'd0)) begin
            pY_11 <= add_ln245_fu_777_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln404_fu_726_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        phi_mul_reg_258 <= add_ln411_fu_674_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln215_8_fu_662_p2))) begin
        phi_mul_reg_258 <= 20'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_920 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        sX_11 <= select_ln252_reg_924;
    end else if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln237_fu_732_p2 == 1'd1))) begin
        sX_11 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln241_fu_772_p2 == 1'd1) & (icmp_ln237_fu_732_p2 == 1'd1))) begin
        storemerge_i_reg_517 <= 32'd0;
    end else if (((icmp_ln241_reg_929 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln237_reg_920 == 1'd1))) begin
        storemerge_i_reg_517 <= select_ln247_reg_933;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln404_fu_726_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_14916_reg_170 <= ap_phi_mux_tmp_V_163_phi_fu_491_p16;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln215_8_fu_662_p2))) begin
        tmp_V_14916_reg_170 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln404_fu_726_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_15014_reg_181 <= ap_phi_mux_tmp_V_164_phi_fu_460_p16;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln215_8_fu_662_p2))) begin
        tmp_V_15014_reg_181 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln404_fu_726_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_15112_reg_192 <= ap_phi_mux_tmp_V_165_phi_fu_429_p16;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln215_8_fu_662_p2))) begin
        tmp_V_15112_reg_192 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln404_fu_726_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_15210_reg_203 <= ap_phi_mux_tmp_V_166_phi_fu_398_p16;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln215_8_fu_662_p2))) begin
        tmp_V_15210_reg_203 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln404_fu_726_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_1538_reg_214 <= ap_phi_mux_tmp_V_167_phi_fu_367_p16;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln215_8_fu_662_p2))) begin
        tmp_V_1538_reg_214 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln404_fu_726_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_1546_reg_225 <= ap_phi_mux_tmp_V_168_phi_fu_336_p16;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln215_8_fu_662_p2))) begin
        tmp_V_1546_reg_225 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln404_fu_726_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_1554_reg_236 <= ap_phi_mux_tmp_V_169_phi_fu_305_p16;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln215_8_fu_662_p2))) begin
        tmp_V_1554_reg_236 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln404_fu_726_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_1562_reg_247 <= ap_phi_mux_tmp_V_170_phi_fu_274_p16;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln215_8_fu_662_p2))) begin
        tmp_V_1562_reg_247 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_163_reg_486 <= acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        tmp_V_163_reg_486 <= tmp_V_14916_reg_170;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_164_reg_455 <= acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        tmp_V_164_reg_455 <= tmp_V_15014_reg_181;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_165_reg_424 <= acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        tmp_V_165_reg_424 <= tmp_V_15112_reg_192;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_166_reg_393 <= acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        tmp_V_166_reg_393 <= tmp_V_15210_reg_203;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_167_reg_362 <= acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        tmp_V_167_reg_362 <= tmp_V_1538_reg_214;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_168_reg_331 <= acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        tmp_V_168_reg_331 <= tmp_V_1546_reg_225;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_169_reg_300 <= acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        tmp_V_169_reg_300 <= tmp_V_1554_reg_236;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)))) begin
        tmp_V_170_reg_269 <= tmp_V_1562_reg_247;
    end else if (((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11))) begin
        tmp_V_170_reg_269 <= acc_0_V_fu_690_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        and_ln215_8_reg_895 <= and_ln215_8_fu_662_p2;
        i_reg_899 <= i_fu_668_p2;
        icmp_ln215_10_reg_878 <= icmp_ln215_10_fu_604_p2;
        icmp_ln215_reg_868 <= icmp_ln215_fu_594_p2;
        layer_in_V_15 <= call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_return;
        pX_11_load_reg_889 <= pX_11;
        pY_11_load_reg_883 <= pY_11;
        sX_11_load_reg_863 <= sX_11;
        sY_11_load_reg_873 <= sY_11;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895)) & (1'b1 == ap_CS_fsm_state19))) begin
        icmp_ln237_reg_920 <= icmp_ln237_fu_732_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln237_fu_732_p2 == 1'd1))) begin
        icmp_ln241_reg_929 <= icmp_ln241_fu_772_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln237_reg_920 == 1'd1))) begin
        sY_11 <= ap_phi_mux_storemerge_i_phi_fu_521_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895)) & (icmp_ln241_fu_772_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln237_fu_732_p2 == 1'd1))) begin
        select_ln247_reg_933 <= select_ln247_fu_793_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895)) & (icmp_ln237_fu_732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        select_ln252_reg_924 <= select_ln252_fu_753_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_156_reg_828 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_157_reg_833 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_V_158_reg_838 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_V_159_reg_843 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_V_160_reg_848 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_V_161_reg_853 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        tmp_V_162_reg_858 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_V_reg_823 <= data_V_V_dout;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln206_fu_817_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln241_reg_929 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln237_reg_920 == 1'd1))) begin
        ap_phi_mux_storemerge_i_phi_fu_521_p4 = select_ln247_reg_933;
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_521_p4 = storemerge_i_reg_517;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_phi_mux_tmp_V_163_phi_fu_491_p16 = acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        ap_phi_mux_tmp_V_163_phi_fu_491_p16 = tmp_V_14916_reg_170;
    end else begin
        ap_phi_mux_tmp_V_163_phi_fu_491_p16 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_phi_mux_tmp_V_164_phi_fu_460_p16 = acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        ap_phi_mux_tmp_V_164_phi_fu_460_p16 = tmp_V_15014_reg_181;
    end else begin
        ap_phi_mux_tmp_V_164_phi_fu_460_p16 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_phi_mux_tmp_V_165_phi_fu_429_p16 = acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        ap_phi_mux_tmp_V_165_phi_fu_429_p16 = tmp_V_15112_reg_192;
    end else begin
        ap_phi_mux_tmp_V_165_phi_fu_429_p16 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_phi_mux_tmp_V_166_phi_fu_398_p16 = acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        ap_phi_mux_tmp_V_166_phi_fu_398_p16 = tmp_V_15210_reg_203;
    end else begin
        ap_phi_mux_tmp_V_166_phi_fu_398_p16 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_phi_mux_tmp_V_167_phi_fu_367_p16 = acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        ap_phi_mux_tmp_V_167_phi_fu_367_p16 = tmp_V_1538_reg_214;
    end else begin
        ap_phi_mux_tmp_V_167_phi_fu_367_p16 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_phi_mux_tmp_V_168_phi_fu_336_p16 = acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        ap_phi_mux_tmp_V_168_phi_fu_336_p16 = tmp_V_1546_reg_225;
    end else begin
        ap_phi_mux_tmp_V_168_phi_fu_336_p16 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_phi_mux_tmp_V_169_phi_fu_305_p16 = acc_0_V_fu_690_p10;
    end else if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11)))) begin
        ap_phi_mux_tmp_V_169_phi_fu_305_p16 = tmp_V_1554_reg_236;
    end else begin
        ap_phi_mux_tmp_V_169_phi_fu_305_p16 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln_fu_680_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd4) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state11)) | ((trunc_ln_fu_680_p4 == 3'd6) & (1'b1 == ap_CS_fsm_state11)))) begin
        ap_phi_mux_tmp_V_170_phi_fu_274_p16 = tmp_V_1562_reg_247;
    end else if (((trunc_ln_fu_680_p4 == 3'd7) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_phi_mux_tmp_V_170_phi_fu_274_p16 = acc_0_V_fu_690_p10;
    end else begin
        ap_phi_mux_tmp_V_170_phi_fu_274_p16 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_start = 1'b1;
    end else begin
        call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7)))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln206_fu_817_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state19) & (1'd1 == and_ln215_8_reg_895)))) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895)) & (1'b1 == ap_CS_fsm_state19) & (1'd1 == and_ln215_8_reg_895))) begin
        res_V_V_din = tmp_V_170_reg_269;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        res_V_V_din = tmp_V_169_reg_300;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        res_V_V_din = tmp_V_168_reg_331;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        res_V_V_din = tmp_V_167_reg_362;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        res_V_V_din = tmp_V_166_reg_393;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        res_V_V_din = tmp_V_165_reg_424;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        res_V_V_din = tmp_V_164_reg_455;
    end else if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        res_V_V_din = tmp_V_163_reg_486;
    end else begin
        res_V_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895)) & (1'b1 == ap_CS_fsm_state19) & (1'd1 == and_ln215_8_reg_895)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((data_V_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln215_8_fu_662_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln404_fu_726_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if ((~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895)) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln206_fu_817_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_690_p9 = {{phi_mul_reg_258[19:17]}};

assign add_ln245_fu_777_p2 = (pY_11_load_reg_883 + 32'd1);

assign add_ln247_fu_788_p2 = (sY_11_load_reg_873 + 32'd1);

assign add_ln250_fu_737_p2 = (pX_11_load_reg_889 + 32'd1);

assign add_ln252_fu_748_p2 = (sX_11_load_reg_863 + 32'd1);

assign add_ln411_fu_674_p2 = (phi_mul_reg_258 + 20'd1821);

assign and_ln215_7_fu_656_p2 = (icmp_ln215_12_fu_644_p2 & icmp_ln215_11_fu_624_p2);

assign and_ln215_8_fu_662_p2 = (and_ln215_fu_650_p2 & and_ln215_7_fu_656_p2);

assign and_ln215_fu_650_p2 = (icmp_ln215_fu_594_p2 & icmp_ln215_10_fu_604_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state19 = ((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895));
end

always @ (*) begin
    ap_condition_224 = (~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895)) & (1'b1 == ap_CS_fsm_state19));
end

always @ (*) begin
    ap_condition_233 = (~((res_V_V_full_n == 1'b0) & (1'd1 == and_ln215_8_reg_895)) & (1'b1 == ap_CS_fsm_state19) & (icmp_ln237_fu_732_p2 == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config36_s_fu_528_data_V_read = {{{{{{{{tmp_V_162_reg_858}, {tmp_V_161_reg_853}}, {tmp_V_160_reg_848}}, {tmp_V_159_reg_843}}, {tmp_V_158_reg_838}}, {tmp_V_157_reg_833}}, {tmp_V_156_reg_828}}, {tmp_V_reg_823}};

assign i_fu_668_p2 = (i_0_i18_reg_147 + 5'd1);

assign icmp_ln206_fu_817_p2 = ((i_0_i18_reg_147 == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln215_10_fu_604_p2 = ((sY_11 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln215_11_fu_624_p2 = (($signed(tmp_35_fu_614_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_12_fu_644_p2 = (($signed(tmp_36_fu_634_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_594_p2 = ((sX_11 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln237_fu_732_p2 = ((pX_11_load_reg_889 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_772_p2 = ((pY_11_load_reg_883 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln404_fu_726_p2 = ((ir1_0_i_i_i17_reg_159 == 10'd575) ? 1'b1 : 1'b0);

assign ir_fu_720_p2 = (ir1_0_i_i_i17_reg_159 + 10'd1);

assign select_ln247_fu_793_p3 = ((icmp_ln215_10_reg_878[0:0] === 1'b1) ? 32'd2 : add_ln247_fu_788_p2);

assign select_ln252_fu_753_p3 = ((icmp_ln215_reg_868[0:0] === 1'b1) ? 32'd2 : add_ln252_fu_748_p2);

assign start_out = real_start;

assign tmp_35_fu_614_p4 = {{pY_11[31:1]}};

assign tmp_36_fu_634_p4 = {{pX_11[31:1]}};

assign trunc_ln_fu_680_p4 = {{phi_mul_reg_258[19:17]}};

endmodule //conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_s
