<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.02.05.14:24:04"
 outputDirectory="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484I7G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CURRCTRL_FIFO_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CURRCTRL_FIFO_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CURRCTRL_FIFO_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CURRCTRL_RAM_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CURRCTRL_RAM_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CURRCTRL_RAM_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_PARAMETER_RAM_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_PARAMETER_RAM_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_PARAMETER_RAM_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_USB_EXT_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_USB_EXT_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_USB_EXT_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="altpll_sys_locked_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="altpll_sys_locked_conduit_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_10m" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="10000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_10m_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk_currctrl_fifo" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_currctrl_fifo_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_currctrl_ram" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_currctrl_ram_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_parameter_ram_clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="clk_parameter_ram_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="clk_usb_ext_clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_usb_ext_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="cpu_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="clk" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="cpu_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="currctrl_sys_bridge" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="currctrl_sys_bridge_acknowledge"
       direction="input"
       role="acknowledge"
       width="1" />
   <port name="currctrl_sys_bridge_irq" direction="input" role="irq" width="1" />
   <port
       name="currctrl_sys_bridge_address"
       direction="output"
       role="address"
       width="7" />
   <port
       name="currctrl_sys_bridge_bus_enable"
       direction="output"
       role="bus_enable"
       width="1" />
   <port
       name="currctrl_sys_bridge_byte_enable"
       direction="output"
       role="byte_enable"
       width="4" />
   <port name="currctrl_sys_bridge_rw" direction="output" role="rw" width="1" />
   <port
       name="currctrl_sys_bridge_write_data"
       direction="output"
       role="write_data"
       width="32" />
   <port
       name="currctrl_sys_bridge_read_data"
       direction="input"
       role="read_data"
       width="32" />
  </interface>
  <interface name="currctrl_sys_currctrl_gpio_ext" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="currctrl_sys_currctrl_gpio_ext_in_port"
       direction="input"
       role="in_port"
       width="32" />
   <port
       name="currctrl_sys_currctrl_gpio_ext_out_port"
       direction="output"
       role="out_port"
       width="32" />
  </interface>
  <interface name="currctrl_sys_register_ram_s2" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="1" />
   <property name="addressSpan" value="1024" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_currctrl_fifo" />
   <property name="associatedReset" value="reset_currctrl_fifo" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="1024" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="currctrl_sys_register_ram_s2_address"
       direction="input"
       role="address"
       width="8" />
   <port
       name="currctrl_sys_register_ram_s2_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port
       name="currctrl_sys_register_ram_s2_clken"
       direction="input"
       role="clken"
       width="1" />
   <port
       name="currctrl_sys_register_ram_s2_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="currctrl_sys_register_ram_s2_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="currctrl_sys_register_ram_s2_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="currctrl_sys_register_ram_s2_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
  </interface>
  <interface name="parameter_sys_crc_init_bridge" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="parameter_sys_crc_init_bridge_acknowledge"
       direction="input"
       role="acknowledge"
       width="1" />
   <port
       name="parameter_sys_crc_init_bridge_irq"
       direction="input"
       role="irq"
       width="1" />
   <port
       name="parameter_sys_crc_init_bridge_address"
       direction="output"
       role="address"
       width="8" />
   <port
       name="parameter_sys_crc_init_bridge_bus_enable"
       direction="output"
       role="bus_enable"
       width="1" />
   <port
       name="parameter_sys_crc_init_bridge_byte_enable"
       direction="output"
       role="byte_enable"
       width="1" />
   <port
       name="parameter_sys_crc_init_bridge_rw"
       direction="output"
       role="rw"
       width="1" />
   <port
       name="parameter_sys_crc_init_bridge_write_data"
       direction="output"
       role="write_data"
       width="8" />
   <port
       name="parameter_sys_crc_init_bridge_read_data"
       direction="input"
       role="read_data"
       width="8" />
  </interface>
  <interface name="parameter_sys_parameter_gpio" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="parameter_sys_parameter_gpio_in_port"
       direction="input"
       role="in_port"
       width="1" />
   <port
       name="parameter_sys_parameter_gpio_out_port"
       direction="output"
       role="out_port"
       width="1" />
  </interface>
  <interface name="parameter_sys_parameter_rx_ram_s2" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="1" />
   <property name="addressSpan" value="4100" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_parameter_ram_clk" />
   <property name="associatedReset" value="reset_parameter_ram_clk" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="4100" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="parameter_sys_parameter_rx_ram_s2_address"
       direction="input"
       role="address"
       width="11" />
   <port
       name="parameter_sys_parameter_rx_ram_s2_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port
       name="parameter_sys_parameter_rx_ram_s2_clken"
       direction="input"
       role="clken"
       width="1" />
   <port
       name="parameter_sys_parameter_rx_ram_s2_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="parameter_sys_parameter_rx_ram_s2_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="parameter_sys_parameter_rx_ram_s2_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="parameter_sys_parameter_rx_ram_s2_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
  </interface>
  <interface name="parameter_sys_parameter_tx_ram_s2" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="1" />
   <property name="addressSpan" value="4100" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_parameter_ram_clk" />
   <property name="associatedReset" value="reset_parameter_ram_clk" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="4100" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="parameter_sys_parameter_tx_ram_s2_address"
       direction="input"
       role="address"
       width="11" />
   <port
       name="parameter_sys_parameter_tx_ram_s2_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port
       name="parameter_sys_parameter_tx_ram_s2_clken"
       direction="input"
       role="clken"
       width="1" />
   <port
       name="parameter_sys_parameter_tx_ram_s2_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="parameter_sys_parameter_tx_ram_s2_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="parameter_sys_parameter_tx_ram_s2_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="parameter_sys_parameter_tx_ram_s2_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
  </interface>
  <interface name="parameter_sys_parameterlengthpage" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="parameter_sys_parameterlengthpage_export"
       direction="output"
       role="export"
       width="16" />
  </interface>
  <interface
     name="pheriphals_led_gpio_external_connection"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pheriphals_led_gpio_external_connection_in_port"
       direction="input"
       role="in_port"
       width="8" />
   <port
       name="pheriphals_led_gpio_external_connection_out_port"
       direction="output"
       role="out_port"
       width="8" />
  </interface>
  <interface
     name="pheriphals_tp_gpio_external_connection"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pheriphals_tp_gpio_external_connection_export"
       direction="output"
       role="export"
       width="8" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="reset_currctrl_fifo" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="reset_currctrl_fifo_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="reset_currctrl_ram" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="reset_currctrl_ram_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="reset_parameter_ram_clk" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="reset_parameter_ram_clk_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="reset_usb_ext_clk" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="reset_usb_ext_clk_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="usb_data_sys_usb_data_gpio" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="usb_data_sys_usb_data_gpio_in_port"
       direction="input"
       role="in_port"
       width="1" />
   <port
       name="usb_data_sys_usb_data_gpio_out_port"
       direction="output"
       role="out_port"
       width="1" />
  </interface>
  <interface name="usb_data_sys_usb_data_ram_s2" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="1" />
   <property name="addressSpan" value="4100" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_usb_ext_clk" />
   <property name="associatedReset" value="reset_usb_ext_clk" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="4100" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="true" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="usb_data_sys_usb_data_ram_s2_address"
       direction="input"
       role="address"
       width="11" />
   <port
       name="usb_data_sys_usb_data_ram_s2_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port
       name="usb_data_sys_usb_data_ram_s2_clken"
       direction="input"
       role="clken"
       width="1" />
   <port
       name="usb_data_sys_usb_data_ram_s2_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="usb_data_sys_usb_data_ram_s2_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="usb_data_sys_usb_data_ram_s2_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="usb_data_sys_usb_data_ram_s2_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="Mk8_InlineController_CPU:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_CURRCTRL_FIFO_CLOCK_DOMAIN=-1,AUTO_CLK_CURRCTRL_FIFO_CLOCK_RATE=-1,AUTO_CLK_CURRCTRL_FIFO_RESET_DOMAIN=-1,AUTO_CLK_CURRCTRL_RAM_CLOCK_DOMAIN=-1,AUTO_CLK_CURRCTRL_RAM_CLOCK_RATE=-1,AUTO_CLK_CURRCTRL_RAM_RESET_DOMAIN=-1,AUTO_CLK_PARAMETER_RAM_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_PARAMETER_RAM_CLK_CLOCK_RATE=-1,AUTO_CLK_PARAMETER_RAM_CLK_RESET_DOMAIN=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_CLK_USB_EXT_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_USB_EXT_CLK_CLOCK_RATE=-1,AUTO_CLK_USB_EXT_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1612535014,AUTO_UNIQUE_ID=(CurrCTRL_SYS:1.0:AUTO_CLK_CURRCTRL_SYS_FIFO_CLOCK_DOMAIN=3,AUTO_CLK_CURRCTRL_SYS_FIFO_CLOCK_RATE=0,AUTO_CLK_CURRCTRL_SYS_FIFO_RESET_DOMAIN=3,AUTO_CLK_CURRCTRL_SYS_RAM_CLOCK_DOMAIN=4,AUTO_CLK_CURRCTRL_SYS_RAM_CLOCK_RATE=0,AUTO_CLK_CURRCTRL_SYS_RAM_RESET_DOMAIN=4,AUTO_CLK_PHERIPAL_CLOCK_DOMAIN=1,AUTO_CLK_PHERIPAL_CLOCK_RATE=50000000,AUTO_CLK_PHERIPAL_RESET_DOMAIN=1,AUTO_CPU_CLK_CLOCK_DOMAIN=13,AUTO_CPU_CLK_CLOCK_RATE=75000000,AUTO_CPU_CLK_RESET_DOMAIN=13,AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1612535014,AUTO_UNIQUE_ID=Mk8_InlineController_CPU_CurrCTRL_SYS(altera_up_avalon_to_external_bus_bridge:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,addr_size=128,addr_size_multiplier=bytes,data_size=32)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=InOut,edgeType=FALLING,generateIRQ=false,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=32)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=8,derived_set_addr_width2=8,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=1024,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=75000000,resetSynchronousEdges=NONE)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_Data_Memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_Data_Memory.hex,derived_is_hardcopy=false,derived_set_addr_width=12,derived_set_addr_width2=12,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=9216,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(Pararameter_Comms_SYS:1.0:AUTO_CLK_EXT_RAM_CLOCK_DOMAIN=5,AUTO_CLK_EXT_RAM_CLOCK_RATE=0,AUTO_CLK_EXT_RAM_RESET_DOMAIN=5,AUTO_CPU_CLK_CLOCK_DOMAIN=13,AUTO_CPU_CLK_CLOCK_RATE=75000000,AUTO_CPU_CLK_RESET_DOMAIN=13,AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1612535014,AUTO_PHERIPHAL_CLK_CLOCK_DOMAIN=1,AUTO_PHERIPHAL_CLK_CLOCK_RATE=50000000,AUTO_PHERIPHAL_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Mk8_InlineController_CPU_Parameter_SYS(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=75000000,resetSynchronousEdges=NONE)(altera_up_avalon_to_external_bus_bridge:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,addr_size=256,addr_size_multiplier=bytes,data_size=8)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=true,derived_has_tri=false,derived_irq_type=EDGE,direction=InOut,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=1)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4100,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4100,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(subsystemA:1.0:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1612535014,AUTO_PHERIPHAL_CLK_CLOCK_DOMAIN=1,AUTO_PHERIPHAL_CLK_CLOCK_RATE=50000000,AUTO_PHERIPHAL_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Mk8_InlineController_CPU_Pheriphals(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=InOut,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=8)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:))(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_Program_Memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_Program_Memory.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/software/Temp_inlineCode/mem_init/Mk8_InlineController_CPU_Program_Memory.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(TimerSYS:1.0:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1612535014,AUTO_TIMER_CLK_CLOCK_DOMAIN=1,AUTO_TIMER_CLK_CLOCK_RATE=50000000,AUTO_TIMER_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Mk8_InlineController_CPU_TimerSYS(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(USB_Comms_SYS:1.0:AUTO_CLK_USB_EXT_CLK_CLOCK_DOMAIN=6,AUTO_CLK_USB_EXT_CLK_CLOCK_RATE=0,AUTO_CLK_USB_EXT_CLK_RESET_DOMAIN=6,AUTO_CPU_CLK_CLOCK_DOMAIN=13,AUTO_CPU_CLK_CLOCK_RATE=75000000,AUTO_CPU_CLK_RESET_DOMAIN=13,AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1612535014,AUTO_PHERIPHAL_CLK_CLOCK_DOMAIN=1,AUTO_PHERIPHAL_CLK_CLOCK_RATE=50000000,AUTO_PHERIPHAL_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Mk8_InlineController_CPU_USB_Data_SYS(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=75000000,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=true,derived_has_tri=false,derived_irq_type=EDGE,direction=InOut,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=1)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4100,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(altpll:18.1:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=2,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=3,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=5,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=1,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=4,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=5,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=1,CLK3_PHASE_SHIFT=0,CLK4_DIVIDE_BY=1,CLK4_DUTY_CYCLE=50,CLK4_MULTIPLY_BY=4,CLK4_PHASE_SHIFT=0,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 1 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 5 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 1 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 4 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 0 CT#INCLK0_INPUT_FREQUENCY 20000 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 4 CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 2 CT#CLK1_DIVIDE_BY 5 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 200.00000000 PT#OUTPUT_FREQ3 10.00000000 PT#OUTPUT_FREQ2 200.00000000 PT#OUTPUT_FREQ1 10.00000000 PT#OUTPUT_FREQ0 75.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 0.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#DIV_FACTOR4 1 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR1 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 200.000000 PT#EFF_OUTPUT_FREQ_VALUE3 10.000000 PT#EFF_OUTPUT_FREQ_VALUE2 200.000000 PT#EFF_OUTPUT_FREQ_VALUE1 10.000000 PT#EFF_OUTPUT_FREQ_VALUE0 75.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#STICKY_CLK4 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 0 PT#STICKY_CLK2 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1429701369227793.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=10000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_avalon_mm_clock_crossing_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=11,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=32,HDL_ADDR_WIDTH=11,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=4,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=11,USE_AUTO_ADDRESS_WIDTH=1)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 25,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 25,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=1,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=8192,MAX_STRIDE=1,MODE=0,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=1,STRIDE_ENABLE_DERIVED=1,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=256,ENHANCED_FEATURES=1,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=8192,MAX_STRIDE=1,MODE=0,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=1,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=25,AUTO_ADDRESS_WIDTH=25,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=14,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=1,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=25,AUTO_ADDRESS_WIDTH=25,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=14,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=1,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=13,AUTO_CLK_RESET_DOMAIN=13,AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=6176,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=26,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x2800&apos; end=&apos;0x2C00&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;altpll_sys.pll_slave&apos; start=&apos;0x2C40&apos; end=&apos;0x2C50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0x1020000&apos; end=&apos;0x1020020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0x1020020&apos; end=&apos;0x1020040&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_Register_RAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x2000400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_CRC_Init_Bridge.avalon_slave&apos; start=&apos;0x2000400&apos; end=&apos;0x2000500&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRLSYS_Bridge.avalon_slave&apos; start=&apos;0x2000500&apos; end=&apos;0x2000580&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_GPIO.s1&apos; start=&apos;0x2000580&apos; end=&apos;0x20005A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_TP_GPIO.s1&apos; start=&apos;0x20005A0&apos; end=&apos;0x20005C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_2.s1&apos; start=&apos;0x20005C0&apos; end=&apos;0x20005E0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_1.s1&apos; start=&apos;0x20005E0&apos; end=&apos;0x2000600&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_0.s1&apos; start=&apos;0x2000600&apos; end=&apos;0x2000620&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_GPIO.s1&apos; start=&apos;0x2000620&apos; end=&apos;0x2000640&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_LED_GPIO.s1&apos; start=&apos;0x2000640&apos; end=&apos;0x2000660&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_GPIO.s1&apos; start=&apos;0x2000660&apos; end=&apos;0x2000680&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_ParameterLengthPage.s1&apos; start=&apos;0x2000680&apos; end=&apos;0x2000690&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=Program_Memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=17,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=0,io_regionbase=262144,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=1,mul_shift_choice=1,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=Program_Memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=8,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=6176,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=26,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x2800&apos; end=&apos;0x2C00&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;altpll_sys.pll_slave&apos; start=&apos;0x2C40&apos; end=&apos;0x2C50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0x1020000&apos; end=&apos;0x1020020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0x1020020&apos; end=&apos;0x1020040&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_Register_RAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x2000400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_CRC_Init_Bridge.avalon_slave&apos; start=&apos;0x2000400&apos; end=&apos;0x2000500&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRLSYS_Bridge.avalon_slave&apos; start=&apos;0x2000500&apos; end=&apos;0x2000580&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_GPIO.s1&apos; start=&apos;0x2000580&apos; end=&apos;0x20005A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_TP_GPIO.s1&apos; start=&apos;0x20005A0&apos; end=&apos;0x20005C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_2.s1&apos; start=&apos;0x20005C0&apos; end=&apos;0x20005E0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_1.s1&apos; start=&apos;0x20005E0&apos; end=&apos;0x2000600&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_0.s1&apos; start=&apos;0x2000600&apos; end=&apos;0x2000620&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_GPIO.s1&apos; start=&apos;0x2000620&apos; end=&apos;0x2000640&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_LED_GPIO.s1&apos; start=&apos;0x2000640&apos; end=&apos;0x2000660&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_GPIO.s1&apos; start=&apos;0x2000660&apos; end=&apos;0x2000680&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_ParameterLengthPage.s1&apos; start=&apos;0x2000680&apos; end=&apos;0x2000690&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=Program_Memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=17,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=0,io_regionbase=262144,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=Program_Memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=8,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:))(altera_nios_custom_instr_floating_point_2:18.1:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_SPEEDGRADE=7,arithmetic_present=true,comparison_present=true,conversion_present=true,deviceFamily=MAX 10,root_present=false(altera_nios_custom_instr_floating_point_2_combi:18.1:arithmetic_present=1,comparison_present=1,deviceFamily=MAX 10)(altera_nios_custom_instr_floating_point_2_multi:18.1:arithmetic_present=1,conversion_present=1,deviceFamily=MAX 10,root_present=0))(altera_vic:18.1:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,DAISY_CHAIN_ENABLE=0,INTERRUPT_LATENCY_CYCLES=2,NUMBER_OF_INT_PORTS=10,OVERRIDE_INTERRUPT_LATENCY=false,RIL_WIDTH=4(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_vic_csr:18.1:AUTO_I1_INTERRUPTS_USED=0,DAISY_CHAIN_ENABLE=0,NUMBER_OF_INT_PORTS=10,RIL_WIDTH=4,RRS_WIDTH=6)(altera_vic_priority:18.1:DATA_WIDTH=19,NUMBER_OF_INT_PORTS=10,PRIORITY_LATENCY=3,PRIORITY_WIDTH=4)(altera_vic_vector:18.1:DAISY_CHAIN_ENABLE=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon:18.1:arbitrationPriority=1,baseAddress=0x01020000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x2800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x1800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x01020020,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x6000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0101c000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x2c40,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x02000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00010000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00018000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x1800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00010000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0400,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0660,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0640,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0620,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0680,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0600,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x05e0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x05c0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x05a0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0580,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x6000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0101c000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00018000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x6000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0101c000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00018000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(interrupt:18.1:irqNumber=8)(interrupt:18.1:irqNumber=1)(interrupt:18.1:irqNumber=9)(interrupt:18.1:irqNumber=3)(interrupt:18.1:irqNumber=7)(interrupt:18.1:irqNumber=6)(interrupt:18.1:irqNumber=2)(interrupt:18.1:irqNumber=4)(nios_custom_instruction:18.1:CIName=nios_custom_instr_floating_point_2_0,CINameUpgrade=,arbitrationPriority=1,baseAddress=224,opcodeExtensionUpgrade=-1)(nios_custom_instruction:18.1:CIName=nios_custom_instr_floating_point_2_0_1,CINameUpgrade=,arbitrationPriority=1,baseAddress=248,opcodeExtensionUpgrade=-1)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="Mk8_InlineController_CPU"
   kind="Mk8_InlineController_CPU"
   version="1.0"
   name="Mk8_InlineController_CPU">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1612535014" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CURRCTRL_RAM_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CURRCTRL_RAM_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_CLK_CURRCTRL_FIFO_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_USB_EXT_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_USB_EXT_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_PARAMETER_RAM_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CURRCTRL_RAM_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="AUTO_CLK_USB_EXT_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CURRCTRL_FIFO_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CURRCTRL_FIFO_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_PARAMETER_RAM_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_PARAMETER_RAM_CLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/Mk8_InlineController_CPU.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_CurrCTRL_SYS.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRLSYS_Bridge.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Data_Memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Data_Memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_CRC_Init_Bridge.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Pheriphals.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Pheriphals_LED_GPIO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Pheriphals_TP_GPIO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Program_Memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Program_Memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_TimerSYS.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_TimerSYS_timer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_USB_Data_SYS.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_altpll_sys.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_msgdma_0.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios_custom_instr_floating_point_2_0.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi_dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_vic_0.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_priority.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_compare2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_compare4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_vector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_customins_master_translator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_comb_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_customins_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_multi_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/ip/CurrCTRL_SYS.qsys" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/bridges/altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/ip/Pararameter_Comms_SYS.qsys" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/bridges/altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/ip/subsystemA.qsys" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/ip/TimerSYS.qsys" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/ip/USB_Comms_SYS.qsys" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2/fpoint2_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/top/altera_vic_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/csr/altera_vic_csr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/priority/altera_vic_priority_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/vector/altera_vic_vector_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 0 starting:Mk8_InlineController_CPU "Mk8_InlineController_CPU"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>10</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>25</b> modules, <b>88</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2.data_master and nios2_gen2_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0.mm_read and msgdma_0_mm_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0.mm_write and msgdma_0_mm_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2.instruction_master and nios2_gen2_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_csr_translator.avalon_anti_slave_0 and msgdma_0.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces vic_0_csr_access_translator.avalon_anti_slave_0 and vic_0.csr_access</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_debug_mem_slave_translator.avalon_anti_slave_0 and nios2_gen2.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_descriptor_slave_translator.avalon_anti_slave_0 and msgdma_0.descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Parameter_SYS_parameter_rx_ram_s1_translator.avalon_anti_slave_0 and Parameter_SYS.parameter_rx_ram_s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Parameter_SYS_parameter_tx_ram_s1_translator.avalon_anti_slave_0 and Parameter_SYS.parameter_tx_ram_s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces altpll_sys_pll_slave_translator.avalon_anti_slave_0 and altpll_sys.pll_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_1_s0_translator.avalon_anti_slave_0 and mm_clock_crossing_bridge_1.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Program_Memory_s1_translator.avalon_anti_slave_0 and Program_Memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Data_Memory_s1_translator.avalon_anti_slave_0 and Data_Memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces USB_Data_SYS_usb_rx_ram_s1_translator.avalon_anti_slave_0 and USB_Data_SYS.usb_rx_ram_s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>53</b> modules, <b>237</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>68</b> modules, <b>285</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>70</b> modules, <b>294</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>99</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>101</b> modules, <b>375</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>103</b> modules, <b>387</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>103</b> modules, <b>389</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>109</b> modules, <b>499</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>85</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>7</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_1.m0 and mm_clock_crossing_bridge_1_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_anti_slave_0 and Parameter_SYS.crc_init_bridge_avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_anti_slave_0 and CurrCTRL_SYS.currctrl_gpio_s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_anti_slave_0 and CurrCTRL_SYS.currctrl_register_ram_s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_anti_slave_0 and CurrCTRL_SYS.currctrlsys_bridge_avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pheriphals_led_gpio_s1_translator.avalon_anti_slave_0 and Pheriphals.led_gpio_s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Parameter_SYS_parameter_gpio_s1_translator.avalon_anti_slave_0 and Parameter_SYS.parameter_gpio_s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Parameter_SYS_parameterlengthpage_s1_translator.avalon_anti_slave_0 and Parameter_SYS.parameterlengthpage_s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces TimerSYS_timer_0_s1_translator.avalon_anti_slave_0 and TimerSYS.timer_0_s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces TimerSYS_timer_1_s1_translator.avalon_anti_slave_0 and TimerSYS.timer_1_s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces TimerSYS_timer_2_s1_translator.avalon_anti_slave_0 and TimerSYS.timer_2_s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Pheriphals_tp_gpio_s1_translator.avalon_anti_slave_0 and Pheriphals.tp_gpio_s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces USB_Data_SYS_usb_gpio_s1_translator.avalon_anti_slave_0 and USB_Data_SYS.usb_gpio_s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>46</b> modules, <b>202</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>59</b> modules, <b>241</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>60</b> modules, <b>245</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>61</b> modules, <b>248</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>86</b> modules, <b>298</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>88</b> modules, <b>304</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>88</b> modules, <b>305</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>91</b> modules, <b>395</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>23</b> modules, <b>89</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>23</b> modules, <b>89</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>24</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_sync_transform"><![CDATA[After transform: <b>31</b> modules, <b>127</b> connections]]></message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>36</b> modules, <b>148</b> connections]]></message>
   <message level="Warning" culprit="Mk8_InlineController_CPU">"No matching role found for nios2_gen2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"</message>
   <message level="Warning" culprit="Mk8_InlineController_CPU">"No matching role found for nios2_gen2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"</message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>CurrCTRL_SYS</b> "<b>submodules/Mk8_InlineController_CPU_CurrCTRL_SYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Mk8_InlineController_CPU_Data_Memory</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>Pararameter_Comms_SYS</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>subsystemA</b> "<b>submodules/Mk8_InlineController_CPU_Pheriphals</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Mk8_InlineController_CPU_Program_Memory</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>TimerSYS</b> "<b>submodules/Mk8_InlineController_CPU_TimerSYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>USB_Comms_SYS</b> "<b>submodules/Mk8_InlineController_CPU_USB_Data_SYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altpll</b> "<b>submodules/Mk8_InlineController_CPU_altpll_sys</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_msgdma</b> "<b>submodules/Mk8_InlineController_CPU_msgdma_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/Mk8_InlineController_CPU_nios2_gen2</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_nios_custom_instr_floating_point_2</b> "<b>submodules/Mk8_InlineController_CPU_nios_custom_instr_floating_point_2_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_vic</b> "<b>submodules/Mk8_InlineController_CPU_vic_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_customins_master_translator</b> "<b>submodules/altera_customins_master_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_customins_xconnect</b> "<b>submodules/Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_comb_xconnect</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_customins_slave_translator</b> "<b>submodules/altera_customins_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_customins_xconnect</b> "<b>submodules/Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_multi_xconnect</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_customins_slave_translator</b> "<b>submodules/altera_customins_slave_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/Mk8_InlineController_CPU_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU"><![CDATA["<b>Mk8_InlineController_CPU</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 30 starting:CurrCTRL_SYS "submodules/Mk8_InlineController_CPU_CurrCTRL_SYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>15</b> connections]]></message>
   <message level="Debug" culprit="CurrCTRL_SYS"><![CDATA["<b>CurrCTRL_SYS</b>" reuses <b>altera_up_avalon_to_external_bus_bridge</b> "<b>submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRLSYS_Bridge</b>"]]></message>
   <message level="Debug" culprit="CurrCTRL_SYS"><![CDATA["<b>CurrCTRL_SYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO</b>"]]></message>
   <message level="Debug" culprit="CurrCTRL_SYS"><![CDATA["<b>CurrCTRL_SYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM</b>"]]></message>
   <message level="Debug" culprit="CurrCTRL_SYS"><![CDATA["<b>CurrCTRL_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="CurrCTRL_SYS"><![CDATA["<b>CurrCTRL_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="CurrCTRL_SYS"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>CurrCTRL_SYS</b> "<b>CurrCTRL_SYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 230 starting:altera_up_avalon_to_external_bus_bridge "submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRLSYS_Bridge"</message>
   <message level="Info" culprit="CurrCTRLSYS_Bridge">Starting Generation of Avalon to External Bus Bridge</message>
   <message level="Info" culprit="CurrCTRLSYS_Bridge"><![CDATA["<b>CurrCTRL_SYS</b>" instantiated <b>altera_up_avalon_to_external_bus_bridge</b> "<b>CurrCTRLSYS_Bridge</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 229 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO"</message>
   <message level="Info" culprit="CurrCTRL_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO'</message>
   <message level="Info" culprit="CurrCTRL_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0015_CurrCTRL_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0015_CurrCTRL_GPIO_gen//Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="CurrCTRL_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO'</message>
   <message level="Info" culprit="CurrCTRL_GPIO"><![CDATA["<b>CurrCTRL_SYS</b>" instantiated <b>altera_avalon_pio</b> "<b>CurrCTRL_GPIO</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 228 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM"</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM'</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0016_CurrCTRL_Register_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0016_CurrCTRL_Register_RAM_gen//Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM'</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM"><![CDATA["<b>CurrCTRL_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>CurrCTRL_Register_RAM</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 34 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_Data_Memory"</message>
   <message level="Info" culprit="Data_Memory">Starting RTL generation for module 'Mk8_InlineController_CPU_Data_Memory'</message>
   <message level="Info" culprit="Data_Memory">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_Data_Memory --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0002_Data_Memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0002_Data_Memory_gen//Mk8_InlineController_CPU_Data_Memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Data_Memory">Done RTL generation for module 'Mk8_InlineController_CPU_Data_Memory'</message>
   <message level="Info" culprit="Data_Memory"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Data_Memory</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 33 starting:Pararameter_Comms_SYS "submodules/Mk8_InlineController_CPU_Parameter_SYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_up_avalon_to_external_bus_bridge</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_CRC_Init_Bridge</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Parameter_SYS"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>Pararameter_Comms_SYS</b> "<b>Parameter_SYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 225 starting:altera_up_avalon_to_external_bus_bridge "submodules/Mk8_InlineController_CPU_Parameter_SYS_CRC_Init_Bridge"</message>
   <message level="Info" culprit="CRC_Init_Bridge">Starting Generation of Avalon to External Bus Bridge</message>
   <message level="Info" culprit="CRC_Init_Bridge"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_up_avalon_to_external_bus_bridge</b> "<b>CRC_Init_Bridge</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 224 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage"</message>
   <message level="Info" culprit="ParameterLengthPage">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage'</message>
   <message level="Info" culprit="ParameterLengthPage">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0018_ParameterLengthPage_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0018_ParameterLengthPage_gen//Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ParameterLengthPage">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage'</message>
   <message level="Info" culprit="ParameterLengthPage"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_pio</b> "<b>ParameterLengthPage</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 223 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO"</message>
   <message level="Info" culprit="Parameter_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO'</message>
   <message level="Info" culprit="Parameter_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0019_Parameter_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0019_Parameter_GPIO_gen//Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Parameter_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO'</message>
   <message level="Info" culprit="Parameter_GPIO"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_pio</b> "<b>Parameter_GPIO</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 222 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM"</message>
   <message level="Info" culprit="Parameter_RX_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM'</message>
   <message level="Info" culprit="Parameter_RX_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0020_Parameter_RX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0020_Parameter_RX_RAM_gen//Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Parameter_RX_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM'</message>
   <message level="Info" culprit="Parameter_RX_RAM"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Parameter_RX_RAM</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 221 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM"</message>
   <message level="Info" culprit="Parameter_TX_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM'</message>
   <message level="Info" culprit="Parameter_TX_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0021_Parameter_TX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0021_Parameter_TX_RAM_gen//Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Parameter_TX_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM'</message>
   <message level="Info" culprit="Parameter_TX_RAM"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Parameter_TX_RAM</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 40 starting:subsystemA "submodules/Mk8_InlineController_CPU_Pheriphals"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug" culprit="Pheriphals"><![CDATA["<b>Pheriphals</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_Pheriphals_LED_GPIO</b>"]]></message>
   <message level="Debug" culprit="Pheriphals"><![CDATA["<b>Pheriphals</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_Pheriphals_TP_GPIO</b>"]]></message>
   <message level="Debug" culprit="Pheriphals"><![CDATA["<b>Pheriphals</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Pheriphals"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>subsystemA</b> "<b>Pheriphals</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 217 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Pheriphals_LED_GPIO"</message>
   <message level="Info" culprit="LED_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_LED_GPIO'</message>
   <message level="Info" culprit="LED_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Pheriphals_LED_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0022_LED_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0022_LED_GPIO_gen//Mk8_InlineController_CPU_Pheriphals_LED_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LED_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_LED_GPIO'</message>
   <message level="Info" culprit="LED_GPIO"><![CDATA["<b>Pheriphals</b>" instantiated <b>altera_avalon_pio</b> "<b>LED_GPIO</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 216 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Pheriphals_TP_GPIO"</message>
   <message level="Info" culprit="TP_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_TP_GPIO'</message>
   <message level="Info" culprit="TP_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Pheriphals_TP_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0023_TP_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0023_TP_GPIO_gen//Mk8_InlineController_CPU_Pheriphals_TP_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="TP_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_TP_GPIO'</message>
   <message level="Info" culprit="TP_GPIO"><![CDATA["<b>Pheriphals</b>" instantiated <b>altera_avalon_pio</b> "<b>TP_GPIO</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 42 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_Program_Memory"</message>
   <message level="Info" culprit="Program_Memory">Starting RTL generation for module 'Mk8_InlineController_CPU_Program_Memory'</message>
   <message level="Info" culprit="Program_Memory">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_Program_Memory --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0003_Program_Memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0003_Program_Memory_gen//Mk8_InlineController_CPU_Program_Memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Program_Memory">Done RTL generation for module 'Mk8_InlineController_CPU_Program_Memory'</message>
   <message level="Info" culprit="Program_Memory"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Program_Memory</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 41 starting:TimerSYS "submodules/Mk8_InlineController_CPU_TimerSYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug" culprit="TimerSYS"><![CDATA["<b>TimerSYS</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Mk8_InlineController_CPU_TimerSYS_timer_0</b>"]]></message>
   <message level="Debug" culprit="TimerSYS"><![CDATA["<b>TimerSYS</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Mk8_InlineController_CPU_TimerSYS_timer_0</b>"]]></message>
   <message level="Debug" culprit="TimerSYS"><![CDATA["<b>TimerSYS</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Mk8_InlineController_CPU_TimerSYS_timer_0</b>"]]></message>
   <message level="Debug" culprit="TimerSYS"><![CDATA["<b>TimerSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="TimerSYS"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>TimerSYS</b> "<b>TimerSYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 214 starting:altera_avalon_timer "submodules/Mk8_InlineController_CPU_TimerSYS_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'Mk8_InlineController_CPU_TimerSYS_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Mk8_InlineController_CPU_TimerSYS_timer_0 --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0024_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0024_timer_0_gen//Mk8_InlineController_CPU_TimerSYS_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'Mk8_InlineController_CPU_TimerSYS_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>TimerSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 44 starting:USB_Comms_SYS "submodules/Mk8_InlineController_CPU_USB_Data_SYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>12</b> connections]]></message>
   <message level="Debug" culprit="USB_Data_SYS"><![CDATA["<b>USB_Data_SYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO</b>"]]></message>
   <message level="Debug" culprit="USB_Data_SYS"><![CDATA["<b>USB_Data_SYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM</b>"]]></message>
   <message level="Debug" culprit="USB_Data_SYS"><![CDATA["<b>USB_Data_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="USB_Data_SYS"><![CDATA["<b>USB_Data_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="USB_Data_SYS"><![CDATA["<b>USB_Data_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="USB_Data_SYS"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>USB_Comms_SYS</b> "<b>USB_Data_SYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 223 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO"</message>
   <message level="Info" culprit="Parameter_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO'</message>
   <message level="Info" culprit="Parameter_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0019_Parameter_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0019_Parameter_GPIO_gen//Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Parameter_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO'</message>
   <message level="Info" culprit="Parameter_GPIO"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_pio</b> "<b>Parameter_GPIO</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 209 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM"</message>
   <message level="Info" culprit="USB_RX_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM'</message>
   <message level="Info" culprit="USB_RX_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0025_USB_RX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0025_USB_RX_RAM_gen//Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="USB_RX_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM'</message>
   <message level="Info" culprit="USB_RX_RAM"><![CDATA["<b>USB_Data_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>USB_RX_RAM</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 48 starting:altpll "submodules/Mk8_InlineController_CPU_altpll_sys"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0004_sopcgen/Mk8_InlineController_CPU_altpll_sys.v --source=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0004_sopcgen/Mk8_InlineController_CPU_altpll_sys.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0005_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.920s</message>
   <message level="Info" culprit="altpll_sys"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altpll</b> "<b>altpll_sys</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 47 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_1"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_1</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 46 starting:altera_msgdma "submodules/Mk8_InlineController_CPU_msgdma_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_0"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 205 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 204 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 203 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 48 starting:altera_nios2_gen2 "submodules/Mk8_InlineController_CPU_nios2_gen2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_gen2"><![CDATA["<b>nios2_gen2</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/Mk8_InlineController_CPU_nios2_gen2_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_gen2"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_gen2</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 202 starting:altera_nios2_gen2_unit "submodules/Mk8_InlineController_CPU_nios2_gen2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'Mk8_InlineController_CPU_nios2_gen2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Mk8_InlineController_CPU_nios2_gen2_cpu --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0029_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0029_cpu_gen//Mk8_InlineController_CPU_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:56 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:56 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:57 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:57 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:59 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:24:01 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:24:02 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:24:03 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'Mk8_InlineController_CPU_nios2_gen2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 48 starting:altera_nios_custom_instr_floating_point_2 "submodules/Mk8_InlineController_CPU_nios_custom_instr_floating_point_2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>submodules/fpoint2_combi</b>"]]></message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>submodules/fpoint2_multi</b>"]]></message>
   <message level="Info" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_nios_custom_instr_floating_point_2</b> "<b>nios_custom_instr_floating_point_2_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 201 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 200 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 49 starting:altera_vic "submodules/Mk8_InlineController_CPU_vic_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_csr</b> "<b>submodules/altera_vic_csr</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_priority</b> "<b>submodules/altera_vic_priority</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_vector</b> "<b>submodules/altera_vic_vector</b>"]]></message>
   <message level="Info" culprit="vic_0"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_vic</b> "<b>vic_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 199 starting:altera_vic_csr "submodules/altera_vic_csr"</message>
   <message level="Info" culprit="vic_csr"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_csr</b> "<b>vic_csr</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 198 starting:altera_vic_priority "submodules/altera_vic_priority"</message>
   <message level="Info" culprit="vic_priority"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_priority</b> "<b>vic_priority</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 197 starting:altera_vic_vector "submodules/altera_vic_vector"</message>
   <message level="Info" culprit="vic_vector"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_vector</b> "<b>vic_vector</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 51 starting:altera_customins_master_translator "submodules/altera_customins_master_translator"</message>
   <message
       level="Info"
       culprit="nios2_gen2_custom_instruction_master_translator"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_customins_master_translator</b> "<b>nios2_gen2_custom_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 50 starting:altera_customins_xconnect "submodules/Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_comb_xconnect"</message>
   <message
       level="Info"
       culprit="nios2_gen2_custom_instruction_master_comb_xconnect"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_customins_xconnect</b> "<b>nios2_gen2_custom_instruction_master_comb_xconnect</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 49 starting:altera_customins_slave_translator "submodules/altera_customins_slave_translator"</message>
   <message
       level="Info"
       culprit="nios2_gen2_custom_instruction_master_comb_slave_translator0"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_customins_slave_translator</b> "<b>nios2_gen2_custom_instruction_master_comb_slave_translator0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 48 starting:altera_customins_xconnect "submodules/Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_multi_xconnect"</message>
   <message
       level="Info"
       culprit="nios2_gen2_custom_instruction_master_multi_xconnect"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_customins_xconnect</b> "<b>nios2_gen2_custom_instruction_master_multi_xconnect</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 46 starting:altera_mm_interconnect "submodules/Mk8_InlineController_CPU_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.023s/0.030s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.005s/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.006s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>110</b> modules, <b>373</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 196 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 192 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="msgdma_0_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>msgdma_0_csr_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 181 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 177 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="msgdma_0_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>msgdma_0_csr_agent</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 176 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="msgdma_0_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>msgdma_0_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 154 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 153 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 151 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 150 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 148 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 147 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 146 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 139 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="msgdma_0_mm_read_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>msgdma_0_mm_read_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 137 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 136 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 135 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 134 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 133 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 131 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 129 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 122 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 120 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 118 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 116 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 111 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 110 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 108 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 105 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 103 starting:altera_avalon_st_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 2 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 101 starting:altera_avalon_st_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 1 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 149 starting:altera_mm_interconnect "submodules/Mk8_InlineController_CPU_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.005s/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.003s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.003s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.006s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>96</b> modules, <b>318</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 196 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 192 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="msgdma_0_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>msgdma_0_csr_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 181 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 177 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="msgdma_0_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>msgdma_0_csr_agent</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 176 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="msgdma_0_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>msgdma_0_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 56 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 55 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 54 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 139 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="msgdma_0_mm_read_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>msgdma_0_mm_read_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 42 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 41 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 40 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 28 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 16 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 13 starting:altera_avalon_st_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 0 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 103 starting:altera_avalon_st_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 2 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 241 starting:altera_irq_mapper "submodules/Mk8_InlineController_CPU_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 240 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="CurrCTRL_SYS:1.0:AUTO_CLK_CURRCTRL_SYS_FIFO_CLOCK_DOMAIN=3,AUTO_CLK_CURRCTRL_SYS_FIFO_CLOCK_RATE=0,AUTO_CLK_CURRCTRL_SYS_FIFO_RESET_DOMAIN=3,AUTO_CLK_CURRCTRL_SYS_RAM_CLOCK_DOMAIN=4,AUTO_CLK_CURRCTRL_SYS_RAM_CLOCK_RATE=0,AUTO_CLK_CURRCTRL_SYS_RAM_RESET_DOMAIN=4,AUTO_CLK_PHERIPAL_CLOCK_DOMAIN=1,AUTO_CLK_PHERIPAL_CLOCK_RATE=50000000,AUTO_CLK_PHERIPAL_RESET_DOMAIN=1,AUTO_CPU_CLK_CLOCK_DOMAIN=13,AUTO_CPU_CLK_CLOCK_RATE=75000000,AUTO_CPU_CLK_RESET_DOMAIN=13,AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1612535014,AUTO_UNIQUE_ID=Mk8_InlineController_CPU_CurrCTRL_SYS(altera_up_avalon_to_external_bus_bridge:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,addr_size=128,addr_size_multiplier=bytes,data_size=32)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=InOut,edgeType=FALLING,generateIRQ=false,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=32)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=8,derived_set_addr_width2=8,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=1024,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=75000000,resetSynchronousEdges=NONE)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:CurrCTRL_SYS"
   kind="CurrCTRL_SYS"
   version="1.0"
   name="Mk8_InlineController_CPU_CurrCTRL_SYS">
  <parameter name="AUTO_CLK_PHERIPAL_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CPU_CLK_CLOCK_DOMAIN" value="13" />
  <parameter name="AUTO_CPU_CLK_RESET_DOMAIN" value="13" />
  <parameter name="AUTO_CLK_CURRCTRL_SYS_FIFO_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_CLK_CURRCTRL_SYS_FIFO_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_GENERATION_ID" value="1612535014" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_UNIQUE_ID" value="Mk8_InlineController_CPU_CurrCTRL_SYS" />
  <parameter name="AUTO_CPU_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_CLK_PHERIPAL_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLK_CURRCTRL_SYS_FIFO_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="AUTO_CLK_CURRCTRL_SYS_RAM_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLK_CURRCTRL_SYS_RAM_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_CLK_CURRCTRL_SYS_RAM_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_CLK_PHERIPAL_RESET_DOMAIN" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_CurrCTRL_SYS.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRLSYS_Bridge.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/ip/CurrCTRL_SYS.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/bridges/altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Mk8_InlineController_CPU" as="CurrCTRL_SYS" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 30 starting:CurrCTRL_SYS "submodules/Mk8_InlineController_CPU_CurrCTRL_SYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>15</b> connections]]></message>
   <message level="Debug" culprit="CurrCTRL_SYS"><![CDATA["<b>CurrCTRL_SYS</b>" reuses <b>altera_up_avalon_to_external_bus_bridge</b> "<b>submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRLSYS_Bridge</b>"]]></message>
   <message level="Debug" culprit="CurrCTRL_SYS"><![CDATA["<b>CurrCTRL_SYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO</b>"]]></message>
   <message level="Debug" culprit="CurrCTRL_SYS"><![CDATA["<b>CurrCTRL_SYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM</b>"]]></message>
   <message level="Debug" culprit="CurrCTRL_SYS"><![CDATA["<b>CurrCTRL_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="CurrCTRL_SYS"><![CDATA["<b>CurrCTRL_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="CurrCTRL_SYS"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>CurrCTRL_SYS</b> "<b>CurrCTRL_SYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 230 starting:altera_up_avalon_to_external_bus_bridge "submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRLSYS_Bridge"</message>
   <message level="Info" culprit="CurrCTRLSYS_Bridge">Starting Generation of Avalon to External Bus Bridge</message>
   <message level="Info" culprit="CurrCTRLSYS_Bridge"><![CDATA["<b>CurrCTRL_SYS</b>" instantiated <b>altera_up_avalon_to_external_bus_bridge</b> "<b>CurrCTRLSYS_Bridge</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 229 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO"</message>
   <message level="Info" culprit="CurrCTRL_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO'</message>
   <message level="Info" culprit="CurrCTRL_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0015_CurrCTRL_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0015_CurrCTRL_GPIO_gen//Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="CurrCTRL_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO'</message>
   <message level="Info" culprit="CurrCTRL_GPIO"><![CDATA["<b>CurrCTRL_SYS</b>" instantiated <b>altera_avalon_pio</b> "<b>CurrCTRL_GPIO</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 228 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM"</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM'</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0016_CurrCTRL_Register_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0016_CurrCTRL_Register_RAM_gen//Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM'</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM"><![CDATA["<b>CurrCTRL_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>CurrCTRL_Register_RAM</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_Data_Memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_Data_Memory.hex,derived_is_hardcopy=false,derived_set_addr_width=12,derived_set_addr_width2=12,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=9216,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="Mk8_InlineController_CPU:.:Data_Memory"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="Mk8_InlineController_CPU_Data_Memory">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="Mk8_InlineController_CPU_Data_Memory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="12" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="12" />
  <parameter
     name="derived_init_file_name"
     value="Mk8_InlineController_CPU_Data_Memory.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="9216" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Data_Memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Data_Memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU" as="Data_Memory" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 34 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_Data_Memory"</message>
   <message level="Info" culprit="Data_Memory">Starting RTL generation for module 'Mk8_InlineController_CPU_Data_Memory'</message>
   <message level="Info" culprit="Data_Memory">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_Data_Memory --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0002_Data_Memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0002_Data_Memory_gen//Mk8_InlineController_CPU_Data_Memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Data_Memory">Done RTL generation for module 'Mk8_InlineController_CPU_Data_Memory'</message>
   <message level="Info" culprit="Data_Memory"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Data_Memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Pararameter_Comms_SYS:1.0:AUTO_CLK_EXT_RAM_CLOCK_DOMAIN=5,AUTO_CLK_EXT_RAM_CLOCK_RATE=0,AUTO_CLK_EXT_RAM_RESET_DOMAIN=5,AUTO_CPU_CLK_CLOCK_DOMAIN=13,AUTO_CPU_CLK_CLOCK_RATE=75000000,AUTO_CPU_CLK_RESET_DOMAIN=13,AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1612535014,AUTO_PHERIPHAL_CLK_CLOCK_DOMAIN=1,AUTO_PHERIPHAL_CLK_CLOCK_RATE=50000000,AUTO_PHERIPHAL_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Mk8_InlineController_CPU_Parameter_SYS(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=75000000,resetSynchronousEdges=NONE)(altera_up_avalon_to_external_bus_bridge:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,addr_size=256,addr_size_multiplier=bytes,data_size=8)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=true,derived_has_tri=false,derived_irq_type=EDGE,direction=InOut,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=1)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4100,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4100,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:Parameter_SYS"
   kind="Pararameter_Comms_SYS"
   version="1.0"
   name="Mk8_InlineController_CPU_Parameter_SYS">
  <parameter name="AUTO_CPU_CLK_CLOCK_DOMAIN" value="13" />
  <parameter name="AUTO_CPU_CLK_RESET_DOMAIN" value="13" />
  <parameter name="AUTO_GENERATION_ID" value="1612535014" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_UNIQUE_ID" value="Mk8_InlineController_CPU_Parameter_SYS" />
  <parameter name="AUTO_CPU_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_PHERIPHAL_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PHERIPHAL_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="AUTO_CLK_EXT_RAM_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLK_EXT_RAM_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_CLK_EXT_RAM_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_PHERIPHAL_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_CRC_Init_Bridge.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/ip/Pararameter_Comms_SYS.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/bridges/altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Mk8_InlineController_CPU" as="Parameter_SYS" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 33 starting:Pararameter_Comms_SYS "submodules/Mk8_InlineController_CPU_Parameter_SYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_up_avalon_to_external_bus_bridge</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_CRC_Init_Bridge</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="Parameter_SYS"><![CDATA["<b>Parameter_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Parameter_SYS"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>Pararameter_Comms_SYS</b> "<b>Parameter_SYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 225 starting:altera_up_avalon_to_external_bus_bridge "submodules/Mk8_InlineController_CPU_Parameter_SYS_CRC_Init_Bridge"</message>
   <message level="Info" culprit="CRC_Init_Bridge">Starting Generation of Avalon to External Bus Bridge</message>
   <message level="Info" culprit="CRC_Init_Bridge"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_up_avalon_to_external_bus_bridge</b> "<b>CRC_Init_Bridge</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 224 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage"</message>
   <message level="Info" culprit="ParameterLengthPage">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage'</message>
   <message level="Info" culprit="ParameterLengthPage">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0018_ParameterLengthPage_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0018_ParameterLengthPage_gen//Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ParameterLengthPage">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage'</message>
   <message level="Info" culprit="ParameterLengthPage"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_pio</b> "<b>ParameterLengthPage</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 223 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO"</message>
   <message level="Info" culprit="Parameter_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO'</message>
   <message level="Info" culprit="Parameter_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0019_Parameter_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0019_Parameter_GPIO_gen//Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Parameter_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO'</message>
   <message level="Info" culprit="Parameter_GPIO"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_pio</b> "<b>Parameter_GPIO</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 222 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM"</message>
   <message level="Info" culprit="Parameter_RX_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM'</message>
   <message level="Info" culprit="Parameter_RX_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0020_Parameter_RX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0020_Parameter_RX_RAM_gen//Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Parameter_RX_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM'</message>
   <message level="Info" culprit="Parameter_RX_RAM"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Parameter_RX_RAM</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 221 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM"</message>
   <message level="Info" culprit="Parameter_TX_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM'</message>
   <message level="Info" culprit="Parameter_TX_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0021_Parameter_TX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0021_Parameter_TX_RAM_gen//Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Parameter_TX_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM'</message>
   <message level="Info" culprit="Parameter_TX_RAM"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Parameter_TX_RAM</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="subsystemA:1.0:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1612535014,AUTO_PHERIPHAL_CLK_CLOCK_DOMAIN=1,AUTO_PHERIPHAL_CLK_CLOCK_RATE=50000000,AUTO_PHERIPHAL_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Mk8_InlineController_CPU_Pheriphals(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=InOut,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=8)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:Pheriphals"
   kind="subsystemA"
   version="1.0"
   name="Mk8_InlineController_CPU_Pheriphals">
  <parameter name="AUTO_PHERIPHAL_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PHERIPHAL_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_GENERATION_ID" value="1612535014" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_UNIQUE_ID" value="Mk8_InlineController_CPU_Pheriphals" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_PHERIPHAL_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Pheriphals.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Pheriphals_LED_GPIO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Pheriphals_TP_GPIO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/ip/subsystemA.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Mk8_InlineController_CPU" as="Pheriphals" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 40 starting:subsystemA "submodules/Mk8_InlineController_CPU_Pheriphals"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug" culprit="Pheriphals"><![CDATA["<b>Pheriphals</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_Pheriphals_LED_GPIO</b>"]]></message>
   <message level="Debug" culprit="Pheriphals"><![CDATA["<b>Pheriphals</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_Pheriphals_TP_GPIO</b>"]]></message>
   <message level="Debug" culprit="Pheriphals"><![CDATA["<b>Pheriphals</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="Pheriphals"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>subsystemA</b> "<b>Pheriphals</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 217 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Pheriphals_LED_GPIO"</message>
   <message level="Info" culprit="LED_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_LED_GPIO'</message>
   <message level="Info" culprit="LED_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Pheriphals_LED_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0022_LED_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0022_LED_GPIO_gen//Mk8_InlineController_CPU_Pheriphals_LED_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LED_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_LED_GPIO'</message>
   <message level="Info" culprit="LED_GPIO"><![CDATA["<b>Pheriphals</b>" instantiated <b>altera_avalon_pio</b> "<b>LED_GPIO</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 216 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Pheriphals_TP_GPIO"</message>
   <message level="Info" culprit="TP_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_TP_GPIO'</message>
   <message level="Info" culprit="TP_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Pheriphals_TP_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0023_TP_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0023_TP_GPIO_gen//Mk8_InlineController_CPU_Pheriphals_TP_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="TP_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_TP_GPIO'</message>
   <message level="Info" culprit="TP_GPIO"><![CDATA["<b>Pheriphals</b>" instantiated <b>altera_avalon_pio</b> "<b>TP_GPIO</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_Program_Memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_Program_Memory.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/software/Temp_inlineCode/mem_init/Mk8_InlineController_CPU_Program_Memory.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="Mk8_InlineController_CPU:.:Program_Memory"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="Mk8_InlineController_CPU_Program_Memory">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="Mk8_InlineController_CPU_Program_Memory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="13" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="13" />
  <parameter
     name="derived_init_file_name"
     value="Mk8_InlineController_CPU_Program_Memory.hex" />
  <parameter
     name="initializationFileName"
     value="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/software/Temp_inlineCode/mem_init/Mk8_InlineController_CPU_Program_Memory.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Program_Memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Program_Memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU" as="Program_Memory" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 42 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_Program_Memory"</message>
   <message level="Info" culprit="Program_Memory">Starting RTL generation for module 'Mk8_InlineController_CPU_Program_Memory'</message>
   <message level="Info" culprit="Program_Memory">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_Program_Memory --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0003_Program_Memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0003_Program_Memory_gen//Mk8_InlineController_CPU_Program_Memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Program_Memory">Done RTL generation for module 'Mk8_InlineController_CPU_Program_Memory'</message>
   <message level="Info" culprit="Program_Memory"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Program_Memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="TimerSYS:1.0:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1612535014,AUTO_TIMER_CLK_CLOCK_DOMAIN=1,AUTO_TIMER_CLK_CLOCK_RATE=50000000,AUTO_TIMER_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Mk8_InlineController_CPU_TimerSYS(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:TimerSYS"
   kind="TimerSYS"
   version="1.0"
   name="Mk8_InlineController_CPU_TimerSYS">
  <parameter name="AUTO_GENERATION_ID" value="1612535014" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_TIMER_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_UNIQUE_ID" value="Mk8_InlineController_CPU_TimerSYS" />
  <parameter name="AUTO_TIMER_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_TIMER_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_TimerSYS.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_TimerSYS_timer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/ip/TimerSYS.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Mk8_InlineController_CPU" as="TimerSYS" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 41 starting:TimerSYS "submodules/Mk8_InlineController_CPU_TimerSYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug" culprit="TimerSYS"><![CDATA["<b>TimerSYS</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Mk8_InlineController_CPU_TimerSYS_timer_0</b>"]]></message>
   <message level="Debug" culprit="TimerSYS"><![CDATA["<b>TimerSYS</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Mk8_InlineController_CPU_TimerSYS_timer_0</b>"]]></message>
   <message level="Debug" culprit="TimerSYS"><![CDATA["<b>TimerSYS</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/Mk8_InlineController_CPU_TimerSYS_timer_0</b>"]]></message>
   <message level="Debug" culprit="TimerSYS"><![CDATA["<b>TimerSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="TimerSYS"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>TimerSYS</b> "<b>TimerSYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 214 starting:altera_avalon_timer "submodules/Mk8_InlineController_CPU_TimerSYS_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'Mk8_InlineController_CPU_TimerSYS_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Mk8_InlineController_CPU_TimerSYS_timer_0 --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0024_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0024_timer_0_gen//Mk8_InlineController_CPU_TimerSYS_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'Mk8_InlineController_CPU_TimerSYS_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>TimerSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="USB_Comms_SYS:1.0:AUTO_CLK_USB_EXT_CLK_CLOCK_DOMAIN=6,AUTO_CLK_USB_EXT_CLK_CLOCK_RATE=0,AUTO_CLK_USB_EXT_CLK_RESET_DOMAIN=6,AUTO_CPU_CLK_CLOCK_DOMAIN=13,AUTO_CPU_CLK_CLOCK_RATE=75000000,AUTO_CPU_CLK_RESET_DOMAIN=13,AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1612535014,AUTO_PHERIPHAL_CLK_CLOCK_DOMAIN=1,AUTO_PHERIPHAL_CLK_CLOCK_RATE=50000000,AUTO_PHERIPHAL_CLK_RESET_DOMAIN=1,AUTO_UNIQUE_ID=Mk8_InlineController_CPU_USB_Data_SYS(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=75000000,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=true,derived_has_tri=false,derived_irq_type=EDGE,direction=InOut,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=1)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4100,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:USB_Data_SYS"
   kind="USB_Comms_SYS"
   version="1.0"
   name="Mk8_InlineController_CPU_USB_Data_SYS">
  <parameter name="AUTO_CPU_CLK_CLOCK_DOMAIN" value="13" />
  <parameter name="AUTO_CPU_CLK_RESET_DOMAIN" value="13" />
  <parameter name="AUTO_GENERATION_ID" value="1612535014" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_UNIQUE_ID" value="Mk8_InlineController_CPU_USB_Data_SYS" />
  <parameter name="AUTO_CPU_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_CLK_USB_EXT_CLK_CLOCK_DOMAIN" value="6" />
  <parameter name="AUTO_CLK_USB_EXT_CLK_RESET_DOMAIN" value="6" />
  <parameter name="AUTO_PHERIPHAL_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_PHERIPHAL_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="AUTO_CLK_USB_EXT_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_PHERIPHAL_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_USB_Data_SYS.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/ip/USB_Comms_SYS.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Mk8_InlineController_CPU" as="USB_Data_SYS" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 44 starting:USB_Comms_SYS "submodules/Mk8_InlineController_CPU_USB_Data_SYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>12</b> connections]]></message>
   <message level="Debug" culprit="USB_Data_SYS"><![CDATA["<b>USB_Data_SYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO</b>"]]></message>
   <message level="Debug" culprit="USB_Data_SYS"><![CDATA["<b>USB_Data_SYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM</b>"]]></message>
   <message level="Debug" culprit="USB_Data_SYS"><![CDATA["<b>USB_Data_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="USB_Data_SYS"><![CDATA["<b>USB_Data_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="USB_Data_SYS"><![CDATA["<b>USB_Data_SYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="USB_Data_SYS"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>USB_Comms_SYS</b> "<b>USB_Data_SYS</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 223 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO"</message>
   <message level="Info" culprit="Parameter_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO'</message>
   <message level="Info" culprit="Parameter_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0019_Parameter_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0019_Parameter_GPIO_gen//Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Parameter_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO'</message>
   <message level="Info" culprit="Parameter_GPIO"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_pio</b> "<b>Parameter_GPIO</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 209 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM"</message>
   <message level="Info" culprit="USB_RX_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM'</message>
   <message level="Info" culprit="USB_RX_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0025_USB_RX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0025_USB_RX_RAM_gen//Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="USB_RX_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM'</message>
   <message level="Info" culprit="USB_RX_RAM"><![CDATA["<b>USB_Data_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>USB_RX_RAM</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:18.1:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=2,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=3,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=5,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=1,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=4,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=5,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=1,CLK3_PHASE_SHIFT=0,CLK4_DIVIDE_BY=1,CLK4_DUTY_CYCLE=50,CLK4_MULTIPLY_BY=4,CLK4_PHASE_SHIFT=0,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 1 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 5 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 1 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 4 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 0 CT#INCLK0_INPUT_FREQUENCY 20000 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 4 CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 2 CT#CLK1_DIVIDE_BY 5 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 200.00000000 PT#OUTPUT_FREQ3 10.00000000 PT#OUTPUT_FREQ2 200.00000000 PT#OUTPUT_FREQ1 10.00000000 PT#OUTPUT_FREQ0 75.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 0.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#DIV_FACTOR4 1 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR1 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 200.000000 PT#EFF_OUTPUT_FREQ_VALUE3 10.000000 PT#EFF_OUTPUT_FREQ_VALUE2 200.000000 PT#EFF_OUTPUT_FREQ_VALUE1 10.000000 PT#EFF_OUTPUT_FREQ_VALUE0 75.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#STICKY_CLK4 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 0 PT#STICKY_CLK2 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1429701369227793.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="Mk8_InlineController_CPU:.:altpll_sys"
   kind="altpll"
   version="18.1"
   name="Mk8_InlineController_CPU_altpll_sys">
  <parameter name="CLK3_PHASE_SHIFT" value="0" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="CLK4_PHASE_SHIFT" value="0" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="0" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="2" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="5" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="5" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="1" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 200.00000000 PT#OUTPUT_FREQ3 10.00000000 PT#OUTPUT_FREQ2 200.00000000 PT#OUTPUT_FREQ1 10.00000000 PT#OUTPUT_FREQ0 75.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 0.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#DIV_FACTOR4 1 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR1 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 200.000000 PT#EFF_OUTPUT_FREQ_VALUE3 10.000000 PT#EFF_OUTPUT_FREQ_VALUE2 200.000000 PT#EFF_OUTPUT_FREQ_VALUE1 10.000000 PT#EFF_OUTPUT_FREQ_VALUE0 75.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#STICKY_CLK4 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 0 PT#STICKY_CLK2 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1429701369227793.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="50" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="3" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="1" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="4" />
  <parameter name="CLK4_MULTIPLY_BY" value="4" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="50" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 1 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 3 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 5 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 1 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 4 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 0 CT#INCLK0_INPUT_FREQUENCY 20000 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 4 CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 2 CT#CLK1_DIVIDE_BY 5 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="1" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_altpll_sys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU" as="altpll_sys" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 48 starting:altpll "submodules/Mk8_InlineController_CPU_altpll_sys"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0004_sopcgen/Mk8_InlineController_CPU_altpll_sys.v --source=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0004_sopcgen/Mk8_InlineController_CPU_altpll_sys.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0005_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.920s</message>
   <message level="Info" culprit="altpll_sys"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altpll</b> "<b>altpll_sys</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_clock_crossing_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=11,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=32,HDL_ADDR_WIDTH=11,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=4,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=11,USE_AUTO_ADDRESS_WIDTH=1"
   instancePathKey="Mk8_InlineController_CPU:.:mm_clock_crossing_bridge_1"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   name="altera_avalon_mm_clock_crossing_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU"
     as="mm_clock_crossing_bridge_1" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 47 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_1"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 25,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 25,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=1,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=8192,MAX_STRIDE=1,MODE=0,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=1,STRIDE_ENABLE_DERIVED=1,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=256,ENHANCED_FEATURES=1,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=8192,MAX_STRIDE=1,MODE=0,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=1,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=25,AUTO_ADDRESS_WIDTH=25,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=14,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=1,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=25,AUTO_ADDRESS_WIDTH=25,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=14,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=1,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:msgdma_0"
   kind="altera_msgdma"
   version="18.1"
   name="Mk8_InlineController_CPU_msgdma_0">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="0" />
  <parameter name="STRIDE_ENABLE" value="1" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 25" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = 25" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="8192" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="DATA_FIFO_DEPTH" value="32" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="1" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_msgdma_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Mk8_InlineController_CPU" as="msgdma_0" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 46 starting:altera_msgdma "submodules/Mk8_InlineController_CPU_msgdma_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_0"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 205 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 204 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 203 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=13,AUTO_CLK_RESET_DOMAIN=13,AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=6176,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=26,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x2800&apos; end=&apos;0x2C00&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;altpll_sys.pll_slave&apos; start=&apos;0x2C40&apos; end=&apos;0x2C50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0x1020000&apos; end=&apos;0x1020020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0x1020020&apos; end=&apos;0x1020040&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_Register_RAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x2000400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_CRC_Init_Bridge.avalon_slave&apos; start=&apos;0x2000400&apos; end=&apos;0x2000500&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRLSYS_Bridge.avalon_slave&apos; start=&apos;0x2000500&apos; end=&apos;0x2000580&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_GPIO.s1&apos; start=&apos;0x2000580&apos; end=&apos;0x20005A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_TP_GPIO.s1&apos; start=&apos;0x20005A0&apos; end=&apos;0x20005C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_2.s1&apos; start=&apos;0x20005C0&apos; end=&apos;0x20005E0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_1.s1&apos; start=&apos;0x20005E0&apos; end=&apos;0x2000600&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_0.s1&apos; start=&apos;0x2000600&apos; end=&apos;0x2000620&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_GPIO.s1&apos; start=&apos;0x2000620&apos; end=&apos;0x2000640&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_LED_GPIO.s1&apos; start=&apos;0x2000640&apos; end=&apos;0x2000660&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_GPIO.s1&apos; start=&apos;0x2000660&apos; end=&apos;0x2000680&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_ParameterLengthPage.s1&apos; start=&apos;0x2000680&apos; end=&apos;0x2000690&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=Program_Memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=17,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=0,io_regionbase=262144,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=1,mul_shift_choice=1,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=Program_Memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=8,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=6176,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=26,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x2800&apos; end=&apos;0x2C00&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;altpll_sys.pll_slave&apos; start=&apos;0x2C40&apos; end=&apos;0x2C50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0x1020000&apos; end=&apos;0x1020020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0x1020020&apos; end=&apos;0x1020040&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_Register_RAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x2000400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_CRC_Init_Bridge.avalon_slave&apos; start=&apos;0x2000400&apos; end=&apos;0x2000500&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRLSYS_Bridge.avalon_slave&apos; start=&apos;0x2000500&apos; end=&apos;0x2000580&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_GPIO.s1&apos; start=&apos;0x2000580&apos; end=&apos;0x20005A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_TP_GPIO.s1&apos; start=&apos;0x20005A0&apos; end=&apos;0x20005C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_2.s1&apos; start=&apos;0x20005C0&apos; end=&apos;0x20005E0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_1.s1&apos; start=&apos;0x20005E0&apos; end=&apos;0x2000600&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_0.s1&apos; start=&apos;0x2000600&apos; end=&apos;0x2000620&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_GPIO.s1&apos; start=&apos;0x2000620&apos; end=&apos;0x2000640&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_LED_GPIO.s1&apos; start=&apos;0x2000640&apos; end=&apos;0x2000660&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_GPIO.s1&apos; start=&apos;0x2000660&apos; end=&apos;0x2000680&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_ParameterLengthPage.s1&apos; start=&apos;0x2000680&apos; end=&apos;0x2000690&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=Program_Memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=17,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=0,io_regionbase=262144,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=Program_Memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=8,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:nios2_gen2"
   kind="altera_nios2_gen2"
   version="18.1"
   name="Mk8_InlineController_CPU_nios2_gen2">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="65568" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x2800&apos; end=&apos;0x2C00&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;altpll_sys.pll_slave&apos; start=&apos;0x2C40&apos; end=&apos;0x2C50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0x1020000&apos; end=&apos;0x1020020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0x1020020&apos; end=&apos;0x1020040&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_Register_RAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x2000400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_CRC_Init_Bridge.avalon_slave&apos; start=&apos;0x2000400&apos; end=&apos;0x2000500&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRLSYS_Bridge.avalon_slave&apos; start=&apos;0x2000500&apos; end=&apos;0x2000580&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_GPIO.s1&apos; start=&apos;0x2000580&apos; end=&apos;0x20005A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_TP_GPIO.s1&apos; start=&apos;0x20005A0&apos; end=&apos;0x20005C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_2.s1&apos; start=&apos;0x20005C0&apos; end=&apos;0x20005E0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_1.s1&apos; start=&apos;0x20005E0&apos; end=&apos;0x2000600&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_0.s1&apos; start=&apos;0x2000600&apos; end=&apos;0x2000620&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_GPIO.s1&apos; start=&apos;0x2000620&apos; end=&apos;0x2000640&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_LED_GPIO.s1&apos; start=&apos;0x2000640&apos; end=&apos;0x2000660&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_GPIO.s1&apos; start=&apos;0x2000660&apos; end=&apos;0x2000680&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_ParameterLengthPage.s1&apos; start=&apos;0x2000680&apos; end=&apos;0x2000690&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="Program_Memory.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="26" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="17" />
  <parameter name="io_regionbase" value="262144" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="1" />
  <parameter name="clockFrequency" value="75000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="Program_Memory.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast64" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="nios2_gen2.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter
     name="customInstSlavesSystemInfo"
     value="&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="6176" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="65536" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="External" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="8" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="13" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="13" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="MAX 10" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Mk8_InlineController_CPU" as="nios2_gen2" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 48 starting:altera_nios2_gen2 "submodules/Mk8_InlineController_CPU_nios2_gen2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_gen2"><![CDATA["<b>nios2_gen2</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/Mk8_InlineController_CPU_nios2_gen2_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_gen2"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_gen2</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 202 starting:altera_nios2_gen2_unit "submodules/Mk8_InlineController_CPU_nios2_gen2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'Mk8_InlineController_CPU_nios2_gen2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Mk8_InlineController_CPU_nios2_gen2_cpu --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0029_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0029_cpu_gen//Mk8_InlineController_CPU_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:56 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:56 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:57 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:57 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:59 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:24:01 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:24:02 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:24:03 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'Mk8_InlineController_CPU_nios2_gen2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2:18.1:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_SPEEDGRADE=7,arithmetic_present=true,comparison_present=true,conversion_present=true,deviceFamily=MAX 10,root_present=false(altera_nios_custom_instr_floating_point_2_combi:18.1:arithmetic_present=1,comparison_present=1,deviceFamily=MAX 10)(altera_nios_custom_instr_floating_point_2_multi:18.1:arithmetic_present=1,conversion_present=1,deviceFamily=MAX 10,root_present=0)"
   instancePathKey="Mk8_InlineController_CPU:.:nios_custom_instr_floating_point_2_0"
   kind="altera_nios_custom_instr_floating_point_2"
   version="18.1"
   name="Mk8_InlineController_CPU_nios_custom_instr_floating_point_2_0">
  <parameter name="arithmetic_present" value="true" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="root_present" value="false" />
  <parameter name="comparison_present" value="true" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="conversion_present" value="true" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios_custom_instr_floating_point_2_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi_dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2/fpoint2_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Mk8_InlineController_CPU"
     as="nios_custom_instr_floating_point_2_0" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 48 starting:altera_nios_custom_instr_floating_point_2 "submodules/Mk8_InlineController_CPU_nios_custom_instr_floating_point_2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>submodules/fpoint2_combi</b>"]]></message>
   <message level="Debug" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>submodules/fpoint2_multi</b>"]]></message>
   <message level="Info" culprit="nios_custom_instr_floating_point_2_0"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_nios_custom_instr_floating_point_2</b> "<b>nios_custom_instr_floating_point_2_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 201 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 200 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic:18.1:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,DAISY_CHAIN_ENABLE=0,INTERRUPT_LATENCY_CYCLES=2,NUMBER_OF_INT_PORTS=10,OVERRIDE_INTERRUPT_LATENCY=false,RIL_WIDTH=4(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_vic_csr:18.1:AUTO_I1_INTERRUPTS_USED=0,DAISY_CHAIN_ENABLE=0,NUMBER_OF_INT_PORTS=10,RIL_WIDTH=4,RRS_WIDTH=6)(altera_vic_priority:18.1:DATA_WIDTH=19,NUMBER_OF_INT_PORTS=10,PRIORITY_LATENCY=3,PRIORITY_WIDTH=4)(altera_vic_vector:18.1:DAISY_CHAIN_ENABLE=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:vic_0"
   kind="altera_vic"
   version="18.1"
   name="Mk8_InlineController_CPU_vic_0">
  <parameter name="INTERRUPT_LATENCY_CYCLES" value="2" />
  <parameter name="OVERRIDE_INTERRUPT_LATENCY" value="false" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="NUMBER_OF_INT_PORTS" value="10" />
  <parameter name="DAISY_CHAIN_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="RIL_WIDTH" value="4" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_vic_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_priority.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_compare2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_compare4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_vector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/top/altera_vic_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/csr/altera_vic_csr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/priority/altera_vic_priority_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/vector/altera_vic_vector_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Mk8_InlineController_CPU" as="vic_0" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 49 starting:altera_vic "submodules/Mk8_InlineController_CPU_vic_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_csr</b> "<b>submodules/altera_vic_csr</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_priority</b> "<b>submodules/altera_vic_priority</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_vector</b> "<b>submodules/altera_vic_vector</b>"]]></message>
   <message level="Info" culprit="vic_0"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_vic</b> "<b>vic_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 199 starting:altera_vic_csr "submodules/altera_vic_csr"</message>
   <message level="Info" culprit="vic_csr"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_csr</b> "<b>vic_csr</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 198 starting:altera_vic_priority "submodules/altera_vic_priority"</message>
   <message level="Info" culprit="vic_priority"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_priority</b> "<b>vic_priority</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 197 starting:altera_vic_vector "submodules/altera_vic_vector"</message>
   <message level="Info" culprit="vic_vector"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_vector</b> "<b>vic_vector</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_master_translator:18.1:ENABLE_MULTICYCLE=1,SHARED_COMB_AND_MULTI=0,USE_DATAA=1,USE_DATAB=1,USE_DONE=1,USE_ESTATUS=1,USE_IPENDING=1,USE_MULTI_DATAA=1,USE_MULTI_DATAB=1,USE_MULTI_N=1,USE_MULTI_READRA=1,USE_MULTI_READRB=1,USE_MULTI_RESULT=1,USE_MULTI_WRITERC=1,USE_N=1,USE_READRA=1,USE_READRB=1,USE_START=1,USE_WRITERC=1"
   instancePathKey="Mk8_InlineController_CPU:.:nios2_gen2_custom_instruction_master_translator"
   kind="altera_customins_master_translator"
   version="18.1"
   name="altera_customins_master_translator">
  <parameter name="USE_WRITERC" value="1" />
  <parameter name="USE_DATAB" value="1" />
  <parameter name="USE_N" value="1" />
  <parameter name="USE_IPENDING" value="1" />
  <parameter name="USE_MULTI_WRITERC" value="1" />
  <parameter name="USE_MULTI_RESULT" value="1" />
  <parameter name="ENABLE_MULTICYCLE" value="1" />
  <parameter name="USE_ESTATUS" value="1" />
  <parameter name="USE_MULTI_N" value="1" />
  <parameter name="USE_MULTI_READRB" value="1" />
  <parameter name="USE_MULTI_READRA" value="1" />
  <parameter name="USE_READRB" value="1" />
  <parameter name="USE_READRA" value="1" />
  <parameter name="USE_START" value="1" />
  <parameter name="USE_DONE" value="1" />
  <parameter name="USE_MULTI_DATAA" value="1" />
  <parameter name="USE_MULTI_DATAB" value="1" />
  <parameter name="USE_DATAA" value="1" />
  <parameter name="SHARED_COMB_AND_MULTI" value="0" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_customins_master_translator.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU"
     as="nios2_gen2_custom_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 51 starting:altera_customins_master_translator "submodules/altera_customins_master_translator"</message>
   <message
       level="Info"
       culprit="nios2_gen2_custom_instruction_master_translator"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_customins_master_translator</b> "<b>nios2_gen2_custom_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_xconnect:18.1:ENABLE_MULTICYCLE=0,MASTER_INDEX=0,OPCODE_H=240,OPCODE_L=224"
   instancePathKey="Mk8_InlineController_CPU:.:nios2_gen2_custom_instruction_master_comb_xconnect"
   kind="altera_customins_xconnect"
   version="18.1"
   name="Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_comb_xconnect">
  <parameter name="OPCODE_L" value="224" />
  <parameter name="OPCODE_H" value="240" />
  <parameter name="MASTER_INDEX" value="0" />
  <parameter name="ENABLE_MULTICYCLE" value="0" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_comb_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU"
     as="nios2_gen2_custom_instruction_master_comb_xconnect" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 50 starting:altera_customins_xconnect "submodules/Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_comb_xconnect"</message>
   <message
       level="Info"
       culprit="nios2_gen2_custom_instruction_master_comb_xconnect"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_customins_xconnect</b> "<b>nios2_gen2_custom_instruction_master_comb_xconnect</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_slave_translator:18.1:ENABLE_MULTICYCLE=0,NUM_FIXED_CYCLES=0,N_WIDTH=4,USE_DATAA=1,USE_DATAB=1,USE_DONE=0,USE_ESTATUS=0,USE_IPENDING=0,USE_N=1,USE_READRA=0,USE_READRB=0,USE_RESET_REQUEST=0,USE_START=0,USE_WRITERC=0"
   instancePathKey="Mk8_InlineController_CPU:.:nios2_gen2_custom_instruction_master_comb_slave_translator0"
   kind="altera_customins_slave_translator"
   version="18.1"
   name="altera_customins_slave_translator">
  <parameter name="USE_WRITERC" value="0" />
  <parameter name="USE_DATAB" value="1" />
  <parameter name="USE_N" value="1" />
  <parameter name="USE_IPENDING" value="0" />
  <parameter name="NUM_FIXED_CYCLES" value="0" />
  <parameter name="USE_RESET_REQUEST" value="0" />
  <parameter name="ENABLE_MULTICYCLE" value="0" />
  <parameter name="USE_ESTATUS" value="0" />
  <parameter name="USE_READRB" value="0" />
  <parameter name="USE_READRA" value="0" />
  <parameter name="USE_START" value="0" />
  <parameter name="USE_DONE" value="0" />
  <parameter name="N_WIDTH" value="4" />
  <parameter name="USE_DATAA" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_customins_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU"
     as="nios2_gen2_custom_instruction_master_comb_slave_translator0,nios2_gen2_custom_instruction_master_multi_slave_translator0" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 49 starting:altera_customins_slave_translator "submodules/altera_customins_slave_translator"</message>
   <message
       level="Info"
       culprit="nios2_gen2_custom_instruction_master_comb_slave_translator0"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_customins_slave_translator</b> "<b>nios2_gen2_custom_instruction_master_comb_slave_translator0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_xconnect:18.1:ENABLE_MULTICYCLE=1,MASTER_INDEX=0,OPCODE_H=256,OPCODE_L=248"
   instancePathKey="Mk8_InlineController_CPU:.:nios2_gen2_custom_instruction_master_multi_xconnect"
   kind="altera_customins_xconnect"
   version="18.1"
   name="Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_multi_xconnect">
  <parameter name="OPCODE_L" value="248" />
  <parameter name="OPCODE_H" value="256" />
  <parameter name="MASTER_INDEX" value="0" />
  <parameter name="ENABLE_MULTICYCLE" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_multi_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU"
     as="nios2_gen2_custom_instruction_master_multi_xconnect" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 48 starting:altera_customins_xconnect "submodules/Mk8_InlineController_CPU_nios2_gen2_custom_instruction_master_multi_xconnect"</message>
   <message
       level="Info"
       culprit="nios2_gen2_custom_instruction_master_multi_xconnect"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_customins_xconnect</b> "<b>nios2_gen2_custom_instruction_master_multi_xconnect</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {nios2_gen2_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_data_master_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {nios2_gen2_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {SYNC_RESET} {0};add_instance {msgdma_0_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {SYNC_RESET} {0};add_instance {msgdma_0_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_mm_write_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {msgdma_0_mm_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {SYNC_RESET} {0};add_instance {msgdma_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {vic_0_csr_access_translator} {altera_merlin_slave_translator};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READLATENCY} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READ} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITE} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_LOCK} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Parameter_SYS_parameter_rx_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Parameter_SYS_parameter_tx_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {altpll_sys_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_1_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Program_Memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Program_Memory_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {Program_Memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Program_Memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Program_Memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Program_Memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Program_Memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Program_Memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Program_Memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Program_Memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Program_Memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Data_Memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Data_Memory_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {Data_Memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Data_Memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Data_Memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Data_Memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Data_Memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Data_Memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Data_Memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Data_Memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Data_Memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {USB_Data_SYS_usb_rx_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {nios2_gen2_data_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {nios2_gen2_data_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios2_gen2_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001020000&quot;
   end=&quot;0x00000000001020020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;vic_0_csr_access_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002800&quot;
   end=&quot;0x00000000000002c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001800&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001020020&quot;
   end=&quot;0x00000000001020040&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000006000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000101c000&quot;
   end=&quot;0x0000000000101e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;altpll_sys_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002c40&quot;
   end=&quot;0x00000000000002c50&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000002000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Program_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000018000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Data_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000018000&quot;
   end=&quot;0x0000000000001c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_gen2_data_master_agent} {ID} {2};set_instance_parameter_value {nios2_gen2_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_gen2_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_0_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_QOS_H} {85};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_QOS_L} {85};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {msgdma_0_mm_read_agent} {ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_mm_read_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Data_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000018000&quot;
   end=&quot;0x0000000000001c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000006000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000101c000&quot;
   end=&quot;0x0000000000101e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_0_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {ID} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {msgdma_0_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_0_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_QOS_H} {85};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_QOS_L} {85};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {msgdma_0_mm_write_agent} {ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_mm_write_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_mm_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000006000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000101c000&quot;
   end=&quot;0x0000000000101e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Data_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000018000&quot;
   end=&quot;0x0000000000001c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_0_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {msgdma_0_mm_write_agent} {ID} {1};set_instance_parameter_value {msgdma_0_mm_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {msgdma_0_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_0_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_0_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Program_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000018000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001800&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {ID} {3};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_csr_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_csr_agent} {ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_0_csr_agent} {ID} {7};set_instance_parameter_value {msgdma_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {vic_0_csr_access_agent} {altera_merlin_slave_agent};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_H} {31};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {vic_0_csr_access_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {vic_0_csr_access_agent} {ST_DATA_W} {107};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vic_0_csr_access_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {vic_0_csr_access_agent} {ID} {10};set_instance_parameter_value {vic_0_csr_access_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {ECC_ENABLE} {0};add_instance {vic_0_csr_access_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_gen2_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {ID} {9};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {358};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {356};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {355};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {354};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_H} {331};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_L} {329};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_LOCK} {318};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BEGIN_BURST} {336};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_H} {349};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_L} {347};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_H} {328};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_L} {326};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_H} {325};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_L} {320};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_H} {313};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {314};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_POSTED} {315};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_WRITE} {316};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_READ} {317};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_H} {341};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_L} {338};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_H} {345};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_L} {342};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_DATA_W} {359};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ID} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {360};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Parameter_SYS_parameter_rx_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {ID} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {ECC_ENABLE} {0};add_instance {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Parameter_SYS_parameter_tx_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {ID} {2};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {ECC_ENABLE} {0};add_instance {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_sys_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {altpll_sys_pll_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {altpll_sys_pll_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {altpll_sys_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_sys_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altpll_sys_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {altpll_sys_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {altpll_sys_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {altpll_sys_pll_slave_agent} {ID} {5};set_instance_parameter_value {altpll_sys_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {ECC_ENABLE} {0};add_instance {altpll_sys_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_sys_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_1_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ST_DATA_W} {107};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ID} {6};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Program_Memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Program_Memory_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {Program_Memory_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {Program_Memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Program_Memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Program_Memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Program_Memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Program_Memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Program_Memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Program_Memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Program_Memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Program_Memory_s1_agent} {ID} {3};set_instance_parameter_value {Program_Memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Program_Memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Program_Memory_s1_agent} {ECC_ENABLE} {0};add_instance {Program_Memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Data_Memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Data_Memory_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {Data_Memory_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {Data_Memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Data_Memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Data_Memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Data_Memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Data_Memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Data_Memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Data_Memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Data_Memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Data_Memory_s1_agent} {ID} {0};set_instance_parameter_value {Data_Memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Data_Memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Data_Memory_s1_agent} {ECC_ENABLE} {0};add_instance {Data_Memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {USB_Data_SYS_usb_rx_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {ID} {4};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {ECC_ENABLE} {0};add_instance {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {9 10 5 4 1 3 0 2 7 8 6 };set_instance_parameter_value {router} {CHANNEL_ID} {00000000100 00000000010 00001000000 10000000000 00000010000 00100000000 01000000000 00000100000 00000000001 00000001000 00010000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both write both };set_instance_parameter_value {router} {START_ADDRESS} {0x1800 0x2800 0x2c40 0x4000 0x6000 0x10000 0x18000 0x101c000 0x1020000 0x1020020 0x2000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000 0x2c00 0x2c50 0x6000 0x8000 0x18000 0x1c000 0x101e000 0x1020020 0x1020040 0x2000800 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {61};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router} {PKT_TRANS_READ} {65};set_instance_parameter_value {router} {ST_DATA_W} {107};set_instance_parameter_value {router} {ST_CHANNEL_W} {11};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {8};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 1 0 2 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1000 0001 0100 0010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x4000 0x6000 0x18000 0x101c000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x6000 0x8000 0x1c000 0x101e000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {61};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_001} {ST_DATA_W} {107};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {4 1 0 2 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1000 0001 0100 0010 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x4000 0x6000 0x18000 0x101c000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x6000 0x8000 0x1c000 0x101e000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {61};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_002} {ST_DATA_W} {107};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {9 3 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x1800 0x10000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x2000 0x18000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {61};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_003} {ST_DATA_W} {107};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {2 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {61};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_004} {ST_DATA_W} {107};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {2 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {61};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_005} {ST_DATA_W} {107};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {61};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_006} {ST_DATA_W} {107};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {2 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {313};set_instance_parameter_value {router_007} {PKT_ADDR_L} {288};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {349};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {347};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {345};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {342};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {316};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {317};set_instance_parameter_value {router_007} {ST_DATA_W} {359};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {61};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_008} {ST_DATA_W} {107};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_009} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {61};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_009} {ST_DATA_W} {107};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {61};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_010} {ST_DATA_W} {107};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {2 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {61};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_011} {ST_DATA_W} {107};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {61};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_012} {ST_DATA_W} {107};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_013} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {61};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_013} {ST_DATA_W} {107};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_014} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {61};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_014} {ST_DATA_W} {107};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {msgdma_0_mm_read_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PIPELINED} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_mm_read_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_mm_read_limiter} {REORDER} {0};add_instance {nios2_gen2_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {ST_DATA_W} {107};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {11};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {11};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {msgdma_0_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {61};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {64};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {76};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {74};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {313};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {325};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {320};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {314};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {331};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {329};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {355};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {354};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {319};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {333};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {332};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {356};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {358};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {359};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_0_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {313};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {325};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {320};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {314};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {316};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {328};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {326};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {331};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {329};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {355};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {354};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {319};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {333};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {332};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {356};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {358};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {359};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {61};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {107};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {nios2_gen2_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_gen2_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_gen2_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_gen2_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_gen2_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_sys_inclk_interface_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {altpll_sys_inclk_interface_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {altpll_sys_inclk_interface_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {altpll_sys_inclk_interface_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {altpll_sys_inclk_interface_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {msgdma_0_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Parameter_SYS_cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Parameter_SYS_cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Parameter_SYS_cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Parameter_SYS_cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Parameter_SYS_cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_sys_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_sys_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {altpll_sys_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_gen2_data_master_translator.avalon_universal_master_0} {nios2_gen2_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_data_master_translator.avalon_universal_master_0/nios2_gen2_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_data_master_translator.avalon_universal_master_0/nios2_gen2_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_data_master_translator.avalon_universal_master_0/nios2_gen2_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {nios2_gen2_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_gen2_data_master_agent.rp} {qsys_mm.response};add_connection {msgdma_0_mm_read_translator.avalon_universal_master_0} {msgdma_0_mm_read_agent.av} {avalon};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {defaultConnection} {false};add_connection {msgdma_0_mm_write_translator.avalon_universal_master_0} {msgdma_0_mm_write_agent.av} {avalon};set_connection_parameter_value {msgdma_0_mm_write_translator.avalon_universal_master_0/msgdma_0_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_mm_write_translator.avalon_universal_master_0/msgdma_0_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_mm_write_translator.avalon_universal_master_0/msgdma_0_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {msgdma_0_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/msgdma_0_mm_write_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_instruction_master_translator.avalon_universal_master_0} {nios2_gen2_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_instruction_master_translator.avalon_universal_master_0/nios2_gen2_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_instruction_master_translator.avalon_universal_master_0/nios2_gen2_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_instruction_master_translator.avalon_universal_master_0/nios2_gen2_instruction_master_agent.av} {defaultConnection} {false};add_connection {msgdma_0_csr_agent.m0} {msgdma_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_csr_agent.rf_source} {msgdma_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_csr_agent_rsp_fifo.out} {msgdma_0_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_csr_agent.rdata_fifo_src} {msgdma_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {msgdma_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/msgdma_0_csr_agent.cp} {qsys_mm.command};add_connection {vic_0_csr_access_agent.m0} {vic_0_csr_access_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {vic_0_csr_access_agent.rf_source} {vic_0_csr_access_agent_rsp_fifo.in} {avalon_streaming};add_connection {vic_0_csr_access_agent_rsp_fifo.out} {vic_0_csr_access_agent.rf_sink} {avalon_streaming};add_connection {vic_0_csr_access_agent.rdata_fifo_src} {vic_0_csr_access_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {vic_0_csr_access_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/vic_0_csr_access_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_debug_mem_slave_agent.m0} {nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_gen2_debug_mem_slave_agent.m0/nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_debug_mem_slave_agent.m0/nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_debug_mem_slave_agent.m0/nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_gen2_debug_mem_slave_agent.rf_source} {nios2_gen2_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_gen2_debug_mem_slave_agent_rsp_fifo.out} {nios2_gen2_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_gen2_debug_mem_slave_agent.rdata_fifo_src} {nios2_gen2_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {nios2_gen2_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/nios2_gen2_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_agent.m0} {msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_descriptor_slave_agent.rf_source} {msgdma_0_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent_rsp_fifo.out} {msgdma_0_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent.rdata_fifo_src} {msgdma_0_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Parameter_SYS_parameter_rx_ram_s1_agent.m0} {Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent.m0/Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent.m0/Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent.m0/Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Parameter_SYS_parameter_rx_ram_s1_agent.rf_source} {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo.out} {Parameter_SYS_parameter_rx_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {Parameter_SYS_parameter_rx_ram_s1_agent.rdata_fifo_src} {Parameter_SYS_parameter_rx_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {Parameter_SYS_parameter_rx_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/Parameter_SYS_parameter_rx_ram_s1_agent.cp} {qsys_mm.command};add_connection {Parameter_SYS_parameter_tx_ram_s1_agent.m0} {Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent.m0/Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent.m0/Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent.m0/Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Parameter_SYS_parameter_tx_ram_s1_agent.rf_source} {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo.out} {Parameter_SYS_parameter_tx_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {Parameter_SYS_parameter_tx_ram_s1_agent.rdata_fifo_src} {Parameter_SYS_parameter_tx_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {Parameter_SYS_parameter_tx_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/Parameter_SYS_parameter_tx_ram_s1_agent.cp} {qsys_mm.command};add_connection {altpll_sys_pll_slave_agent.m0} {altpll_sys_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {altpll_sys_pll_slave_agent.m0/altpll_sys_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {altpll_sys_pll_slave_agent.m0/altpll_sys_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {altpll_sys_pll_slave_agent.m0/altpll_sys_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {altpll_sys_pll_slave_agent.rf_source} {altpll_sys_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {altpll_sys_pll_slave_agent_rsp_fifo.out} {altpll_sys_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {altpll_sys_pll_slave_agent.rdata_fifo_src} {altpll_sys_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {altpll_sys_pll_slave_agent_rdata_fifo.out} {altpll_sys_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {altpll_sys_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/altpll_sys_pll_slave_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_s0_agent.m0} {mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_1_s0_agent.rf_source} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_1_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_1_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {mm_clock_crossing_bridge_1_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/mm_clock_crossing_bridge_1_s0_agent.cp} {qsys_mm.command};add_connection {Program_Memory_s1_agent.m0} {Program_Memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Program_Memory_s1_agent.m0/Program_Memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Program_Memory_s1_agent.m0/Program_Memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Program_Memory_s1_agent.m0/Program_Memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Program_Memory_s1_agent.rf_source} {Program_Memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Program_Memory_s1_agent_rsp_fifo.out} {Program_Memory_s1_agent.rf_sink} {avalon_streaming};add_connection {Program_Memory_s1_agent.rdata_fifo_src} {Program_Memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {Program_Memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/Program_Memory_s1_agent.cp} {qsys_mm.command};add_connection {Data_Memory_s1_agent.m0} {Data_Memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Data_Memory_s1_agent.m0/Data_Memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Data_Memory_s1_agent.m0/Data_Memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Data_Memory_s1_agent.m0/Data_Memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Data_Memory_s1_agent.rf_source} {Data_Memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Data_Memory_s1_agent_rsp_fifo.out} {Data_Memory_s1_agent.rf_sink} {avalon_streaming};add_connection {Data_Memory_s1_agent.rdata_fifo_src} {Data_Memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {Data_Memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/Data_Memory_s1_agent.cp} {qsys_mm.command};add_connection {USB_Data_SYS_usb_rx_ram_s1_agent.m0} {USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent.m0/USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent.m0/USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent.m0/USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {USB_Data_SYS_usb_rx_ram_s1_agent.rf_source} {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo.out} {USB_Data_SYS_usb_rx_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {USB_Data_SYS_usb_rx_ram_s1_agent.rdata_fifo_src} {USB_Data_SYS_usb_rx_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {USB_Data_SYS_usb_rx_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/USB_Data_SYS_usb_rx_ram_s1_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {msgdma_0_mm_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {msgdma_0_mm_write_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_write_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {nios2_gen2_instruction_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_instruction_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {msgdma_0_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {vic_0_csr_access_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {vic_0_csr_access_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {nios2_gen2_debug_mem_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_debug_mem_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {Parameter_SYS_parameter_rx_ram_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_parameter_rx_ram_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {Parameter_SYS_parameter_tx_ram_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_parameter_tx_ram_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {altpll_sys_pll_slave_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {altpll_sys_pll_slave_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_1_s0_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_s0_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {Program_Memory_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {Program_Memory_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {Data_Memory_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {Data_Memory_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {USB_Data_SYS_usb_rx_ram_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {USB_Data_SYS_usb_rx_ram_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {router_001.src} {msgdma_0_mm_read_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/msgdma_0_mm_read_limiter.cmd_sink} {qsys_mm.command};add_connection {msgdma_0_mm_read_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {msgdma_0_mm_read_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/msgdma_0_mm_read_limiter.rsp_sink} {qsys_mm.response};add_connection {msgdma_0_mm_read_limiter.rsp_src} {msgdma_0_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_limiter.rsp_src/msgdma_0_mm_read_agent.rp} {qsys_mm.response};add_connection {router_003.src} {nios2_gen2_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_003.src/nios2_gen2_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_gen2_instruction_master_limiter.cmd_src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_instruction_master_limiter.cmd_src/cmd_demux_003.sink} {qsys_mm.command};add_connection {rsp_mux_003.src} {nios2_gen2_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/nios2_gen2_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_gen2_instruction_master_limiter.rsp_src} {nios2_gen2_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_gen2_instruction_master_limiter.rsp_src/nios2_gen2_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_009.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_009.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_010.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_010.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_004.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_005.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_005.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_009.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_009.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src3} {cmd_mux_010.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/cmd_mux_010.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_008.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src2} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src2/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_003.sink1} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_009.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_009.src2} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src2/rsp_mux_002.sink2} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_010.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_010.src2} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src2/rsp_mux_002.sink3} {qsys_mm.response};add_connection {cmd_mux_003.src} {msgdma_0_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/msgdma_0_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_cmd_width_adapter.src} {msgdma_0_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_cmd_width_adapter.src/msgdma_0_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_007.src} {msgdma_0_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/msgdma_0_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cmd_demux.src6} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_006.sink0} {qsys_mm.command};add_connection {rsp_demux_006.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink6} {qsys_mm.response};add_connection {msgdma_0_mm_read_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_gen2_instruction_master_limiter.cmd_valid} {cmd_demux_003.sink_valid} {avalon_streaming};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_data_master_translator.reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_instruction_master_translator.reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_debug_mem_slave_translator.reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_data_master_agent.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_instruction_master_agent.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {altpll_sys_pll_slave_translator.reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {altpll_sys_pll_slave_agent.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {altpll_sys_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {altpll_sys_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_write_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_rx_ram_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_tx_ram_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Program_Memory_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Data_Memory_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {USB_Data_SYS_usb_rx_ram_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_write_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_rx_ram_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_tx_ram_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Program_Memory_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Program_Memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Data_Memory_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Data_Memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {USB_Data_SYS_usb_rx_ram_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_limiter.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_data_master_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_mm_read_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_mm_write_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_instruction_master_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_csr_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {vic_0_csr_access_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_debug_mem_slave_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_descriptor_slave_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_rx_ram_s1_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_tx_ram_s1_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Program_Memory_s1_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Data_Memory_s1_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {USB_Data_SYS_usb_rx_ram_s1_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_data_master_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_mm_read_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_mm_write_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_instruction_master_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_csr_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {vic_0_csr_access_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {vic_0_csr_access_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_debug_mem_slave_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_rx_ram_s1_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_tx_ram_s1_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Program_Memory_s1_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Program_Memory_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Data_Memory_s1_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Data_Memory_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {USB_Data_SYS_usb_rx_ram_s1_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_mm_read_limiter.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_instruction_master_limiter.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_reset_reset_bridge.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_reset_n_reset_bridge.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_cpu_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {altpll_sys_pll_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {altpll_sys_pll_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {altpll_sys_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {altpll_sys_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {altpll_sys_inclk_interface_reset_reset_bridge.clk} {clock};add_interface {altpll_sys_c0} {clock} {slave};set_interface_property {altpll_sys_c0} {EXPORT_OF} {altpll_sys_c0_clock_bridge.in_clk};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {altpll_sys_inclk_interface_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {altpll_sys_inclk_interface_reset_reset_bridge_in_reset} {EXPORT_OF} {altpll_sys_inclk_interface_reset_reset_bridge.in_reset};add_interface {msgdma_0_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {msgdma_0_reset_n_reset_bridge_in_reset} {EXPORT_OF} {msgdma_0_reset_n_reset_bridge.in_reset};add_interface {nios2_gen2_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_gen2_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_gen2_reset_reset_bridge.in_reset};add_interface {Parameter_SYS_cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Parameter_SYS_cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {Parameter_SYS_cpu_reset_reset_bridge.in_reset};add_interface {msgdma_0_mm_read} {avalon} {slave};set_interface_property {msgdma_0_mm_read} {EXPORT_OF} {msgdma_0_mm_read_translator.avalon_anti_master_0};add_interface {msgdma_0_mm_write} {avalon} {slave};set_interface_property {msgdma_0_mm_write} {EXPORT_OF} {msgdma_0_mm_write_translator.avalon_anti_master_0};add_interface {nios2_gen2_data_master} {avalon} {slave};set_interface_property {nios2_gen2_data_master} {EXPORT_OF} {nios2_gen2_data_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_instruction_master} {avalon} {slave};set_interface_property {nios2_gen2_instruction_master} {EXPORT_OF} {nios2_gen2_instruction_master_translator.avalon_anti_master_0};add_interface {altpll_sys_pll_slave} {avalon} {master};set_interface_property {altpll_sys_pll_slave} {EXPORT_OF} {altpll_sys_pll_slave_translator.avalon_anti_slave_0};add_interface {Data_Memory_s1} {avalon} {master};set_interface_property {Data_Memory_s1} {EXPORT_OF} {Data_Memory_s1_translator.avalon_anti_slave_0};add_interface {mm_clock_crossing_bridge_1_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_1_s0} {EXPORT_OF} {mm_clock_crossing_bridge_1_s0_translator.avalon_anti_slave_0};add_interface {msgdma_0_csr} {avalon} {master};set_interface_property {msgdma_0_csr} {EXPORT_OF} {msgdma_0_csr_translator.avalon_anti_slave_0};add_interface {msgdma_0_descriptor_slave} {avalon} {master};set_interface_property {msgdma_0_descriptor_slave} {EXPORT_OF} {msgdma_0_descriptor_slave_translator.avalon_anti_slave_0};add_interface {nios2_gen2_debug_mem_slave} {avalon} {master};set_interface_property {nios2_gen2_debug_mem_slave} {EXPORT_OF} {nios2_gen2_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {Parameter_SYS_parameter_rx_ram_s1} {avalon} {master};set_interface_property {Parameter_SYS_parameter_rx_ram_s1} {EXPORT_OF} {Parameter_SYS_parameter_rx_ram_s1_translator.avalon_anti_slave_0};add_interface {Parameter_SYS_parameter_tx_ram_s1} {avalon} {master};set_interface_property {Parameter_SYS_parameter_tx_ram_s1} {EXPORT_OF} {Parameter_SYS_parameter_tx_ram_s1_translator.avalon_anti_slave_0};add_interface {Program_Memory_s1} {avalon} {master};set_interface_property {Program_Memory_s1} {EXPORT_OF} {Program_Memory_s1_translator.avalon_anti_slave_0};add_interface {USB_Data_SYS_usb_rx_ram_s1} {avalon} {master};set_interface_property {USB_Data_SYS_usb_rx_ram_s1} {EXPORT_OF} {USB_Data_SYS_usb_rx_ram_s1_translator.avalon_anti_slave_0};add_interface {vic_0_csr_access} {avalon} {master};set_interface_property {vic_0_csr_access} {EXPORT_OF} {vic_0_csr_access_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Data_Memory.s1} {0};set_module_assignment {interconnect_id.Parameter_SYS.parameter_rx_ram_s1} {1};set_module_assignment {interconnect_id.Parameter_SYS.parameter_tx_ram_s1} {2};set_module_assignment {interconnect_id.Program_Memory.s1} {3};set_module_assignment {interconnect_id.USB_Data_SYS.usb_rx_ram_s1} {4};set_module_assignment {interconnect_id.altpll_sys.pll_slave} {5};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_1.s0} {6};set_module_assignment {interconnect_id.msgdma_0.csr} {7};set_module_assignment {interconnect_id.msgdma_0.descriptor_slave} {8};set_module_assignment {interconnect_id.msgdma_0.mm_read} {0};set_module_assignment {interconnect_id.msgdma_0.mm_write} {1};set_module_assignment {interconnect_id.nios2_gen2.data_master} {2};set_module_assignment {interconnect_id.nios2_gen2.debug_mem_slave} {9};set_module_assignment {interconnect_id.nios2_gen2.instruction_master} {3};set_module_assignment {interconnect_id.vic_0.csr_access} {10};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=17,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=32,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=6,UAV_BYTEENABLE_W=32,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=256,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=8,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=12,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001020000&quot;
   end=&quot;0x00000000001020020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;vic_0_csr_access_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002800&quot;
   end=&quot;0x00000000000002c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001800&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001020020&quot;
   end=&quot;0x00000000001020040&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000006000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000101c000&quot;
   end=&quot;0x0000000000101e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;altpll_sys_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002c40&quot;
   end=&quot;0x00000000000002c50&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000002000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Program_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000018000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Data_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000018000&quot;
   end=&quot;0x0000000000001c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=82,PKT_ADDR_SIDEBAND_L=82,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BURST_TYPE_H=81,PKT_BURST_TYPE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=83,PKT_DATA_SIDEBAND_L=83,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=85,PKT_QOS_L=85,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Data_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000018000&quot;
   end=&quot;0x0000000000001c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000006000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000101c000&quot;
   end=&quot;0x0000000000101e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=82,PKT_ADDR_SIDEBAND_L=82,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BURST_TYPE_H=81,PKT_BURST_TYPE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=83,PKT_DATA_SIDEBAND_L=83,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=85,PKT_QOS_L=85,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000006000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000101c000&quot;
   end=&quot;0x0000000000101e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Data_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000018000&quot;
   end=&quot;0x0000000000001c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=82,PKT_ADDR_SIDEBAND_L=82,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BURST_TYPE_H=81,PKT_BURST_TYPE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=83,PKT_DATA_SIDEBAND_L=83,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=85,PKT_QOS_L=85,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Program_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000018000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001800&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=82,PKT_ADDR_SIDEBAND_L=82,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BURST_TYPE_H=81,PKT_BURST_TYPE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=83,PKT_DATA_SIDEBAND_L=83,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=85,PKT_QOS_L=85,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=32,MERLIN_PACKET_FORMAT=ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0),PKT_ADDR_H=313,PKT_ADDR_L=288,PKT_BEGIN_BURST=336,PKT_BURSTWRAP_H=328,PKT_BURSTWRAP_L=326,PKT_BURST_SIZE_H=331,PKT_BURST_SIZE_L=329,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=325,PKT_BYTE_CNT_L=320,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DEST_ID_H=345,PKT_DEST_ID_L=342,PKT_ORI_BURST_SIZE_H=358,PKT_ORI_BURST_SIZE_L=356,PKT_PROTECTION_H=349,PKT_PROTECTION_L=347,PKT_RESPONSE_STATUS_H=355,PKT_RESPONSE_STATUS_L=354,PKT_SRC_ID_H=341,PKT_SRC_ID_L=338,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=314,PKT_TRANS_LOCK=318,PKT_TRANS_POSTED=315,PKT_TRANS_READ=317,PKT_TRANS_WRITE=316,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=359,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=360,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=9,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=00000000100,00000000010,00001000000,10000000000,00000010000,00100000000,01000000000,00000100000,00000000001,00000001000,00010000000,DECODER_TYPE=0,DEFAULT_CHANNEL=8,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=9,10,5,4,1,3,0,2,7,8,6,END_ADDRESS=0x2000,0x2c00,0x2c50,0x6000,0x8000,0x18000,0x1c000,0x101e000,0x1020020,0x1020040,0x2000800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=9:00000000100:0x1800:0x2000:both:1:0:0:1,10:00000000010:0x2800:0x2c00:both:1:0:0:1,5:00001000000:0x2c40:0x2c50:both:1:0:0:1,4:10000000000:0x4000:0x6000:both:1:0:0:1,1:00000010000:0x6000:0x8000:both:1:0:0:1,3:00100000000:0x10000:0x18000:both:1:0:0:1,0:01000000000:0x18000:0x1c000:both:1:0:0:1,2:00000100000:0x101c000:0x101e000:both:1:0:0:1,7:00000000001:0x1020000:0x1020020:both:1:0:0:1,8:00000001000:0x1020020:0x1020040:write:1:0:0:1,6:00010000000:0x2000000:0x2000800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1800,0x2800,0x2c40,0x4000,0x6000,0x10000,0x18000,0x101c000,0x1020000,0x1020020,0x2000000,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,write,both)(altera_merlin_router:18.1:CHANNEL_ID=1000,0001,0100,0010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,1,0,2,END_ADDRESS=0x6000,0x8000,0x1c000,0x101e000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=4:1000:0x4000:0x6000:both:1:0:0:1,1:0001:0x6000:0x8000:both:1:0:0:1,0:0100:0x18000:0x1c000:both:1:0:0:1,2:0010:0x101c000:0x101e000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000,0x6000,0x18000,0x101c000,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=1000,0001,0100,0010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,1,0,2,END_ADDRESS=0x6000,0x8000,0x1c000,0x101e000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=4:1000:0x4000:0x6000:both:1:0:0:1,1:0001:0x6000:0x8000:both:1:0:0:1,0:0100:0x18000:0x1c000:both:1:0:0:1,2:0010:0x101c000:0x101e000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000,0x6000,0x18000,0x101c000,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=9,3,END_ADDRESS=0x2000,0x18000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=9:01:0x1800:0x2000:both:1:0:0:1,3:10:0x10000:0x18000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1800,0x10000,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=313,PKT_ADDR_L=288,PKT_DEST_ID_H=345,PKT_DEST_ID_L=342,PKT_PROTECTION_H=349,PKT_PROTECTION_L=347,PKT_TRANS_READ=317,PKT_TRANS_WRITE=316,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=359,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x0:both:1:0:0:1,0:010:0x0:0x0:read:1:0:0:1,1:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read,write)(altera_merlin_router:18.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x0:both:1:0:0:1,0:010:0x0:0x0:read:1:0:0:1,1:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read,write)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x0:both:1:0:0:1,0:010:0x0:0x0:read:1:0:0:1,1:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read,write)(altera_merlin_router:18.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x0:both:1:0:0:1,0:010:0x0:0x0:read:1:0:0:1,1:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read,write)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_POSTED=63,PKT_TRANS_WRITE=64,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_POSTED=63,PKT_TRANS_WRITE=64,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=11,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=11)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=11)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=11,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=61,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=76,IN_PKT_BURSTWRAP_L=74,IN_PKT_BURST_SIZE_H=79,IN_PKT_BURST_SIZE_L=77,IN_PKT_BURST_TYPE_H=81,IN_PKT_BURST_TYPE_L=80,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=73,IN_PKT_BYTE_CNT_L=68,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=106,IN_PKT_ORI_BURST_SIZE_L=104,IN_PKT_RESPONSE_STATUS_H=103,IN_PKT_RESPONSE_STATUS_L=102,IN_PKT_TRANS_COMPRESSED_READ=62,IN_PKT_TRANS_EXCLUSIVE=67,IN_PKT_TRANS_WRITE=64,IN_ST_DATA_W=107,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=313,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=331,OUT_PKT_BURST_SIZE_L=329,OUT_PKT_BURST_TYPE_H=333,OUT_PKT_BURST_TYPE_L=332,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=325,OUT_PKT_BYTE_CNT_L=320,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=358,OUT_PKT_ORI_BURST_SIZE_L=356,OUT_PKT_RESPONSE_STATUS_H=355,OUT_PKT_RESPONSE_STATUS_L=354,OUT_PKT_TRANS_COMPRESSED_READ=314,OUT_PKT_TRANS_EXCLUSIVE=319,OUT_ST_DATA_W=359,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0),IN_PKT_ADDR_H=313,IN_PKT_ADDR_L=288,IN_PKT_BURSTWRAP_H=328,IN_PKT_BURSTWRAP_L=326,IN_PKT_BURST_SIZE_H=331,IN_PKT_BURST_SIZE_L=329,IN_PKT_BURST_TYPE_H=333,IN_PKT_BURST_TYPE_L=332,IN_PKT_BYTEEN_H=287,IN_PKT_BYTEEN_L=256,IN_PKT_BYTE_CNT_H=325,IN_PKT_BYTE_CNT_L=320,IN_PKT_DATA_H=255,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=358,IN_PKT_ORI_BURST_SIZE_L=356,IN_PKT_RESPONSE_STATUS_H=355,IN_PKT_RESPONSE_STATUS_L=354,IN_PKT_TRANS_COMPRESSED_READ=314,IN_PKT_TRANS_EXCLUSIVE=319,IN_PKT_TRANS_WRITE=316,IN_ST_DATA_W=359,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=61,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=79,OUT_PKT_BURST_SIZE_L=77,OUT_PKT_BURST_TYPE_H=81,OUT_PKT_BURST_TYPE_L=80,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=73,OUT_PKT_BYTE_CNT_L=68,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=106,OUT_PKT_ORI_BURST_SIZE_L=104,OUT_PKT_RESPONSE_STATUS_H=103,OUT_PKT_RESPONSE_STATUS_L=102,OUT_PKT_TRANS_COMPRESSED_READ=62,OUT_PKT_TRANS_EXCLUSIVE=67,OUT_ST_DATA_W=107,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=11)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=75000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=11,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=75000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=11,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=75000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios2_gen2_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_data_master_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {nios2_gen2_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_data_master_translator} {SYNC_RESET} {0};add_instance {msgdma_0_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {SYNC_RESET} {0};add_instance {msgdma_0_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_mm_write_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {msgdma_0_mm_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_mm_write_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_instruction_master_translator} {SYNC_RESET} {0};add_instance {msgdma_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {vic_0_csr_access_translator} {altera_merlin_slave_translator};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READLATENCY} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READ} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITE} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_LOCK} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_W} {256};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_DATA_W} {256};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Parameter_SYS_parameter_rx_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Parameter_SYS_parameter_tx_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {altpll_sys_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {altpll_sys_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_1_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Program_Memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Program_Memory_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {Program_Memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Program_Memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Program_Memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Program_Memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Program_Memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Program_Memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Program_Memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Program_Memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Program_Memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Program_Memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Program_Memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Program_Memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Program_Memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Data_Memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Data_Memory_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {Data_Memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Data_Memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Data_Memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Data_Memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Data_Memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {Data_Memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Data_Memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Data_Memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Data_Memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Data_Memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Data_Memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Data_Memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Data_Memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {USB_Data_SYS_usb_rx_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {nios2_gen2_data_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {nios2_gen2_data_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {nios2_gen2_data_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios2_gen2_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001020000&quot;
   end=&quot;0x00000000001020020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;vic_0_csr_access_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002800&quot;
   end=&quot;0x00000000000002c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001800&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001020020&quot;
   end=&quot;0x00000000001020040&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000006000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000101c000&quot;
   end=&quot;0x0000000000101e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;altpll_sys_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002c40&quot;
   end=&quot;0x00000000000002c50&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000002000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Program_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000018000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Data_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000018000&quot;
   end=&quot;0x0000000000001c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_gen2_data_master_agent} {ID} {2};set_instance_parameter_value {nios2_gen2_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_gen2_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_0_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_QOS_H} {85};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_QOS_L} {85};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {msgdma_0_mm_read_agent} {ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_mm_read_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Data_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000018000&quot;
   end=&quot;0x0000000000001c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000006000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000101c000&quot;
   end=&quot;0x0000000000101e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_0_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {ID} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {msgdma_0_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_0_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_QOS_H} {85};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_QOS_L} {85};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {msgdma_0_mm_write_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {msgdma_0_mm_write_agent} {ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_mm_write_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_mm_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000006000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000101c000&quot;
   end=&quot;0x0000000000101e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Data_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000018000&quot;
   end=&quot;0x0000000000001c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_0_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {msgdma_0_mm_write_agent} {ID} {1};set_instance_parameter_value {msgdma_0_mm_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {msgdma_0_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_0_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_0_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {ST_DATA_W} {107};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Program_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000018000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001800&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {ID} {3};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_csr_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_csr_agent} {ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_0_csr_agent} {ID} {7};set_instance_parameter_value {msgdma_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {vic_0_csr_access_agent} {altera_merlin_slave_agent};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_H} {31};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {vic_0_csr_access_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {vic_0_csr_access_agent} {ST_DATA_W} {107};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vic_0_csr_access_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {vic_0_csr_access_agent} {ID} {10};set_instance_parameter_value {vic_0_csr_access_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {ECC_ENABLE} {0};add_instance {vic_0_csr_access_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_gen2_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {ID} {9};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_gen2_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {358};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {356};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {355};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {354};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_H} {331};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_L} {329};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_LOCK} {318};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BEGIN_BURST} {336};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_H} {349};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_L} {347};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_H} {328};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_L} {326};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_H} {325};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_L} {320};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_H} {313};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {314};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_POSTED} {315};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_WRITE} {316};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_READ} {317};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_H} {255};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_H} {341};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_L} {338};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_H} {345};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_L} {342};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_DATA_W} {359};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ID} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {360};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Parameter_SYS_parameter_rx_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {ID} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent} {ECC_ENABLE} {0};add_instance {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Parameter_SYS_parameter_tx_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {ID} {2};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent} {ECC_ENABLE} {0};add_instance {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_sys_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {altpll_sys_pll_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {altpll_sys_pll_slave_agent} {ST_DATA_W} {107};set_instance_parameter_value {altpll_sys_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_sys_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altpll_sys_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {altpll_sys_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {altpll_sys_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {altpll_sys_pll_slave_agent} {ID} {5};set_instance_parameter_value {altpll_sys_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent} {ECC_ENABLE} {0};add_instance {altpll_sys_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_sys_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_sys_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_sys_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_1_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ST_DATA_W} {107};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ID} {6};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Program_Memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {Program_Memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Program_Memory_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {Program_Memory_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {Program_Memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Program_Memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Program_Memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Program_Memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Program_Memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Program_Memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Program_Memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Program_Memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Program_Memory_s1_agent} {ID} {3};set_instance_parameter_value {Program_Memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Program_Memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Program_Memory_s1_agent} {ECC_ENABLE} {0};add_instance {Program_Memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Program_Memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Data_Memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {Data_Memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Data_Memory_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {Data_Memory_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {Data_Memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Data_Memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Data_Memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Data_Memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Data_Memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Data_Memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Data_Memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Data_Memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {Data_Memory_s1_agent} {ID} {0};set_instance_parameter_value {Data_Memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Data_Memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Data_Memory_s1_agent} {ECC_ENABLE} {0};add_instance {Data_Memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Data_Memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {USB_Data_SYS_usb_rx_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {ST_DATA_W} {107};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {ID} {4};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent} {ECC_ENABLE} {0};add_instance {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {9 10 5 4 1 3 0 2 7 8 6 };set_instance_parameter_value {router} {CHANNEL_ID} {00000000100 00000000010 00001000000 10000000000 00000010000 00100000000 01000000000 00000100000 00000000001 00000001000 00010000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both write both };set_instance_parameter_value {router} {START_ADDRESS} {0x1800 0x2800 0x2c40 0x4000 0x6000 0x10000 0x18000 0x101c000 0x1020000 0x1020020 0x2000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000 0x2c00 0x2c50 0x6000 0x8000 0x18000 0x1c000 0x101e000 0x1020020 0x1020040 0x2000800 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {61};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router} {PKT_TRANS_READ} {65};set_instance_parameter_value {router} {ST_DATA_W} {107};set_instance_parameter_value {router} {ST_CHANNEL_W} {11};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {8};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 1 0 2 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1000 0001 0100 0010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x4000 0x6000 0x18000 0x101c000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x6000 0x8000 0x1c000 0x101e000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {61};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_001} {ST_DATA_W} {107};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {4 1 0 2 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1000 0001 0100 0010 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x4000 0x6000 0x18000 0x101c000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x6000 0x8000 0x1c000 0x101e000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {61};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_002} {ST_DATA_W} {107};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {9 3 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x1800 0x10000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x2000 0x18000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {61};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_003} {ST_DATA_W} {107};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {2 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {61};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_004} {ST_DATA_W} {107};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {2 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {61};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_005} {ST_DATA_W} {107};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {61};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_006} {ST_DATA_W} {107};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {2 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {313};set_instance_parameter_value {router_007} {PKT_ADDR_L} {288};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {349};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {347};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {345};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {342};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {316};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {317};set_instance_parameter_value {router_007} {ST_DATA_W} {359};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {61};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_008} {ST_DATA_W} {107};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_009} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {61};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_009} {ST_DATA_W} {107};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {61};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_010} {ST_DATA_W} {107};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {2 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {61};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_011} {ST_DATA_W} {107};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {61};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_012} {ST_DATA_W} {107};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_013} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {61};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_013} {ST_DATA_W} {107};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {2 0 1 };set_instance_parameter_value {router_014} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both read write };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {61};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {65};set_instance_parameter_value {router_014} {ST_DATA_W} {107};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {msgdma_0_mm_read_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PIPELINED} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_mm_read_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_mm_read_limiter} {REORDER} {0};add_instance {nios2_gen2_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_DEST_ID_H} {93};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {ST_DATA_W} {107};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {11};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {4};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {11};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {4};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {msgdma_0_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {61};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {64};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {76};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {74};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {313};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {325};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {320};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {314};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {331};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {329};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {355};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {354};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {319};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {333};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {332};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {356};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {358};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {359};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_0_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {313};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {325};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {320};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {314};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {316};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {328};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {326};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {331};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {329};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {355};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {354};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {319};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {333};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {332};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {356};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {358};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {359};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {61};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {73};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {81};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {11};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {107};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {107};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {nios2_gen2_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_gen2_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_gen2_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_gen2_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_gen2_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_sys_inclk_interface_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {altpll_sys_inclk_interface_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {altpll_sys_inclk_interface_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {altpll_sys_inclk_interface_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {altpll_sys_inclk_interface_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {msgdma_0_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Parameter_SYS_cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Parameter_SYS_cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Parameter_SYS_cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Parameter_SYS_cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Parameter_SYS_cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_sys_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_sys_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {altpll_sys_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_gen2_data_master_translator.avalon_universal_master_0} {nios2_gen2_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_data_master_translator.avalon_universal_master_0/nios2_gen2_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_data_master_translator.avalon_universal_master_0/nios2_gen2_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_data_master_translator.avalon_universal_master_0/nios2_gen2_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {nios2_gen2_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_gen2_data_master_agent.rp} {qsys_mm.response};add_connection {msgdma_0_mm_read_translator.avalon_universal_master_0} {msgdma_0_mm_read_agent.av} {avalon};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {defaultConnection} {false};add_connection {msgdma_0_mm_write_translator.avalon_universal_master_0} {msgdma_0_mm_write_agent.av} {avalon};set_connection_parameter_value {msgdma_0_mm_write_translator.avalon_universal_master_0/msgdma_0_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_mm_write_translator.avalon_universal_master_0/msgdma_0_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_mm_write_translator.avalon_universal_master_0/msgdma_0_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {msgdma_0_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/msgdma_0_mm_write_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_instruction_master_translator.avalon_universal_master_0} {nios2_gen2_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_instruction_master_translator.avalon_universal_master_0/nios2_gen2_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_instruction_master_translator.avalon_universal_master_0/nios2_gen2_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_instruction_master_translator.avalon_universal_master_0/nios2_gen2_instruction_master_agent.av} {defaultConnection} {false};add_connection {msgdma_0_csr_agent.m0} {msgdma_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_csr_agent.rf_source} {msgdma_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_csr_agent_rsp_fifo.out} {msgdma_0_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_csr_agent.rdata_fifo_src} {msgdma_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {msgdma_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/msgdma_0_csr_agent.cp} {qsys_mm.command};add_connection {vic_0_csr_access_agent.m0} {vic_0_csr_access_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {vic_0_csr_access_agent.rf_source} {vic_0_csr_access_agent_rsp_fifo.in} {avalon_streaming};add_connection {vic_0_csr_access_agent_rsp_fifo.out} {vic_0_csr_access_agent.rf_sink} {avalon_streaming};add_connection {vic_0_csr_access_agent.rdata_fifo_src} {vic_0_csr_access_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {vic_0_csr_access_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/vic_0_csr_access_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_debug_mem_slave_agent.m0} {nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_gen2_debug_mem_slave_agent.m0/nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_debug_mem_slave_agent.m0/nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_debug_mem_slave_agent.m0/nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_gen2_debug_mem_slave_agent.rf_source} {nios2_gen2_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_gen2_debug_mem_slave_agent_rsp_fifo.out} {nios2_gen2_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_gen2_debug_mem_slave_agent.rdata_fifo_src} {nios2_gen2_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {nios2_gen2_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/nios2_gen2_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_agent.m0} {msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_descriptor_slave_agent.rf_source} {msgdma_0_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent_rsp_fifo.out} {msgdma_0_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent.rdata_fifo_src} {msgdma_0_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {Parameter_SYS_parameter_rx_ram_s1_agent.m0} {Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent.m0/Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent.m0/Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Parameter_SYS_parameter_rx_ram_s1_agent.m0/Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Parameter_SYS_parameter_rx_ram_s1_agent.rf_source} {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo.out} {Parameter_SYS_parameter_rx_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {Parameter_SYS_parameter_rx_ram_s1_agent.rdata_fifo_src} {Parameter_SYS_parameter_rx_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {Parameter_SYS_parameter_rx_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/Parameter_SYS_parameter_rx_ram_s1_agent.cp} {qsys_mm.command};add_connection {Parameter_SYS_parameter_tx_ram_s1_agent.m0} {Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent.m0/Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent.m0/Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Parameter_SYS_parameter_tx_ram_s1_agent.m0/Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Parameter_SYS_parameter_tx_ram_s1_agent.rf_source} {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo.out} {Parameter_SYS_parameter_tx_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {Parameter_SYS_parameter_tx_ram_s1_agent.rdata_fifo_src} {Parameter_SYS_parameter_tx_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {Parameter_SYS_parameter_tx_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/Parameter_SYS_parameter_tx_ram_s1_agent.cp} {qsys_mm.command};add_connection {altpll_sys_pll_slave_agent.m0} {altpll_sys_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {altpll_sys_pll_slave_agent.m0/altpll_sys_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {altpll_sys_pll_slave_agent.m0/altpll_sys_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {altpll_sys_pll_slave_agent.m0/altpll_sys_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {altpll_sys_pll_slave_agent.rf_source} {altpll_sys_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {altpll_sys_pll_slave_agent_rsp_fifo.out} {altpll_sys_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {altpll_sys_pll_slave_agent.rdata_fifo_src} {altpll_sys_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {altpll_sys_pll_slave_agent_rdata_fifo.out} {altpll_sys_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {altpll_sys_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/altpll_sys_pll_slave_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_s0_agent.m0} {mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_1_s0_agent.rf_source} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_1_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_1_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {mm_clock_crossing_bridge_1_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/mm_clock_crossing_bridge_1_s0_agent.cp} {qsys_mm.command};add_connection {Program_Memory_s1_agent.m0} {Program_Memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Program_Memory_s1_agent.m0/Program_Memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Program_Memory_s1_agent.m0/Program_Memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Program_Memory_s1_agent.m0/Program_Memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Program_Memory_s1_agent.rf_source} {Program_Memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Program_Memory_s1_agent_rsp_fifo.out} {Program_Memory_s1_agent.rf_sink} {avalon_streaming};add_connection {Program_Memory_s1_agent.rdata_fifo_src} {Program_Memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {Program_Memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/Program_Memory_s1_agent.cp} {qsys_mm.command};add_connection {Data_Memory_s1_agent.m0} {Data_Memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Data_Memory_s1_agent.m0/Data_Memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Data_Memory_s1_agent.m0/Data_Memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Data_Memory_s1_agent.m0/Data_Memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Data_Memory_s1_agent.rf_source} {Data_Memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Data_Memory_s1_agent_rsp_fifo.out} {Data_Memory_s1_agent.rf_sink} {avalon_streaming};add_connection {Data_Memory_s1_agent.rdata_fifo_src} {Data_Memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {Data_Memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/Data_Memory_s1_agent.cp} {qsys_mm.command};add_connection {USB_Data_SYS_usb_rx_ram_s1_agent.m0} {USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent.m0/USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent.m0/USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {USB_Data_SYS_usb_rx_ram_s1_agent.m0/USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {USB_Data_SYS_usb_rx_ram_s1_agent.rf_source} {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo.out} {USB_Data_SYS_usb_rx_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {USB_Data_SYS_usb_rx_ram_s1_agent.rdata_fifo_src} {USB_Data_SYS_usb_rx_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {USB_Data_SYS_usb_rx_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/USB_Data_SYS_usb_rx_ram_s1_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {msgdma_0_mm_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {msgdma_0_mm_write_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_write_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {nios2_gen2_instruction_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_instruction_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {msgdma_0_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {vic_0_csr_access_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {vic_0_csr_access_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {nios2_gen2_debug_mem_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_debug_mem_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {Parameter_SYS_parameter_rx_ram_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_parameter_rx_ram_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {Parameter_SYS_parameter_tx_ram_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_parameter_tx_ram_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {altpll_sys_pll_slave_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {altpll_sys_pll_slave_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_1_s0_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_s0_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {Program_Memory_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {Program_Memory_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {Data_Memory_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {Data_Memory_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {USB_Data_SYS_usb_rx_ram_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {USB_Data_SYS_usb_rx_ram_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {router_001.src} {msgdma_0_mm_read_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/msgdma_0_mm_read_limiter.cmd_sink} {qsys_mm.command};add_connection {msgdma_0_mm_read_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {msgdma_0_mm_read_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/msgdma_0_mm_read_limiter.rsp_sink} {qsys_mm.response};add_connection {msgdma_0_mm_read_limiter.rsp_src} {msgdma_0_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_limiter.rsp_src/msgdma_0_mm_read_agent.rp} {qsys_mm.response};add_connection {router_003.src} {nios2_gen2_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_003.src/nios2_gen2_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_gen2_instruction_master_limiter.cmd_src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_instruction_master_limiter.cmd_src/cmd_demux_003.sink} {qsys_mm.command};add_connection {rsp_mux_003.src} {nios2_gen2_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/nios2_gen2_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_gen2_instruction_master_limiter.rsp_src} {nios2_gen2_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_gen2_instruction_master_limiter.rsp_src/nios2_gen2_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_009.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_009.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_010.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_010.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_004.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_005.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_005.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_009.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_009.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src3} {cmd_mux_010.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/cmd_mux_010.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_008.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src2} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src2/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_003.sink1} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_009.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_009.src2} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src2/rsp_mux_002.sink2} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_010.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_010.src2} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src2/rsp_mux_002.sink3} {qsys_mm.response};add_connection {cmd_mux_003.src} {msgdma_0_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/msgdma_0_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_cmd_width_adapter.src} {msgdma_0_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_cmd_width_adapter.src/msgdma_0_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_007.src} {msgdma_0_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/msgdma_0_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cmd_demux.src6} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_006.sink0} {qsys_mm.command};add_connection {rsp_demux_006.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink6} {qsys_mm.response};add_connection {msgdma_0_mm_read_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_gen2_instruction_master_limiter.cmd_valid} {cmd_demux_003.sink_valid} {avalon_streaming};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_data_master_translator.reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_instruction_master_translator.reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_debug_mem_slave_translator.reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_data_master_agent.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_instruction_master_agent.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {nios2_gen2_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios2_gen2_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {altpll_sys_pll_slave_translator.reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {altpll_sys_pll_slave_agent.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {altpll_sys_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {altpll_sys_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {altpll_sys_inclk_interface_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_write_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_rx_ram_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_tx_ram_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Program_Memory_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Data_Memory_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {USB_Data_SYS_usb_rx_ram_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_write_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_rx_ram_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_tx_ram_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Program_Memory_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Program_Memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Data_Memory_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {Data_Memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {USB_Data_SYS_usb_rx_ram_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_limiter.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_data_master_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_mm_read_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_mm_write_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_instruction_master_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_csr_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {vic_0_csr_access_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_debug_mem_slave_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_descriptor_slave_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_rx_ram_s1_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_tx_ram_s1_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Program_Memory_s1_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Data_Memory_s1_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {USB_Data_SYS_usb_rx_ram_s1_translator.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_data_master_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_mm_read_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_mm_write_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_instruction_master_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_csr_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {vic_0_csr_access_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {vic_0_csr_access_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_debug_mem_slave_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_rx_ram_s1_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_tx_ram_s1_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Program_Memory_s1_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Program_Memory_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Data_Memory_s1_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Data_Memory_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {USB_Data_SYS_usb_rx_ram_s1_agent.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_mm_read_limiter.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_instruction_master_limiter.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {nios2_gen2_reset_reset_bridge.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {msgdma_0_reset_n_reset_bridge.clk} {clock};add_connection {altpll_sys_c0_clock_bridge.out_clk} {Parameter_SYS_cpu_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {altpll_sys_pll_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {altpll_sys_pll_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {altpll_sys_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {altpll_sys_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {altpll_sys_inclk_interface_reset_reset_bridge.clk} {clock};add_interface {altpll_sys_c0} {clock} {slave};set_interface_property {altpll_sys_c0} {EXPORT_OF} {altpll_sys_c0_clock_bridge.in_clk};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {altpll_sys_inclk_interface_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {altpll_sys_inclk_interface_reset_reset_bridge_in_reset} {EXPORT_OF} {altpll_sys_inclk_interface_reset_reset_bridge.in_reset};add_interface {msgdma_0_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {msgdma_0_reset_n_reset_bridge_in_reset} {EXPORT_OF} {msgdma_0_reset_n_reset_bridge.in_reset};add_interface {nios2_gen2_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_gen2_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_gen2_reset_reset_bridge.in_reset};add_interface {Parameter_SYS_cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Parameter_SYS_cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {Parameter_SYS_cpu_reset_reset_bridge.in_reset};add_interface {msgdma_0_mm_read} {avalon} {slave};set_interface_property {msgdma_0_mm_read} {EXPORT_OF} {msgdma_0_mm_read_translator.avalon_anti_master_0};add_interface {msgdma_0_mm_write} {avalon} {slave};set_interface_property {msgdma_0_mm_write} {EXPORT_OF} {msgdma_0_mm_write_translator.avalon_anti_master_0};add_interface {nios2_gen2_data_master} {avalon} {slave};set_interface_property {nios2_gen2_data_master} {EXPORT_OF} {nios2_gen2_data_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_instruction_master} {avalon} {slave};set_interface_property {nios2_gen2_instruction_master} {EXPORT_OF} {nios2_gen2_instruction_master_translator.avalon_anti_master_0};add_interface {altpll_sys_pll_slave} {avalon} {master};set_interface_property {altpll_sys_pll_slave} {EXPORT_OF} {altpll_sys_pll_slave_translator.avalon_anti_slave_0};add_interface {Data_Memory_s1} {avalon} {master};set_interface_property {Data_Memory_s1} {EXPORT_OF} {Data_Memory_s1_translator.avalon_anti_slave_0};add_interface {mm_clock_crossing_bridge_1_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_1_s0} {EXPORT_OF} {mm_clock_crossing_bridge_1_s0_translator.avalon_anti_slave_0};add_interface {msgdma_0_csr} {avalon} {master};set_interface_property {msgdma_0_csr} {EXPORT_OF} {msgdma_0_csr_translator.avalon_anti_slave_0};add_interface {msgdma_0_descriptor_slave} {avalon} {master};set_interface_property {msgdma_0_descriptor_slave} {EXPORT_OF} {msgdma_0_descriptor_slave_translator.avalon_anti_slave_0};add_interface {nios2_gen2_debug_mem_slave} {avalon} {master};set_interface_property {nios2_gen2_debug_mem_slave} {EXPORT_OF} {nios2_gen2_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {Parameter_SYS_parameter_rx_ram_s1} {avalon} {master};set_interface_property {Parameter_SYS_parameter_rx_ram_s1} {EXPORT_OF} {Parameter_SYS_parameter_rx_ram_s1_translator.avalon_anti_slave_0};add_interface {Parameter_SYS_parameter_tx_ram_s1} {avalon} {master};set_interface_property {Parameter_SYS_parameter_tx_ram_s1} {EXPORT_OF} {Parameter_SYS_parameter_tx_ram_s1_translator.avalon_anti_slave_0};add_interface {Program_Memory_s1} {avalon} {master};set_interface_property {Program_Memory_s1} {EXPORT_OF} {Program_Memory_s1_translator.avalon_anti_slave_0};add_interface {USB_Data_SYS_usb_rx_ram_s1} {avalon} {master};set_interface_property {USB_Data_SYS_usb_rx_ram_s1} {EXPORT_OF} {USB_Data_SYS_usb_rx_ram_s1_translator.avalon_anti_slave_0};add_interface {vic_0_csr_access} {avalon} {master};set_interface_property {vic_0_csr_access} {EXPORT_OF} {vic_0_csr_access_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.Data_Memory.s1} {0};set_module_assignment {interconnect_id.Parameter_SYS.parameter_rx_ram_s1} {1};set_module_assignment {interconnect_id.Parameter_SYS.parameter_tx_ram_s1} {2};set_module_assignment {interconnect_id.Program_Memory.s1} {3};set_module_assignment {interconnect_id.USB_Data_SYS.usb_rx_ram_s1} {4};set_module_assignment {interconnect_id.altpll_sys.pll_slave} {5};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_1.s0} {6};set_module_assignment {interconnect_id.msgdma_0.csr} {7};set_module_assignment {interconnect_id.msgdma_0.descriptor_slave} {8};set_module_assignment {interconnect_id.msgdma_0.mm_read} {0};set_module_assignment {interconnect_id.msgdma_0.mm_write} {1};set_module_assignment {interconnect_id.nios2_gen2.data_master} {2};set_module_assignment {interconnect_id.nios2_gen2.debug_mem_slave} {9};set_module_assignment {interconnect_id.nios2_gen2.instruction_master} {3};set_module_assignment {interconnect_id.vic_0.csr_access} {10};" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Mk8_InlineController_CPU" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 46 starting:altera_mm_interconnect "submodules/Mk8_InlineController_CPU_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>99</b> modules, <b>340</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.023s/0.030s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.005s/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.006s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>110</b> modules, <b>373</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 196 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 192 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="msgdma_0_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>msgdma_0_csr_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 181 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 177 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="msgdma_0_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>msgdma_0_csr_agent</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 176 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="msgdma_0_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>msgdma_0_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 154 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 153 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 151 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 150 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 148 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 147 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 146 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 139 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="msgdma_0_mm_read_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>msgdma_0_mm_read_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 137 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 136 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 135 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 134 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 133 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 131 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 129 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 122 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 120 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 118 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 116 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 111 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 110 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 108 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 105 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 103 starting:altera_avalon_st_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 2 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 101 starting:altera_avalon_st_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 1 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_clock_crossing_bridge_1_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {SYNC_RESET} {0};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CurrCTRL_SYS_currctrl_gpio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_READ} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pheriphals_led_gpio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_READ} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Parameter_SYS_parameter_gpio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_READ} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Parameter_SYS_parameterlengthpage_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_READ} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {TimerSYS_timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {TimerSYS_timer_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {TimerSYS_timer_2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_READ} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pheriphals_tp_gpio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_READ} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {USB_Data_SYS_usb_gpio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_READ} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_1_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_QOS_H} {65};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_QOS_L} {65};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DATA_SIDEBAND_H} {63};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DATA_SIDEBAND_L} {63};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ADDR_SIDEBAND_H} {62};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ADDR_SIDEBAND_L} {62};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURST_TYPE_H} {61};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURST_TYPE_L} {60};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_CACHE_H} {81};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_CACHE_L} {78};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_THREAD_ID_H} {74};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_THREAD_ID_L} {74};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {ST_DATA_W} {87};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000500&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000660&quot;
   end=&quot;0x00000000000000680&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000580&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;Pheriphals_led_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000640&quot;
   end=&quot;0x00000000000000660&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Parameter_SYS_parameter_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000620&quot;
   end=&quot;0x00000000000000640&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Parameter_SYS_parameterlengthpage_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000680&quot;
   end=&quot;0x00000000000000690&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;TimerSYS_timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000600&quot;
   end=&quot;0x00000000000000620&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;TimerSYS_timer_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000005e0&quot;
   end=&quot;0x00000000000000600&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;TimerSYS_timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000005c0&quot;
   end=&quot;0x000000000000005e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Pheriphals_tp_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000005a0&quot;
   end=&quot;0x000000000000005c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;USB_Data_SYS_usb_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000580&quot;
   end=&quot;0x000000000000005a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {USE_WRITERESPONSE} {0};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {56};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {55};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BURST_SIZE_H} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BURST_SIZE_L} {30};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_TRANS_LOCK} {24};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BEGIN_BURST} {37};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_PROTECTION_H} {50};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_PROTECTION_L} {48};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BURSTWRAP_H} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BURSTWRAP_L} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BYTE_CNT_H} {28};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BYTE_CNT_L} {26};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_ADDR_H} {19};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {20};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_TRANS_POSTED} {21};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_TRANS_WRITE} {22};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_TRANS_READ} {23};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_SRC_ID_H} {42};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_SRC_ID_L} {39};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_DEST_ID_H} {46};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_DEST_ID_L} {43};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {ST_DATA_W} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {ID} {3};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {61};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {CurrCTRL_SYS_currctrl_gpio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {ID} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {ECC_ENABLE} {0};add_instance {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {ID} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {ECC_ENABLE} {0};add_instance {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {ST_DATA_W} {87};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {ID} {2};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pheriphals_led_gpio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {ID} {6};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {ECC_ENABLE} {0};add_instance {Pheriphals_led_gpio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Parameter_SYS_parameter_gpio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {ID} {4};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {ECC_ENABLE} {0};add_instance {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Parameter_SYS_parameterlengthpage_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {ID} {5};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {ECC_ENABLE} {0};add_instance {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TimerSYS_timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {ID} {8};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {TimerSYS_timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TimerSYS_timer_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {ID} {9};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {ECC_ENABLE} {0};add_instance {TimerSYS_timer_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TimerSYS_timer_2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {ID} {10};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {ECC_ENABLE} {0};add_instance {TimerSYS_timer_2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pheriphals_tp_gpio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {ID} {7};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {ECC_ENABLE} {0};add_instance {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {USB_Data_SYS_usb_gpio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {ID} {11};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {ECC_ENABLE} {0};add_instance {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 3 2 11 7 10 9 8 4 6 0 5 };set_instance_parameter_value {router} {CHANNEL_ID} {000000000100 000000000001 000000001000 100000000000 010000000000 001000000000 000100000000 000010000000 000000100000 000000010000 000000000010 000001000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x400 0x500 0x580 0x5a0 0x5c0 0x5e0 0x600 0x620 0x640 0x660 0x680 };set_instance_parameter_value {router} {END_ADDRESS} {0x400 0x500 0x580 0x5a0 0x5c0 0x5e0 0x600 0x620 0x640 0x660 0x680 0x690 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {46};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router} {PKT_TRANS_READ} {50};set_instance_parameter_value {router} {ST_DATA_W} {87};set_instance_parameter_value {router} {ST_CHANNEL_W} {12};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {19};set_instance_parameter_value {router_001} {PKT_ADDR_L} {9};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {50};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {48};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {46};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {43};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {22};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {23};set_instance_parameter_value {router_001} {ST_DATA_W} {60};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {46};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_002} {ST_DATA_W} {87};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {46};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_003} {ST_DATA_W} {87};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {46};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_004} {ST_DATA_W} {87};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {46};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_005} {ST_DATA_W} {87};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {46};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_006} {ST_DATA_W} {87};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {46};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_007} {ST_DATA_W} {87};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {46};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_008} {ST_DATA_W} {87};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {46};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_009} {ST_DATA_W} {87};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {46};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_010} {ST_DATA_W} {87};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {46};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_011} {ST_DATA_W} {87};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {46};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_012} {ST_DATA_W} {87};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_clock_crossing_bridge_1_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_DEST_ID_H} {73};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_DEST_ID_L} {70};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_SRC_ID_H} {69};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_SRC_ID_L} {66};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_THREAD_ID_H} {74};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_THREAD_ID_L} {74};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {ST_DATA_W} {87};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {ST_CHANNEL_W} {12};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {VALID_WIDTH} {12};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {REORDER} {0};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_ADDR_H} {19};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {37};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {28};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {26};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {30};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {34};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {33};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {20};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {22};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_TRANS_READ} {23};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {ST_DATA_W} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {26};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {87};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {12};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {12};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {87};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {12};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {19};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {28};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {26};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {20};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {22};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {30};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {56};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {55};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {25};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {34};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {33};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {46};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {87};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {46};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {49};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {56};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {56};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {87};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {19};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {28};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {26};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {20};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {30};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {56};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {55};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {25};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {34};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {33};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_clock_crossing_bridge_1_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Parameter_SYS_pheriphal_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Parameter_SYS_pheriphal_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Parameter_SYS_pheriphal_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Parameter_SYS_pheriphal_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Parameter_SYS_pheriphal_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_clock_crossing_bridge_1_m0_translator.avalon_universal_master_0} {mm_clock_crossing_bridge_1_m0_agent.av} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_1_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_1_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_1_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_1_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_1_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_1_m0_agent.av} {defaultConnection} {false};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_agent.m0} {Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent.m0/Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent.m0/Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent.m0/Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rf_source} {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo.out} {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rdata_fifo_src} {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrl_gpio_s1_agent.m0} {CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent.m0/CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent.m0/CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent.m0/CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {CurrCTRL_SYS_currctrl_gpio_s1_agent.rf_source} {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo.out} {CurrCTRL_SYS_currctrl_gpio_s1_agent.rf_sink} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrl_gpio_s1_agent.rdata_fifo_src} {CurrCTRL_SYS_currctrl_gpio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {CurrCTRL_SYS_currctrl_gpio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/CurrCTRL_SYS_currctrl_gpio_s1_agent.cp} {qsys_mm.command};add_connection {CurrCTRL_SYS_currctrl_register_ram_s1_agent.m0} {CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent.m0/CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent.m0/CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent.m0/CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rf_source} {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo.out} {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rdata_fifo_src} {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {CurrCTRL_SYS_currctrl_register_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/CurrCTRL_SYS_currctrl_register_ram_s1_agent.cp} {qsys_mm.command};add_connection {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.m0} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.m0/CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.m0/CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.m0/CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rf_source} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo.out} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rdata_fifo_src} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.cp} {qsys_mm.command};add_connection {Pheriphals_led_gpio_s1_agent.m0} {Pheriphals_led_gpio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pheriphals_led_gpio_s1_agent.m0/Pheriphals_led_gpio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pheriphals_led_gpio_s1_agent.m0/Pheriphals_led_gpio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pheriphals_led_gpio_s1_agent.m0/Pheriphals_led_gpio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pheriphals_led_gpio_s1_agent.rf_source} {Pheriphals_led_gpio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pheriphals_led_gpio_s1_agent_rsp_fifo.out} {Pheriphals_led_gpio_s1_agent.rf_sink} {avalon_streaming};add_connection {Pheriphals_led_gpio_s1_agent.rdata_fifo_src} {Pheriphals_led_gpio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {Pheriphals_led_gpio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/Pheriphals_led_gpio_s1_agent.cp} {qsys_mm.command};add_connection {Parameter_SYS_parameter_gpio_s1_agent.m0} {Parameter_SYS_parameter_gpio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Parameter_SYS_parameter_gpio_s1_agent.m0/Parameter_SYS_parameter_gpio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Parameter_SYS_parameter_gpio_s1_agent.m0/Parameter_SYS_parameter_gpio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Parameter_SYS_parameter_gpio_s1_agent.m0/Parameter_SYS_parameter_gpio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Parameter_SYS_parameter_gpio_s1_agent.rf_source} {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo.out} {Parameter_SYS_parameter_gpio_s1_agent.rf_sink} {avalon_streaming};add_connection {Parameter_SYS_parameter_gpio_s1_agent.rdata_fifo_src} {Parameter_SYS_parameter_gpio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {Parameter_SYS_parameter_gpio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/Parameter_SYS_parameter_gpio_s1_agent.cp} {qsys_mm.command};add_connection {Parameter_SYS_parameterlengthpage_s1_agent.m0} {Parameter_SYS_parameterlengthpage_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent.m0/Parameter_SYS_parameterlengthpage_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent.m0/Parameter_SYS_parameterlengthpage_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent.m0/Parameter_SYS_parameterlengthpage_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Parameter_SYS_parameterlengthpage_s1_agent.rf_source} {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo.out} {Parameter_SYS_parameterlengthpage_s1_agent.rf_sink} {avalon_streaming};add_connection {Parameter_SYS_parameterlengthpage_s1_agent.rdata_fifo_src} {Parameter_SYS_parameterlengthpage_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {Parameter_SYS_parameterlengthpage_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/Parameter_SYS_parameterlengthpage_s1_agent.cp} {qsys_mm.command};add_connection {TimerSYS_timer_0_s1_agent.m0} {TimerSYS_timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {TimerSYS_timer_0_s1_agent.m0/TimerSYS_timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {TimerSYS_timer_0_s1_agent.m0/TimerSYS_timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {TimerSYS_timer_0_s1_agent.m0/TimerSYS_timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {TimerSYS_timer_0_s1_agent.rf_source} {TimerSYS_timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {TimerSYS_timer_0_s1_agent_rsp_fifo.out} {TimerSYS_timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {TimerSYS_timer_0_s1_agent.rdata_fifo_src} {TimerSYS_timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {TimerSYS_timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/TimerSYS_timer_0_s1_agent.cp} {qsys_mm.command};add_connection {TimerSYS_timer_1_s1_agent.m0} {TimerSYS_timer_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {TimerSYS_timer_1_s1_agent.m0/TimerSYS_timer_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {TimerSYS_timer_1_s1_agent.m0/TimerSYS_timer_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {TimerSYS_timer_1_s1_agent.m0/TimerSYS_timer_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {TimerSYS_timer_1_s1_agent.rf_source} {TimerSYS_timer_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {TimerSYS_timer_1_s1_agent_rsp_fifo.out} {TimerSYS_timer_1_s1_agent.rf_sink} {avalon_streaming};add_connection {TimerSYS_timer_1_s1_agent.rdata_fifo_src} {TimerSYS_timer_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {TimerSYS_timer_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/TimerSYS_timer_1_s1_agent.cp} {qsys_mm.command};add_connection {TimerSYS_timer_2_s1_agent.m0} {TimerSYS_timer_2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {TimerSYS_timer_2_s1_agent.m0/TimerSYS_timer_2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {TimerSYS_timer_2_s1_agent.m0/TimerSYS_timer_2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {TimerSYS_timer_2_s1_agent.m0/TimerSYS_timer_2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {TimerSYS_timer_2_s1_agent.rf_source} {TimerSYS_timer_2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {TimerSYS_timer_2_s1_agent_rsp_fifo.out} {TimerSYS_timer_2_s1_agent.rf_sink} {avalon_streaming};add_connection {TimerSYS_timer_2_s1_agent.rdata_fifo_src} {TimerSYS_timer_2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {TimerSYS_timer_2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/TimerSYS_timer_2_s1_agent.cp} {qsys_mm.command};add_connection {Pheriphals_tp_gpio_s1_agent.m0} {Pheriphals_tp_gpio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pheriphals_tp_gpio_s1_agent.m0/Pheriphals_tp_gpio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pheriphals_tp_gpio_s1_agent.m0/Pheriphals_tp_gpio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pheriphals_tp_gpio_s1_agent.m0/Pheriphals_tp_gpio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pheriphals_tp_gpio_s1_agent.rf_source} {Pheriphals_tp_gpio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pheriphals_tp_gpio_s1_agent_rsp_fifo.out} {Pheriphals_tp_gpio_s1_agent.rf_sink} {avalon_streaming};add_connection {Pheriphals_tp_gpio_s1_agent.rdata_fifo_src} {Pheriphals_tp_gpio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {Pheriphals_tp_gpio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/Pheriphals_tp_gpio_s1_agent.cp} {qsys_mm.command};add_connection {USB_Data_SYS_usb_gpio_s1_agent.m0} {USB_Data_SYS_usb_gpio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {USB_Data_SYS_usb_gpio_s1_agent.m0/USB_Data_SYS_usb_gpio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {USB_Data_SYS_usb_gpio_s1_agent.m0/USB_Data_SYS_usb_gpio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {USB_Data_SYS_usb_gpio_s1_agent.m0/USB_Data_SYS_usb_gpio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {USB_Data_SYS_usb_gpio_s1_agent.rf_source} {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo.out} {USB_Data_SYS_usb_gpio_s1_agent.rf_sink} {avalon_streaming};add_connection {USB_Data_SYS_usb_gpio_s1_agent.rdata_fifo_src} {USB_Data_SYS_usb_gpio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {USB_Data_SYS_usb_gpio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/USB_Data_SYS_usb_gpio_s1_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {CurrCTRL_SYS_currctrl_gpio_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {CurrCTRL_SYS_currctrl_gpio_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {Pheriphals_led_gpio_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {Pheriphals_led_gpio_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {Parameter_SYS_parameter_gpio_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_parameter_gpio_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {Parameter_SYS_parameterlengthpage_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_parameterlengthpage_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {TimerSYS_timer_0_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {TimerSYS_timer_0_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {TimerSYS_timer_1_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {TimerSYS_timer_1_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {TimerSYS_timer_2_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {TimerSYS_timer_2_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {Pheriphals_tp_gpio_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {Pheriphals_tp_gpio_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {USB_Data_SYS_usb_gpio_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {USB_Data_SYS_usb_gpio_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {router.src} {mm_clock_crossing_bridge_1_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_clock_crossing_bridge_1_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_clock_crossing_bridge_1_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_clock_crossing_bridge_1_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_1_m0_limiter.rsp_src} {mm_clock_crossing_bridge_1_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_m0_limiter.rsp_src/mm_clock_crossing_bridge_1_m0_agent.rp} {qsys_mm.response};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.source0} {Parameter_SYS_crc_init_bridge_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.source0/Parameter_SYS_crc_init_bridge_avalon_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {router_001.src} {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.src} {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.src/Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_m0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_gpio_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_register_ram_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_led_gpio_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameter_gpio_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameterlengthpage_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_0_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_1_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_2_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_tp_gpio_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {USB_Data_SYS_usb_gpio_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_m0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_gpio_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_register_ram_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_led_gpio_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_led_gpio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameter_gpio_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameterlengthpage_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_0_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_1_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_2_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_tp_gpio_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_tp_gpio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {USB_Data_SYS_usb_gpio_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_m0_limiter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_gpio_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_register_ram_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_led_gpio_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameter_gpio_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameterlengthpage_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_0_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_1_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_2_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_tp_gpio_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {USB_Data_SYS_usb_gpio_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_m0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_gpio_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_register_ram_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_led_gpio_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_led_gpio_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameter_gpio_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameterlengthpage_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_0_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_1_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_1_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_2_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_2_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_tp_gpio_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_tp_gpio_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {USB_Data_SYS_usb_gpio_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_m0_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_pheriphal_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.in_reset};add_interface {Parameter_SYS_pheriphal_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Parameter_SYS_pheriphal_reset_reset_bridge_in_reset} {EXPORT_OF} {Parameter_SYS_pheriphal_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_1_m0} {avalon} {slave};set_interface_property {mm_clock_crossing_bridge_1_m0} {EXPORT_OF} {mm_clock_crossing_bridge_1_m0_translator.avalon_anti_master_0};add_interface {CurrCTRL_SYS_currctrl_gpio_s1} {avalon} {master};set_interface_property {CurrCTRL_SYS_currctrl_gpio_s1} {EXPORT_OF} {CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_anti_slave_0};add_interface {CurrCTRL_SYS_currctrl_register_ram_s1} {avalon} {master};set_interface_property {CurrCTRL_SYS_currctrl_register_ram_s1} {EXPORT_OF} {CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_anti_slave_0};add_interface {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave} {avalon} {master};set_interface_property {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave} {EXPORT_OF} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_anti_slave_0};add_interface {Parameter_SYS_crc_init_bridge_avalon_slave} {avalon} {master};set_interface_property {Parameter_SYS_crc_init_bridge_avalon_slave} {EXPORT_OF} {Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_anti_slave_0};add_interface {Parameter_SYS_parameter_gpio_s1} {avalon} {master};set_interface_property {Parameter_SYS_parameter_gpio_s1} {EXPORT_OF} {Parameter_SYS_parameter_gpio_s1_translator.avalon_anti_slave_0};add_interface {Parameter_SYS_parameterlengthpage_s1} {avalon} {master};set_interface_property {Parameter_SYS_parameterlengthpage_s1} {EXPORT_OF} {Parameter_SYS_parameterlengthpage_s1_translator.avalon_anti_slave_0};add_interface {Pheriphals_led_gpio_s1} {avalon} {master};set_interface_property {Pheriphals_led_gpio_s1} {EXPORT_OF} {Pheriphals_led_gpio_s1_translator.avalon_anti_slave_0};add_interface {Pheriphals_tp_gpio_s1} {avalon} {master};set_interface_property {Pheriphals_tp_gpio_s1} {EXPORT_OF} {Pheriphals_tp_gpio_s1_translator.avalon_anti_slave_0};add_interface {TimerSYS_timer_0_s1} {avalon} {master};set_interface_property {TimerSYS_timer_0_s1} {EXPORT_OF} {TimerSYS_timer_0_s1_translator.avalon_anti_slave_0};add_interface {TimerSYS_timer_1_s1} {avalon} {master};set_interface_property {TimerSYS_timer_1_s1} {EXPORT_OF} {TimerSYS_timer_1_s1_translator.avalon_anti_slave_0};add_interface {TimerSYS_timer_2_s1} {avalon} {master};set_interface_property {TimerSYS_timer_2_s1} {EXPORT_OF} {TimerSYS_timer_2_s1_translator.avalon_anti_slave_0};add_interface {USB_Data_SYS_usb_gpio_s1} {avalon} {master};set_interface_property {USB_Data_SYS_usb_gpio_s1} {EXPORT_OF} {USB_Data_SYS_usb_gpio_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.CurrCTRL_SYS.currctrl_gpio_s1} {0};set_module_assignment {interconnect_id.CurrCTRL_SYS.currctrl_register_ram_s1} {1};set_module_assignment {interconnect_id.CurrCTRL_SYS.currctrlsys_bridge_avalon_slave} {2};set_module_assignment {interconnect_id.Parameter_SYS.crc_init_bridge_avalon_slave} {3};set_module_assignment {interconnect_id.Parameter_SYS.parameter_gpio_s1} {4};set_module_assignment {interconnect_id.Parameter_SYS.parameterlengthpage_s1} {5};set_module_assignment {interconnect_id.Pheriphals.led_gpio_s1} {6};set_module_assignment {interconnect_id.Pheriphals.tp_gpio_s1} {7};set_module_assignment {interconnect_id.TimerSYS.timer_0_s1} {8};set_module_assignment {interconnect_id.TimerSYS.timer_1_s1} {9};set_module_assignment {interconnect_id.TimerSYS.timer_2_s1} {10};set_module_assignment {interconnect_id.USB_Data_SYS.usb_gpio_s1} {11};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_1.m0} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=11,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000500&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000660&quot;
   end=&quot;0x00000000000000680&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000580&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;Pheriphals_led_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000640&quot;
   end=&quot;0x00000000000000660&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Parameter_SYS_parameter_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000620&quot;
   end=&quot;0x00000000000000640&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Parameter_SYS_parameterlengthpage_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000680&quot;
   end=&quot;0x00000000000000690&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;TimerSYS_timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000600&quot;
   end=&quot;0x00000000000000620&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;TimerSYS_timer_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000005e0&quot;
   end=&quot;0x00000000000000600&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;TimerSYS_timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000005c0&quot;
   end=&quot;0x000000000000005e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Pheriphals_tp_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000005a0&quot;
   end=&quot;0x000000000000005c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;USB_Data_SYS_usb_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000580&quot;
   end=&quot;0x000000000000005a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=62,PKT_ADDR_SIDEBAND_L=62,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BURST_TYPE_H=61,PKT_BURST_TYPE_L=60,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_CACHE_H=81,PKT_CACHE_L=78,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=63,PKT_DATA_SIDEBAND_L=63,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_QOS_H=65,PKT_QOS_L=65,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_THREAD_ID_H=74,PKT_THREAD_ID_L=74,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_EXCLUSIVE=52,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=1,MERLIN_PACKET_FORMAT=ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0),PKT_ADDR_H=19,PKT_ADDR_L=9,PKT_BEGIN_BURST=37,PKT_BURSTWRAP_H=29,PKT_BURSTWRAP_L=29,PKT_BURST_SIZE_H=32,PKT_BURST_SIZE_L=30,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=28,PKT_BYTE_CNT_L=26,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DEST_ID_H=46,PKT_DEST_ID_L=43,PKT_ORI_BURST_SIZE_H=59,PKT_ORI_BURST_SIZE_L=57,PKT_PROTECTION_H=50,PKT_PROTECTION_L=48,PKT_RESPONSE_STATUS_H=56,PKT_RESPONSE_STATUS_L=55,PKT_SRC_ID_H=42,PKT_SRC_ID_L=39,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=20,PKT_TRANS_LOCK=24,PKT_TRANS_POSTED=21,PKT_TRANS_READ=23,PKT_TRANS_WRITE=22,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=60,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=61,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_BEGIN_BURST=64,PKT_BURSTWRAP_H=56,PKT_BURSTWRAP_L=56,PKT_BURST_SIZE_H=59,PKT_BURST_SIZE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=47,PKT_TRANS_LOCK=51,PKT_TRANS_POSTED=48,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=000000000100,000000000001,000000001000,100000000000,010000000000,001000000000,000100000000,000010000000,000000100000,000000010000,000000000010,000001000000,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,2,11,7,10,9,8,4,6,0,5,END_ADDRESS=0x400,0x500,0x580,0x5a0,0x5c0,0x5e0,0x600,0x620,0x640,0x660,0x680,0x690,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=1:000000000100:0x0:0x400:both:1:0:0:1,3:000000000001:0x400:0x500:both:1:0:0:1,2:000000001000:0x500:0x580:both:1:0:0:1,11:100000000000:0x580:0x5a0:both:1:0:0:1,7:010000000000:0x5a0:0x5c0:both:1:0:0:1,10:001000000000:0x5c0:0x5e0:both:1:0:0:1,9:000100000000:0x5e0:0x600:both:1:0:0:1,8:000010000000:0x600:0x620:both:1:0:0:1,4:000000100000:0x620:0x640:both:1:0:0:1,6:000000010000:0x640:0x660:both:1:0:0:1,0:000000000010:0x660:0x680:both:1:0:0:1,5:000001000000:0x680:0x690:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x400,0x500,0x580,0x5a0,0x5c0,0x5e0,0x600,0x620,0x640,0x660,0x680,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=19,PKT_ADDR_L=9,PKT_DEST_ID_H=46,PKT_DEST_ID_L=43,PKT_PROTECTION_H=50,PKT_PROTECTION_L=48,PKT_TRANS_READ=23,PKT_TRANS_WRITE=22,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=60,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=55,PKT_BYTE_CNT_L=53,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_SRC_ID_H=69,PKT_SRC_ID_L=66,PKT_THREAD_ID_H=74,PKT_THREAD_ID_L=74,PKT_TRANS_POSTED=48,PKT_TRANS_WRITE=49,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=12,ST_DATA_W=87,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=12)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=29,OUT_BYTE_CNT_H=26,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=19,PKT_ADDR_L=9,PKT_BEGIN_BURST=37,PKT_BURSTWRAP_H=29,PKT_BURSTWRAP_L=29,PKT_BURST_SIZE_H=32,PKT_BURST_SIZE_L=30,PKT_BURST_TYPE_H=34,PKT_BURST_TYPE_L=33,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=28,PKT_BYTE_CNT_L=26,PKT_TRANS_COMPRESSED_READ=20,PKT_TRANS_READ=23,PKT_TRANS_WRITE=22,ST_CHANNEL_W=12,ST_DATA_W=60)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=12,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=12)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=12,PIPELINE_ARB=0,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0),IN_PKT_ADDR_H=19,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=29,IN_PKT_BURSTWRAP_L=29,IN_PKT_BURST_SIZE_H=32,IN_PKT_BURST_SIZE_L=30,IN_PKT_BURST_TYPE_H=34,IN_PKT_BURST_TYPE_L=33,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=28,IN_PKT_BYTE_CNT_L=26,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=59,IN_PKT_ORI_BURST_SIZE_L=57,IN_PKT_RESPONSE_STATUS_H=56,IN_PKT_RESPONSE_STATUS_L=55,IN_PKT_TRANS_COMPRESSED_READ=20,IN_PKT_TRANS_EXCLUSIVE=25,IN_PKT_TRANS_WRITE=22,IN_ST_DATA_W=60,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=46,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=59,OUT_PKT_BURST_SIZE_L=57,OUT_PKT_BURST_TYPE_H=61,OUT_PKT_BURST_TYPE_L=60,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=55,OUT_PKT_BYTE_CNT_L=53,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=86,OUT_PKT_ORI_BURST_SIZE_L=84,OUT_PKT_RESPONSE_STATUS_H=83,OUT_PKT_RESPONSE_STATUS_L=82,OUT_PKT_TRANS_COMPRESSED_READ=47,OUT_PKT_TRANS_EXCLUSIVE=52,OUT_ST_DATA_W=87,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=12)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=46,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=56,IN_PKT_BURSTWRAP_L=56,IN_PKT_BURST_SIZE_H=59,IN_PKT_BURST_SIZE_L=57,IN_PKT_BURST_TYPE_H=61,IN_PKT_BURST_TYPE_L=60,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=55,IN_PKT_BYTE_CNT_L=53,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=86,IN_PKT_ORI_BURST_SIZE_L=84,IN_PKT_RESPONSE_STATUS_H=83,IN_PKT_RESPONSE_STATUS_L=82,IN_PKT_TRANS_COMPRESSED_READ=47,IN_PKT_TRANS_EXCLUSIVE=52,IN_PKT_TRANS_WRITE=49,IN_ST_DATA_W=87,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=19,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=32,OUT_PKT_BURST_SIZE_L=30,OUT_PKT_BURST_TYPE_H=34,OUT_PKT_BURST_TYPE_L=33,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=28,OUT_PKT_BYTE_CNT_L=26,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=59,OUT_PKT_ORI_BURST_SIZE_L=57,OUT_PKT_RESPONSE_STATUS_H=56,OUT_PKT_RESPONSE_STATUS_L=55,OUT_PKT_TRANS_COMPRESSED_READ=20,OUT_PKT_TRANS_EXCLUSIVE=25,OUT_ST_DATA_W=60,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=12)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_clock_crossing_bridge_1_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_translator} {SYNC_RESET} {0};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CurrCTRL_SYS_currctrl_gpio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_READ} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pheriphals_led_gpio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_READ} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Parameter_SYS_parameter_gpio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_READ} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Parameter_SYS_parameterlengthpage_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_READ} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {TimerSYS_timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {TimerSYS_timer_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {TimerSYS_timer_2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_READ} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {Pheriphals_tp_gpio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_READ} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {USB_Data_SYS_usb_gpio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_ADDRESS_W} {11};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_READ} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_clock_crossing_bridge_1_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_QOS_H} {65};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_QOS_L} {65};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DATA_SIDEBAND_H} {63};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DATA_SIDEBAND_L} {63};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ADDR_SIDEBAND_H} {62};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ADDR_SIDEBAND_L} {62};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURST_TYPE_H} {61};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURST_TYPE_L} {60};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_CACHE_H} {81};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_CACHE_L} {78};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_THREAD_ID_H} {74};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_THREAD_ID_L} {74};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {ST_DATA_W} {87};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000500&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000660&quot;
   end=&quot;0x00000000000000680&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000580&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;Pheriphals_led_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000640&quot;
   end=&quot;0x00000000000000660&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;Parameter_SYS_parameter_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000620&quot;
   end=&quot;0x00000000000000640&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;Parameter_SYS_parameterlengthpage_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000680&quot;
   end=&quot;0x00000000000000690&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;TimerSYS_timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000600&quot;
   end=&quot;0x00000000000000620&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;TimerSYS_timer_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000005e0&quot;
   end=&quot;0x00000000000000600&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;TimerSYS_timer_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000005c0&quot;
   end=&quot;0x000000000000005e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;Pheriphals_tp_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000005a0&quot;
   end=&quot;0x000000000000005c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;USB_Data_SYS_usb_gpio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000580&quot;
   end=&quot;0x000000000000005a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_agent} {USE_WRITERESPONSE} {0};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {56};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {55};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BURST_SIZE_H} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BURST_SIZE_L} {30};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_TRANS_LOCK} {24};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BEGIN_BURST} {37};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_PROTECTION_H} {50};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_PROTECTION_L} {48};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BURSTWRAP_H} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BURSTWRAP_L} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BYTE_CNT_H} {28};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BYTE_CNT_L} {26};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_ADDR_H} {19};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {20};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_TRANS_POSTED} {21};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_TRANS_WRITE} {22};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_TRANS_READ} {23};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_SRC_ID_H} {42};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_SRC_ID_L} {39};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_DEST_ID_H} {46};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_DEST_ID_L} {43};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {ST_DATA_W} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {ID} {3};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {61};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {CurrCTRL_SYS_currctrl_gpio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {ID} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent} {ECC_ENABLE} {0};add_instance {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {ID} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent} {ECC_ENABLE} {0};add_instance {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {ST_DATA_W} {87};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {ID} {2};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pheriphals_led_gpio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {ID} {6};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent} {ECC_ENABLE} {0};add_instance {Pheriphals_led_gpio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pheriphals_led_gpio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Parameter_SYS_parameter_gpio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {ID} {4};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent} {ECC_ENABLE} {0};add_instance {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Parameter_SYS_parameterlengthpage_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {ID} {5};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent} {ECC_ENABLE} {0};add_instance {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TimerSYS_timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {ID} {8};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {TimerSYS_timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TimerSYS_timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TimerSYS_timer_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {ID} {9};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent} {ECC_ENABLE} {0};add_instance {TimerSYS_timer_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TimerSYS_timer_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TimerSYS_timer_2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {ID} {10};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent} {ECC_ENABLE} {0};add_instance {TimerSYS_timer_2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TimerSYS_timer_2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {Pheriphals_tp_gpio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {ID} {7};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent} {ECC_ENABLE} {0};add_instance {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {Pheriphals_tp_gpio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {USB_Data_SYS_usb_gpio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BURST_SIZE_H} {59};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BURST_SIZE_L} {57};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BEGIN_BURST} {64};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BURSTWRAP_H} {56};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BURSTWRAP_L} {56};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_ADDR_H} {46};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_TRANS_READ} {50};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_SRC_ID_L} {66};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {ST_CHANNEL_W} {12};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {ID} {11};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent} {ECC_ENABLE} {0};add_instance {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 3 2 11 7 10 9 8 4 6 0 5 };set_instance_parameter_value {router} {CHANNEL_ID} {000000000100 000000000001 000000001000 100000000000 010000000000 001000000000 000100000000 000010000000 000000100000 000000010000 000000000010 000001000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x400 0x500 0x580 0x5a0 0x5c0 0x5e0 0x600 0x620 0x640 0x660 0x680 };set_instance_parameter_value {router} {END_ADDRESS} {0x400 0x500 0x580 0x5a0 0x5c0 0x5e0 0x600 0x620 0x640 0x660 0x680 0x690 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {46};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router} {PKT_TRANS_READ} {50};set_instance_parameter_value {router} {ST_DATA_W} {87};set_instance_parameter_value {router} {ST_CHANNEL_W} {12};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {19};set_instance_parameter_value {router_001} {PKT_ADDR_L} {9};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {50};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {48};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {46};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {43};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {22};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {23};set_instance_parameter_value {router_001} {ST_DATA_W} {60};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {46};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_002} {ST_DATA_W} {87};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {46};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_003} {ST_DATA_W} {87};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {46};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_004} {ST_DATA_W} {87};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {46};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_005} {ST_DATA_W} {87};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {46};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_006} {ST_DATA_W} {87};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {46};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_007} {ST_DATA_W} {87};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {46};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_008} {ST_DATA_W} {87};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {46};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_009} {ST_DATA_W} {87};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {46};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_010} {ST_DATA_W} {87};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {46};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_011} {ST_DATA_W} {87};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {46};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {50};set_instance_parameter_value {router_012} {ST_DATA_W} {87};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {12};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_clock_crossing_bridge_1_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_DEST_ID_H} {73};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_DEST_ID_L} {70};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_SRC_ID_H} {69};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_SRC_ID_L} {66};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_BYTE_CNT_H} {55};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_BYTE_CNT_L} {53};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_TRANS_POSTED} {48};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_TRANS_WRITE} {49};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_THREAD_ID_H} {74};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PKT_THREAD_ID_L} {74};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {ST_DATA_W} {87};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {ST_CHANNEL_W} {12};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {VALID_WIDTH} {12};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_limiter} {REORDER} {0};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_ADDR_H} {19};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {37};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {28};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {26};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {30};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {34};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {33};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {20};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {22};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PKT_TRANS_READ} {23};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {ST_DATA_W} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {26};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {87};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {12};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {12};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {12};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {87};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {12};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {12};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {51};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {19};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {28};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {26};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {20};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {22};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {29};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {30};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {56};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {55};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {25};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {34};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {33};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {46};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {87};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {46};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {55};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {53};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {47};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {49};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {56};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {56};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {52};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {61};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {87};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {19};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {28};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {26};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {20};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {32};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {30};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {56};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {55};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {25};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {34};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {33};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {57};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {59};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {60};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {12};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_clock_crossing_bridge_1_m0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_m0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {Parameter_SYS_pheriphal_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {Parameter_SYS_pheriphal_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {Parameter_SYS_pheriphal_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {Parameter_SYS_pheriphal_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {Parameter_SYS_pheriphal_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_clock_crossing_bridge_1_m0_translator.avalon_universal_master_0} {mm_clock_crossing_bridge_1_m0_agent.av} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_1_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_1_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_1_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_1_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_1_m0_translator.avalon_universal_master_0/mm_clock_crossing_bridge_1_m0_agent.av} {defaultConnection} {false};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_agent.m0} {Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent.m0/Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent.m0/Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Parameter_SYS_crc_init_bridge_avalon_slave_agent.m0/Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rf_source} {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo.out} {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rdata_fifo_src} {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrl_gpio_s1_agent.m0} {CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent.m0/CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent.m0/CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CurrCTRL_SYS_currctrl_gpio_s1_agent.m0/CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {CurrCTRL_SYS_currctrl_gpio_s1_agent.rf_source} {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo.out} {CurrCTRL_SYS_currctrl_gpio_s1_agent.rf_sink} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrl_gpio_s1_agent.rdata_fifo_src} {CurrCTRL_SYS_currctrl_gpio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {CurrCTRL_SYS_currctrl_gpio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/CurrCTRL_SYS_currctrl_gpio_s1_agent.cp} {qsys_mm.command};add_connection {CurrCTRL_SYS_currctrl_register_ram_s1_agent.m0} {CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent.m0/CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent.m0/CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CurrCTRL_SYS_currctrl_register_ram_s1_agent.m0/CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rf_source} {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo.out} {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rdata_fifo_src} {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {CurrCTRL_SYS_currctrl_register_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/CurrCTRL_SYS_currctrl_register_ram_s1_agent.cp} {qsys_mm.command};add_connection {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.m0} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.m0/CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.m0/CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.m0/CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rf_source} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo.out} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rdata_fifo_src} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.cp} {qsys_mm.command};add_connection {Pheriphals_led_gpio_s1_agent.m0} {Pheriphals_led_gpio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pheriphals_led_gpio_s1_agent.m0/Pheriphals_led_gpio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pheriphals_led_gpio_s1_agent.m0/Pheriphals_led_gpio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pheriphals_led_gpio_s1_agent.m0/Pheriphals_led_gpio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pheriphals_led_gpio_s1_agent.rf_source} {Pheriphals_led_gpio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pheriphals_led_gpio_s1_agent_rsp_fifo.out} {Pheriphals_led_gpio_s1_agent.rf_sink} {avalon_streaming};add_connection {Pheriphals_led_gpio_s1_agent.rdata_fifo_src} {Pheriphals_led_gpio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {Pheriphals_led_gpio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/Pheriphals_led_gpio_s1_agent.cp} {qsys_mm.command};add_connection {Parameter_SYS_parameter_gpio_s1_agent.m0} {Parameter_SYS_parameter_gpio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Parameter_SYS_parameter_gpio_s1_agent.m0/Parameter_SYS_parameter_gpio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Parameter_SYS_parameter_gpio_s1_agent.m0/Parameter_SYS_parameter_gpio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Parameter_SYS_parameter_gpio_s1_agent.m0/Parameter_SYS_parameter_gpio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Parameter_SYS_parameter_gpio_s1_agent.rf_source} {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo.out} {Parameter_SYS_parameter_gpio_s1_agent.rf_sink} {avalon_streaming};add_connection {Parameter_SYS_parameter_gpio_s1_agent.rdata_fifo_src} {Parameter_SYS_parameter_gpio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {Parameter_SYS_parameter_gpio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/Parameter_SYS_parameter_gpio_s1_agent.cp} {qsys_mm.command};add_connection {Parameter_SYS_parameterlengthpage_s1_agent.m0} {Parameter_SYS_parameterlengthpage_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent.m0/Parameter_SYS_parameterlengthpage_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent.m0/Parameter_SYS_parameterlengthpage_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Parameter_SYS_parameterlengthpage_s1_agent.m0/Parameter_SYS_parameterlengthpage_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Parameter_SYS_parameterlengthpage_s1_agent.rf_source} {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo.out} {Parameter_SYS_parameterlengthpage_s1_agent.rf_sink} {avalon_streaming};add_connection {Parameter_SYS_parameterlengthpage_s1_agent.rdata_fifo_src} {Parameter_SYS_parameterlengthpage_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {Parameter_SYS_parameterlengthpage_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/Parameter_SYS_parameterlengthpage_s1_agent.cp} {qsys_mm.command};add_connection {TimerSYS_timer_0_s1_agent.m0} {TimerSYS_timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {TimerSYS_timer_0_s1_agent.m0/TimerSYS_timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {TimerSYS_timer_0_s1_agent.m0/TimerSYS_timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {TimerSYS_timer_0_s1_agent.m0/TimerSYS_timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {TimerSYS_timer_0_s1_agent.rf_source} {TimerSYS_timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {TimerSYS_timer_0_s1_agent_rsp_fifo.out} {TimerSYS_timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {TimerSYS_timer_0_s1_agent.rdata_fifo_src} {TimerSYS_timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {TimerSYS_timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/TimerSYS_timer_0_s1_agent.cp} {qsys_mm.command};add_connection {TimerSYS_timer_1_s1_agent.m0} {TimerSYS_timer_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {TimerSYS_timer_1_s1_agent.m0/TimerSYS_timer_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {TimerSYS_timer_1_s1_agent.m0/TimerSYS_timer_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {TimerSYS_timer_1_s1_agent.m0/TimerSYS_timer_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {TimerSYS_timer_1_s1_agent.rf_source} {TimerSYS_timer_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {TimerSYS_timer_1_s1_agent_rsp_fifo.out} {TimerSYS_timer_1_s1_agent.rf_sink} {avalon_streaming};add_connection {TimerSYS_timer_1_s1_agent.rdata_fifo_src} {TimerSYS_timer_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {TimerSYS_timer_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/TimerSYS_timer_1_s1_agent.cp} {qsys_mm.command};add_connection {TimerSYS_timer_2_s1_agent.m0} {TimerSYS_timer_2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {TimerSYS_timer_2_s1_agent.m0/TimerSYS_timer_2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {TimerSYS_timer_2_s1_agent.m0/TimerSYS_timer_2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {TimerSYS_timer_2_s1_agent.m0/TimerSYS_timer_2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {TimerSYS_timer_2_s1_agent.rf_source} {TimerSYS_timer_2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {TimerSYS_timer_2_s1_agent_rsp_fifo.out} {TimerSYS_timer_2_s1_agent.rf_sink} {avalon_streaming};add_connection {TimerSYS_timer_2_s1_agent.rdata_fifo_src} {TimerSYS_timer_2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {TimerSYS_timer_2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/TimerSYS_timer_2_s1_agent.cp} {qsys_mm.command};add_connection {Pheriphals_tp_gpio_s1_agent.m0} {Pheriphals_tp_gpio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {Pheriphals_tp_gpio_s1_agent.m0/Pheriphals_tp_gpio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {Pheriphals_tp_gpio_s1_agent.m0/Pheriphals_tp_gpio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {Pheriphals_tp_gpio_s1_agent.m0/Pheriphals_tp_gpio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {Pheriphals_tp_gpio_s1_agent.rf_source} {Pheriphals_tp_gpio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {Pheriphals_tp_gpio_s1_agent_rsp_fifo.out} {Pheriphals_tp_gpio_s1_agent.rf_sink} {avalon_streaming};add_connection {Pheriphals_tp_gpio_s1_agent.rdata_fifo_src} {Pheriphals_tp_gpio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {Pheriphals_tp_gpio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/Pheriphals_tp_gpio_s1_agent.cp} {qsys_mm.command};add_connection {USB_Data_SYS_usb_gpio_s1_agent.m0} {USB_Data_SYS_usb_gpio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {USB_Data_SYS_usb_gpio_s1_agent.m0/USB_Data_SYS_usb_gpio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {USB_Data_SYS_usb_gpio_s1_agent.m0/USB_Data_SYS_usb_gpio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {USB_Data_SYS_usb_gpio_s1_agent.m0/USB_Data_SYS_usb_gpio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {USB_Data_SYS_usb_gpio_s1_agent.rf_source} {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo.out} {USB_Data_SYS_usb_gpio_s1_agent.rf_sink} {avalon_streaming};add_connection {USB_Data_SYS_usb_gpio_s1_agent.rdata_fifo_src} {USB_Data_SYS_usb_gpio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {USB_Data_SYS_usb_gpio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/USB_Data_SYS_usb_gpio_s1_agent.cp} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_crc_init_bridge_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {CurrCTRL_SYS_currctrl_gpio_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {CurrCTRL_SYS_currctrl_gpio_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {CurrCTRL_SYS_currctrl_register_ram_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {Pheriphals_led_gpio_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {Pheriphals_led_gpio_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {Parameter_SYS_parameter_gpio_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_parameter_gpio_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {Parameter_SYS_parameterlengthpage_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_parameterlengthpage_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {TimerSYS_timer_0_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {TimerSYS_timer_0_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {TimerSYS_timer_1_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {TimerSYS_timer_1_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {TimerSYS_timer_2_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {TimerSYS_timer_2_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {Pheriphals_tp_gpio_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {Pheriphals_tp_gpio_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {USB_Data_SYS_usb_gpio_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {USB_Data_SYS_usb_gpio_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {router.src} {mm_clock_crossing_bridge_1_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_clock_crossing_bridge_1_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_clock_crossing_bridge_1_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_clock_crossing_bridge_1_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_1_m0_limiter.rsp_src} {mm_clock_crossing_bridge_1_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_m0_limiter.rsp_src/mm_clock_crossing_bridge_1_m0_agent.rp} {qsys_mm.response};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.source0} {Parameter_SYS_crc_init_bridge_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.source0/Parameter_SYS_crc_init_bridge_avalon_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {router_001.src} {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.src} {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.src/Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_m0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_gpio_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_register_ram_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_led_gpio_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameter_gpio_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameterlengthpage_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_0_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_1_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_2_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_tp_gpio_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {USB_Data_SYS_usb_gpio_s1_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_m0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_gpio_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_register_ram_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_led_gpio_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_led_gpio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameter_gpio_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameterlengthpage_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_0_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_1_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_2_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {TimerSYS_timer_2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_tp_gpio_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Pheriphals_tp_gpio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {USB_Data_SYS_usb_gpio_s1_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_m0_limiter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.out_reset} {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_gpio_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_register_ram_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_led_gpio_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameter_gpio_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameterlengthpage_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_0_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_1_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_2_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_tp_gpio_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {USB_Data_SYS_usb_gpio_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_m0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_gpio_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_register_ram_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_led_gpio_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_led_gpio_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameter_gpio_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameterlengthpage_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_0_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_1_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_1_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_2_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {TimerSYS_timer_2_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_tp_gpio_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Pheriphals_tp_gpio_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {USB_Data_SYS_usb_gpio_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_m0_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter.cr0} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {Parameter_SYS_pheriphal_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_1_m0_reset_reset_bridge.in_reset};add_interface {Parameter_SYS_pheriphal_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {Parameter_SYS_pheriphal_reset_reset_bridge_in_reset} {EXPORT_OF} {Parameter_SYS_pheriphal_reset_reset_bridge.in_reset};add_interface {mm_clock_crossing_bridge_1_m0} {avalon} {slave};set_interface_property {mm_clock_crossing_bridge_1_m0} {EXPORT_OF} {mm_clock_crossing_bridge_1_m0_translator.avalon_anti_master_0};add_interface {CurrCTRL_SYS_currctrl_gpio_s1} {avalon} {master};set_interface_property {CurrCTRL_SYS_currctrl_gpio_s1} {EXPORT_OF} {CurrCTRL_SYS_currctrl_gpio_s1_translator.avalon_anti_slave_0};add_interface {CurrCTRL_SYS_currctrl_register_ram_s1} {avalon} {master};set_interface_property {CurrCTRL_SYS_currctrl_register_ram_s1} {EXPORT_OF} {CurrCTRL_SYS_currctrl_register_ram_s1_translator.avalon_anti_slave_0};add_interface {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave} {avalon} {master};set_interface_property {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave} {EXPORT_OF} {CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator.avalon_anti_slave_0};add_interface {Parameter_SYS_crc_init_bridge_avalon_slave} {avalon} {master};set_interface_property {Parameter_SYS_crc_init_bridge_avalon_slave} {EXPORT_OF} {Parameter_SYS_crc_init_bridge_avalon_slave_translator.avalon_anti_slave_0};add_interface {Parameter_SYS_parameter_gpio_s1} {avalon} {master};set_interface_property {Parameter_SYS_parameter_gpio_s1} {EXPORT_OF} {Parameter_SYS_parameter_gpio_s1_translator.avalon_anti_slave_0};add_interface {Parameter_SYS_parameterlengthpage_s1} {avalon} {master};set_interface_property {Parameter_SYS_parameterlengthpage_s1} {EXPORT_OF} {Parameter_SYS_parameterlengthpage_s1_translator.avalon_anti_slave_0};add_interface {Pheriphals_led_gpio_s1} {avalon} {master};set_interface_property {Pheriphals_led_gpio_s1} {EXPORT_OF} {Pheriphals_led_gpio_s1_translator.avalon_anti_slave_0};add_interface {Pheriphals_tp_gpio_s1} {avalon} {master};set_interface_property {Pheriphals_tp_gpio_s1} {EXPORT_OF} {Pheriphals_tp_gpio_s1_translator.avalon_anti_slave_0};add_interface {TimerSYS_timer_0_s1} {avalon} {master};set_interface_property {TimerSYS_timer_0_s1} {EXPORT_OF} {TimerSYS_timer_0_s1_translator.avalon_anti_slave_0};add_interface {TimerSYS_timer_1_s1} {avalon} {master};set_interface_property {TimerSYS_timer_1_s1} {EXPORT_OF} {TimerSYS_timer_1_s1_translator.avalon_anti_slave_0};add_interface {TimerSYS_timer_2_s1} {avalon} {master};set_interface_property {TimerSYS_timer_2_s1} {EXPORT_OF} {TimerSYS_timer_2_s1_translator.avalon_anti_slave_0};add_interface {USB_Data_SYS_usb_gpio_s1} {avalon} {master};set_interface_property {USB_Data_SYS_usb_gpio_s1} {EXPORT_OF} {USB_Data_SYS_usb_gpio_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.CurrCTRL_SYS.currctrl_gpio_s1} {0};set_module_assignment {interconnect_id.CurrCTRL_SYS.currctrl_register_ram_s1} {1};set_module_assignment {interconnect_id.CurrCTRL_SYS.currctrlsys_bridge_avalon_slave} {2};set_module_assignment {interconnect_id.Parameter_SYS.crc_init_bridge_avalon_slave} {3};set_module_assignment {interconnect_id.Parameter_SYS.parameter_gpio_s1} {4};set_module_assignment {interconnect_id.Parameter_SYS.parameterlengthpage_s1} {5};set_module_assignment {interconnect_id.Pheriphals.led_gpio_s1} {6};set_module_assignment {interconnect_id.Pheriphals.tp_gpio_s1} {7};set_module_assignment {interconnect_id.TimerSYS.timer_0_s1} {8};set_module_assignment {interconnect_id.TimerSYS.timer_1_s1} {9};set_module_assignment {interconnect_id.TimerSYS.timer_2_s1} {10};set_module_assignment {interconnect_id.USB_Data_SYS.usb_gpio_s1} {11};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_1.m0} {0};" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="Mk8_InlineController_CPU" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 149 starting:altera_mm_interconnect "submodules/Mk8_InlineController_CPU_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>84</b> modules, <b>282</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.005s/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.003s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.003s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.006s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.006s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>96</b> modules, <b>318</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 196 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 192 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="msgdma_0_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>msgdma_0_csr_translator</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 181 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 177 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="msgdma_0_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>msgdma_0_csr_agent</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 176 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="msgdma_0_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>msgdma_0_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 56 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 55 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 54 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 139 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="msgdma_0_mm_read_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>msgdma_0_mm_read_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 42 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 41 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 40 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 28 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 16 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 13 starting:altera_avalon_st_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 0 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 103 starting:altera_avalon_st_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 2 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:18.1:AUTO_DEVICE_FAMILY=MAX 10,IRQ_MAP=0:8,1:1,2:9,3:3,4:7,5:6,6:2,7:4,NUM_RCVRS=8,SENDER_IRQ_WIDTH=10"
   instancePathKey="Mk8_InlineController_CPU:.:irq_mapper"
   kind="altera_irq_mapper"
   version="18.1"
   name="Mk8_InlineController_CPU_irq_mapper">
  <parameter name="NUM_RCVRS" value="8" />
  <parameter name="IRQ_MAP" value="0:8,1:1,2:9,3:3,4:7,5:6,6:2,7:4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="SENDER_IRQ_WIDTH" value="10" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 241 starting:altera_irq_mapper "submodules/Mk8_InlineController_CPU_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_clock_crosser:18.1:AUTO_RECEIVER_INTERRUPTS_USED=-1,IRQ_WIDTH=1"
   instancePathKey="Mk8_InlineController_CPU:.:irq_synchronizer"
   kind="altera_irq_clock_crosser"
   version="18.1"
   name="altera_irq_clock_crosser">
  <parameter name="IRQ_WIDTH" value="1" />
  <parameter name="AUTO_RECEIVER_INTERRUPTS_USED" value="-1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU"
     as="irq_synchronizer,irq_synchronizer_001,irq_synchronizer_002,irq_synchronizer_003,irq_synchronizer_004,irq_synchronizer_005,irq_synchronizer_006" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 240 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="Mk8_InlineController_CPU:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_CurrCTRL_SYS"
     as="rst_controller,rst_controller_001" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_Parameter_SYS"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_Pheriphals"
     as="rst_controller" />
  <instantiator instantiator="Mk8_InlineController_CPU_TimerSYS" as="rst_controller" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_USB_Data_SYS"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 233 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>Mk8_InlineController_CPU</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_to_external_bus_bridge:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,addr_size=128,addr_size_multiplier=bytes,data_size=32"
   instancePathKey="Mk8_InlineController_CPU:.:CurrCTRL_SYS:.:CurrCTRLSYS_Bridge"
   kind="altera_up_avalon_to_external_bus_bridge"
   version="18.0"
   name="Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRLSYS_Bridge">
  <parameter name="data_size" value="32" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="addr_size" value="128" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="addr_size_multiplier" value="bytes" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRLSYS_Bridge.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/bridges/altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_CurrCTRL_SYS"
     as="CurrCTRLSYS_Bridge" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 230 starting:altera_up_avalon_to_external_bus_bridge "submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRLSYS_Bridge"</message>
   <message level="Info" culprit="CurrCTRLSYS_Bridge">Starting Generation of Avalon to External Bus Bridge</message>
   <message level="Info" culprit="CurrCTRLSYS_Bridge"><![CDATA["<b>CurrCTRL_SYS</b>" instantiated <b>altera_up_avalon_to_external_bus_bridge</b> "<b>CurrCTRLSYS_Bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=InOut,edgeType=FALLING,generateIRQ=false,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=32"
   instancePathKey="Mk8_InlineController_CPU:.:CurrCTRL_SYS:.:CurrCTRL_GPIO"
   kind="altera_avalon_pio"
   version="18.1"
   name="Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="InOut" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_CurrCTRL_SYS"
     as="CurrCTRL_GPIO" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 229 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO"</message>
   <message level="Info" culprit="CurrCTRL_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO'</message>
   <message level="Info" culprit="CurrCTRL_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0015_CurrCTRL_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0015_CurrCTRL_GPIO_gen//Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="CurrCTRL_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_GPIO'</message>
   <message level="Info" culprit="CurrCTRL_GPIO"><![CDATA["<b>CurrCTRL_SYS</b>" instantiated <b>altera_avalon_pio</b> "<b>CurrCTRL_GPIO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=8,derived_set_addr_width2=8,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=1024,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="Mk8_InlineController_CPU:.:CurrCTRL_SYS:.:CurrCTRL_Register_RAM"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="8" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="8" />
  <parameter
     name="derived_init_file_name"
     value="Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="1024" />
  <parameter name="dataWidth2" value="16" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_CurrCTRL_SYS"
     as="CurrCTRL_Register_RAM" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 228 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM"</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM'</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0016_CurrCTRL_Register_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0016_CurrCTRL_Register_RAM_gen//Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_CurrCTRL_SYS_CurrCTRL_Register_RAM'</message>
   <message level="Info" culprit="CurrCTRL_Register_RAM"><![CDATA["<b>CurrCTRL_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>CurrCTRL_Register_RAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_to_external_bus_bridge:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,addr_size=256,addr_size_multiplier=bytes,data_size=8"
   instancePathKey="Mk8_InlineController_CPU:.:Parameter_SYS:.:CRC_Init_Bridge"
   kind="altera_up_avalon_to_external_bus_bridge"
   version="18.0"
   name="Mk8_InlineController_CPU_Parameter_SYS_CRC_Init_Bridge">
  <parameter name="data_size" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="addr_size" value="256" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="addr_size_multiplier" value="bytes" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_CRC_Init_Bridge.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/bridges/altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_Parameter_SYS"
     as="CRC_Init_Bridge" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 225 starting:altera_up_avalon_to_external_bus_bridge "submodules/Mk8_InlineController_CPU_Parameter_SYS_CRC_Init_Bridge"</message>
   <message level="Info" culprit="CRC_Init_Bridge">Starting Generation of Avalon to External Bus Bridge</message>
   <message level="Info" culprit="CRC_Init_Bridge"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_up_avalon_to_external_bus_bridge</b> "<b>CRC_Init_Bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16"
   instancePathKey="Mk8_InlineController_CPU:.:Parameter_SYS:.:ParameterLengthPage"
   kind="altera_avalon_pio"
   version="18.1"
   name="Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="16" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_Parameter_SYS"
     as="ParameterLengthPage" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 224 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage"</message>
   <message level="Info" culprit="ParameterLengthPage">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage'</message>
   <message level="Info" culprit="ParameterLengthPage">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0018_ParameterLengthPage_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0018_ParameterLengthPage_gen//Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ParameterLengthPage">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_ParameterLengthPage'</message>
   <message level="Info" culprit="ParameterLengthPage"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_pio</b> "<b>ParameterLengthPage</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=true,clockRate=50000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=true,derived_has_tri=false,derived_irq_type=EDGE,direction=InOut,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=1"
   instancePathKey="Mk8_InlineController_CPU:.:Parameter_SYS:.:Parameter_GPIO"
   kind="altera_avalon_pio"
   version="18.1"
   name="Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="InOut" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_Parameter_SYS"
     as="Parameter_GPIO" />
  <instantiator instantiator="Mk8_InlineController_CPU_USB_Data_SYS" as="USB_GPIO" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 223 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO"</message>
   <message level="Info" culprit="Parameter_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO'</message>
   <message level="Info" culprit="Parameter_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0019_Parameter_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0019_Parameter_GPIO_gen//Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Parameter_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_GPIO'</message>
   <message level="Info" culprit="Parameter_GPIO"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_pio</b> "<b>Parameter_GPIO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4100,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="Mk8_InlineController_CPU:.:Parameter_SYS:.:Parameter_RX_RAM"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="11" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter
     name="derived_init_file_name"
     value="Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4100" />
  <parameter name="dataWidth2" value="16" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_Parameter_SYS"
     as="Parameter_RX_RAM" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 222 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM"</message>
   <message level="Info" culprit="Parameter_RX_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM'</message>
   <message level="Info" culprit="Parameter_RX_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0020_Parameter_RX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0020_Parameter_RX_RAM_gen//Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Parameter_RX_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_RX_RAM'</message>
   <message level="Info" culprit="Parameter_RX_RAM"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Parameter_RX_RAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4100,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="Mk8_InlineController_CPU:.:Parameter_SYS:.:Parameter_TX_RAM"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="11" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter
     name="derived_init_file_name"
     value="Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4100" />
  <parameter name="dataWidth2" value="16" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_Parameter_SYS"
     as="Parameter_TX_RAM" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 221 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM"</message>
   <message level="Info" culprit="Parameter_TX_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM'</message>
   <message level="Info" culprit="Parameter_TX_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0021_Parameter_TX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0021_Parameter_TX_RAM_gen//Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="Parameter_TX_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_Parameter_SYS_Parameter_TX_RAM'</message>
   <message level="Info" culprit="Parameter_TX_RAM"><![CDATA["<b>Parameter_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>Parameter_TX_RAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=InOut,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=8"
   instancePathKey="Mk8_InlineController_CPU:.:Pheriphals:.:LED_GPIO"
   kind="altera_avalon_pio"
   version="18.1"
   name="Mk8_InlineController_CPU_Pheriphals_LED_GPIO">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="8" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="InOut" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Pheriphals_LED_GPIO.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU_Pheriphals" as="LED_GPIO" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 217 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Pheriphals_LED_GPIO"</message>
   <message level="Info" culprit="LED_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_LED_GPIO'</message>
   <message level="Info" culprit="LED_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Pheriphals_LED_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0022_LED_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0022_LED_GPIO_gen//Mk8_InlineController_CPU_Pheriphals_LED_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="LED_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_LED_GPIO'</message>
   <message level="Info" culprit="LED_GPIO"><![CDATA["<b>Pheriphals</b>" instantiated <b>altera_avalon_pio</b> "<b>LED_GPIO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="Mk8_InlineController_CPU:.:Pheriphals:.:TP_GPIO"
   kind="altera_avalon_pio"
   version="18.1"
   name="Mk8_InlineController_CPU_Pheriphals_TP_GPIO">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="8" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_Pheriphals_TP_GPIO.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU_Pheriphals" as="TP_GPIO" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 216 starting:altera_avalon_pio "submodules/Mk8_InlineController_CPU_Pheriphals_TP_GPIO"</message>
   <message level="Info" culprit="TP_GPIO">Starting RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_TP_GPIO'</message>
   <message level="Info" culprit="TP_GPIO">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Mk8_InlineController_CPU_Pheriphals_TP_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0023_TP_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0023_TP_GPIO_gen//Mk8_InlineController_CPU_Pheriphals_TP_GPIO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="TP_GPIO">Done RTL generation for module 'Mk8_InlineController_CPU_Pheriphals_TP_GPIO'</message>
   <message level="Info" culprit="TP_GPIO"><![CDATA["<b>Pheriphals</b>" instantiated <b>altera_avalon_pio</b> "<b>TP_GPIO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="Mk8_InlineController_CPU:.:TimerSYS:.:timer_0"
   kind="altera_avalon_timer"
   version="18.1"
   name="Mk8_InlineController_CPU_TimerSYS_timer_0">
  <parameter name="loadValue" value="49999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="1000.0" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_TimerSYS_timer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_TimerSYS"
     as="timer_0,timer_1,timer_2" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 214 starting:altera_avalon_timer "submodules/Mk8_InlineController_CPU_TimerSYS_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'Mk8_InlineController_CPU_TimerSYS_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Mk8_InlineController_CPU_TimerSYS_timer_0 --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0024_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0024_timer_0_gen//Mk8_InlineController_CPU_TimerSYS_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'Mk8_InlineController_CPU_TimerSYS_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>TimerSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=16,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4100,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="Mk8_InlineController_CPU:.:USB_Data_SYS:.:USB_RX_RAM"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="11" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter
     name="derived_init_file_name"
     value="Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4100" />
  <parameter name="dataWidth2" value="16" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU_USB_Data_SYS" as="USB_RX_RAM" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 209 starting:altera_avalon_onchip_memory2 "submodules/Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM"</message>
   <message level="Info" culprit="USB_RX_RAM">Starting RTL generation for module 'Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM'</message>
   <message level="Info" culprit="USB_RX_RAM">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0025_USB_RX_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0025_USB_RX_RAM_gen//Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="USB_RX_RAM">Done RTL generation for module 'Mk8_InlineController_CPU_USB_Data_SYS_USB_RX_RAM'</message>
   <message level="Info" culprit="USB_RX_RAM"><![CDATA["<b>USB_Data_SYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>USB_RX_RAM</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=32,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=256,ENHANCED_FEATURES=1,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=8192,MAX_STRIDE=1,MODE=0,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=1,TRANSFER_TYPE=Full Word Accesses Only"
   instancePathKey="Mk8_InlineController_CPU:.:msgdma_0:.:dispatcher_internal"
   kind="modular_sgdma_dispatcher"
   version="18.1"
   name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="MODE" value="0" />
  <parameter name="DATA_FIFO_DEPTH" value="32" />
  <parameter name="STRIDE_ENABLE" value="1" />
  <parameter name="DESCRIPTOR_WIDTH" value="256" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="ENHANCED_FEATURES" value="1" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="32" />
  <parameter name="MAX_BYTE" value="8192" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_msgdma_0"
     as="dispatcher_internal" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 205 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_read_master:18.1:ADDRESS_WIDTH=25,AUTO_ADDRESS_WIDTH=25,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=14,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=1,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="Mk8_InlineController_CPU:.:msgdma_0:.:read_mstr_internal"
   kind="dma_read_master"
   version="18.1"
   name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_msgdma_0"
     as="read_mstr_internal" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 204 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=25,AUTO_ADDRESS_WIDTH=25,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=32,FIFO_DEPTH_LOG2=5,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=14,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=1,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="Mk8_InlineController_CPU:.:msgdma_0:.:write_mstr_internal"
   kind="dma_write_master"
   version="18.1"
   name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_msgdma_0"
     as="write_mstr_internal" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 203 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=6176,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=26,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x2800&apos; end=&apos;0x2C00&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;altpll_sys.pll_slave&apos; start=&apos;0x2C40&apos; end=&apos;0x2C50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0x1020000&apos; end=&apos;0x1020020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0x1020020&apos; end=&apos;0x1020040&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_Register_RAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x2000400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_CRC_Init_Bridge.avalon_slave&apos; start=&apos;0x2000400&apos; end=&apos;0x2000500&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRLSYS_Bridge.avalon_slave&apos; start=&apos;0x2000500&apos; end=&apos;0x2000580&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_GPIO.s1&apos; start=&apos;0x2000580&apos; end=&apos;0x20005A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_TP_GPIO.s1&apos; start=&apos;0x20005A0&apos; end=&apos;0x20005C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_2.s1&apos; start=&apos;0x20005C0&apos; end=&apos;0x20005E0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_1.s1&apos; start=&apos;0x20005E0&apos; end=&apos;0x2000600&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_0.s1&apos; start=&apos;0x2000600&apos; end=&apos;0x2000620&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_GPIO.s1&apos; start=&apos;0x2000620&apos; end=&apos;0x2000640&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_LED_GPIO.s1&apos; start=&apos;0x2000640&apos; end=&apos;0x2000660&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_GPIO.s1&apos; start=&apos;0x2000660&apos; end=&apos;0x2000680&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_ParameterLengthPage.s1&apos; start=&apos;0x2000680&apos; end=&apos;0x2000690&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=Program_Memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=17,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=0,io_regionbase=262144,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=Program_Memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=8,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="Mk8_InlineController_CPU:.:nios2_gen2:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="18.1"
   name="Mk8_InlineController_CPU_nios2_gen2_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="6176" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="65536" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="0" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="65568" />
  <parameter name="setting_interruptControllerType" value="External" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x2800&apos; end=&apos;0x2C00&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;altpll_sys.pll_slave&apos; start=&apos;0x2C40&apos; end=&apos;0x2C50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_RX_RAM.s1&apos; start=&apos;0x4000&apos; end=&apos;0x5004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_RX_RAM.s1&apos; start=&apos;0x6000&apos; end=&apos;0x7004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Data_Memory.s1&apos; start=&apos;0x18000&apos; end=&apos;0x1A400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_TX_RAM.s1&apos; start=&apos;0x101C000&apos; end=&apos;0x101D004&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0x1020000&apos; end=&apos;0x1020020&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0x1020020&apos; end=&apos;0x1020040&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_Register_RAM.s1&apos; start=&apos;0x2000000&apos; end=&apos;0x2000400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_CRC_Init_Bridge.avalon_slave&apos; start=&apos;0x2000400&apos; end=&apos;0x2000500&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRLSYS_Bridge.avalon_slave&apos; start=&apos;0x2000500&apos; end=&apos;0x2000580&apos; type=&apos;altera_up_avalon_to_external_bus_bridge.avalon_slave&apos; /&gt;&lt;slave name=&apos;USB_Data_SYS_USB_GPIO.s1&apos; start=&apos;0x2000580&apos; end=&apos;0x20005A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_TP_GPIO.s1&apos; start=&apos;0x20005A0&apos; end=&apos;0x20005C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_2.s1&apos; start=&apos;0x20005C0&apos; end=&apos;0x20005E0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_1.s1&apos; start=&apos;0x20005E0&apos; end=&apos;0x2000600&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;TimerSYS_timer_0.s1&apos; start=&apos;0x2000600&apos; end=&apos;0x2000620&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_Parameter_GPIO.s1&apos; start=&apos;0x2000620&apos; end=&apos;0x2000640&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Pheriphals_LED_GPIO.s1&apos; start=&apos;0x2000640&apos; end=&apos;0x2000660&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;CurrCTRL_SYS_CurrCTRL_GPIO.s1&apos; start=&apos;0x2000660&apos; end=&apos;0x2000680&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;Parameter_SYS_ParameterLengthPage.s1&apos; start=&apos;0x2000680&apos; end=&apos;0x2000690&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="Program_Memory.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="26" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="17" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="262144" />
  <parameter name="setting_shadowRegisterSets" value="8" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="75000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="Program_Memory.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast64" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="MAX 10" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;nios2_gen2.debug_mem_slave&apos; start=&apos;0x1800&apos; end=&apos;0x2000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;Program_Memory.s1&apos; start=&apos;0x10000&apos; end=&apos;0x18000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="nios2_gen2.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter
     name="customInstSlavesSystemInfo"
     value="&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_nios2_gen2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU_nios2_gen2" as="cpu" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 202 starting:altera_nios2_gen2_unit "submodules/Mk8_InlineController_CPU_nios2_gen2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'Mk8_InlineController_CPU_nios2_gen2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Mk8_InlineController_CPU_nios2_gen2_cpu --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0029_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8663_7114444190950614580.dir/0029_cpu_gen//Mk8_InlineController_CPU_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:56 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:56 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:57 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:57 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:58 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:23:59 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:24:01 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:24:02 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.02.05 14:24:03 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'Mk8_InlineController_CPU_nios2_gen2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2_combi:18.1:arithmetic_present=1,comparison_present=1,deviceFamily=MAX 10"
   instancePathKey="Mk8_InlineController_CPU:.:nios_custom_instr_floating_point_2_0:.:fpci_combi"
   kind="altera_nios_custom_instr_floating_point_2_combi"
   version="18.1"
   name="fpoint2_combi">
  <parameter name="arithmetic_present" value="1" />
  <parameter name="comparison_present" value="1" />
  <parameter name="deviceFamily" value="MAX 10" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_nios_custom_instr_floating_point_2_0"
     as="fpci_combi" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 201 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2_multi:18.1:arithmetic_present=1,conversion_present=1,deviceFamily=MAX 10,root_present=0"
   instancePathKey="Mk8_InlineController_CPU:.:nios_custom_instr_floating_point_2_0:.:fpci_multi"
   kind="altera_nios_custom_instr_floating_point_2_multi"
   version="18.1"
   name="fpoint2_multi">
  <parameter name="arithmetic_present" value="1" />
  <parameter name="root_present" value="0" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="conversion_present" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/fpoint2_multi_dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_nios_custom_instr_floating_point_2_0"
     as="fpci_multi" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 200 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>nios_custom_instr_floating_point_2_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic_csr:18.1:AUTO_I1_INTERRUPTS_USED=0,DAISY_CHAIN_ENABLE=0,NUMBER_OF_INT_PORTS=10,RIL_WIDTH=4,RRS_WIDTH=6"
   instancePathKey="Mk8_InlineController_CPU:.:vic_0:.:vic_csr"
   kind="altera_vic_csr"
   version="18.1"
   name="altera_vic_csr">
  <parameter name="AUTO_I1_INTERRUPTS_USED" value="0" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/csr/altera_vic_csr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU_vic_0" as="vic_csr" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 199 starting:altera_vic_csr "submodules/altera_vic_csr"</message>
   <message level="Info" culprit="vic_csr"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_csr</b> "<b>vic_csr</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic_priority:18.1:DATA_WIDTH=19,NUMBER_OF_INT_PORTS=10,PRIORITY_LATENCY=3,PRIORITY_WIDTH=4"
   instancePathKey="Mk8_InlineController_CPU:.:vic_0:.:vic_priority"
   kind="altera_vic_priority"
   version="18.1"
   name="altera_vic_priority">
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_priority.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_compare2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_compare4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/priority/altera_vic_priority_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU_vic_0" as="vic_priority" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 198 starting:altera_vic_priority "submodules/altera_vic_priority"</message>
   <message level="Info" culprit="vic_priority"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_priority</b> "<b>vic_priority</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic_vector:18.1:DAISY_CHAIN_ENABLE=0"
   instancePathKey="Mk8_InlineController_CPU:.:vic_0:.:vic_vector"
   kind="altera_vic_vector"
   version="18.1"
   name="altera_vic_vector">
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_vic_vector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/vector/altera_vic_vector_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU_vic_0" as="vic_vector" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 197 starting:altera_vic_vector "submodules/altera_vic_vector"</message>
   <message level="Info" culprit="vic_vector"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_vector</b> "<b>vic_vector</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:nios2_gen2_data_master_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="nios2_gen2_data_master_translator,msgdma_0_mm_read_translator,msgdma_0_mm_write_translator,nios2_gen2_instruction_master_translator" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="mm_clock_crossing_bridge_1_m0_translator" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 196 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:msgdma_0_csr_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="msgdma_0_csr_translator,vic_0_csr_access_translator,nios2_gen2_debug_mem_slave_translator,msgdma_0_descriptor_slave_translator,Parameter_SYS_parameter_rx_ram_s1_translator,Parameter_SYS_parameter_tx_ram_s1_translator,altpll_sys_pll_slave_translator,mm_clock_crossing_bridge_1_s0_translator,Program_Memory_s1_translator,Data_Memory_s1_translator,USB_Data_SYS_usb_rx_ram_s1_translator" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="Parameter_SYS_crc_init_bridge_avalon_slave_translator,CurrCTRL_SYS_currctrl_gpio_s1_translator,CurrCTRL_SYS_currctrl_register_ram_s1_translator,CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_translator,Pheriphals_led_gpio_s1_translator,Parameter_SYS_parameter_gpio_s1_translator,Parameter_SYS_parameterlengthpage_s1_translator,TimerSYS_timer_0_s1_translator,TimerSYS_timer_1_s1_translator,TimerSYS_timer_2_s1_translator,Pheriphals_tp_gpio_s1_translator,USB_Data_SYS_usb_gpio_s1_translator" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 192 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="msgdma_0_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>msgdma_0_csr_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001020000&quot;
   end=&quot;0x00000000001020020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;vic_0_csr_access_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002800&quot;
   end=&quot;0x00000000000002c00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;nios2_gen2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001800&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001020020&quot;
   end=&quot;0x00000000001020040&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;Parameter_SYS_parameter_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000006000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;Parameter_SYS_parameter_tx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000101c000&quot;
   end=&quot;0x0000000000101e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;altpll_sys_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002c40&quot;
   end=&quot;0x00000000000002c50&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002000000&quot;
   end=&quot;0x00000000002000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;Program_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000018000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;Data_Memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000018000&quot;
   end=&quot;0x0000000000001c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;USB_Data_SYS_usb_rx_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=82,PKT_ADDR_SIDEBAND_L=82,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BURST_TYPE_H=81,PKT_BURST_TYPE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=83,PKT_DATA_SIDEBAND_L=83,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=85,PKT_QOS_L=85,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:nios2_gen2_data_master_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="nios2_gen2_data_master_agent,msgdma_0_mm_read_agent,msgdma_0_mm_write_agent,nios2_gen2_instruction_master_agent" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="mm_clock_crossing_bridge_1_m0_agent" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 181 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:msgdma_0_csr_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="msgdma_0_csr_agent,vic_0_csr_access_agent,nios2_gen2_debug_mem_slave_agent,msgdma_0_descriptor_slave_agent,Parameter_SYS_parameter_rx_ram_s1_agent,Parameter_SYS_parameter_tx_ram_s1_agent,altpll_sys_pll_slave_agent,mm_clock_crossing_bridge_1_s0_agent,Program_Memory_s1_agent,Data_Memory_s1_agent,USB_Data_SYS_usb_rx_ram_s1_agent" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="Parameter_SYS_crc_init_bridge_avalon_slave_agent,CurrCTRL_SYS_currctrl_gpio_s1_agent,CurrCTRL_SYS_currctrl_register_ram_s1_agent,CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent,Pheriphals_led_gpio_s1_agent,Parameter_SYS_parameter_gpio_s1_agent,Parameter_SYS_parameterlengthpage_s1_agent,TimerSYS_timer_0_s1_agent,TimerSYS_timer_1_s1_agent,TimerSYS_timer_2_s1_agent,Pheriphals_tp_gpio_s1_agent,USB_Data_SYS_usb_gpio_s1_agent" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 177 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="msgdma_0_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>msgdma_0_csr_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=108,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:msgdma_0_csr_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="msgdma_0_csr_agent_rsp_fifo,vic_0_csr_access_agent_rsp_fifo,nios2_gen2_debug_mem_slave_agent_rsp_fifo,msgdma_0_descriptor_slave_agent_rsp_fifo,Parameter_SYS_parameter_rx_ram_s1_agent_rsp_fifo,Parameter_SYS_parameter_tx_ram_s1_agent_rsp_fifo,altpll_sys_pll_slave_agent_rsp_fifo,altpll_sys_pll_slave_agent_rdata_fifo,mm_clock_crossing_bridge_1_s0_agent_rsp_fifo,Program_Memory_s1_agent_rsp_fifo,Data_Memory_s1_agent_rsp_fifo,USB_Data_SYS_usb_rx_ram_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="Parameter_SYS_crc_init_bridge_avalon_slave_agent_rsp_fifo,CurrCTRL_SYS_currctrl_gpio_s1_agent_rsp_fifo,CurrCTRL_SYS_currctrl_register_ram_s1_agent_rsp_fifo,CurrCTRL_SYS_currctrlsys_bridge_avalon_slave_agent_rsp_fifo,Pheriphals_led_gpio_s1_agent_rsp_fifo,Parameter_SYS_parameter_gpio_s1_agent_rsp_fifo,Parameter_SYS_parameterlengthpage_s1_agent_rsp_fifo,TimerSYS_timer_0_s1_agent_rsp_fifo,TimerSYS_timer_1_s1_agent_rsp_fifo,TimerSYS_timer_2_s1_agent_rsp_fifo,Pheriphals_tp_gpio_s1_agent_rsp_fifo,USB_Data_SYS_usb_gpio_s1_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 176 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="msgdma_0_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>msgdma_0_csr_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=00000000100,00000000010,00001000000,10000000000,00000010000,00100000000,01000000000,00000100000,00000000001,00000001000,00010000000,DECODER_TYPE=0,DEFAULT_CHANNEL=8,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=9,10,5,4,1,3,0,2,7,8,6,END_ADDRESS=0x2000,0x2c00,0x2c50,0x6000,0x8000,0x18000,0x1c000,0x101e000,0x1020020,0x1020040,0x2000800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=9:00000000100:0x1800:0x2000:both:1:0:0:1,10:00000000010:0x2800:0x2c00:both:1:0:0:1,5:00001000000:0x2c40:0x2c50:both:1:0:0:1,4:10000000000:0x4000:0x6000:both:1:0:0:1,1:00000010000:0x6000:0x8000:both:1:0:0:1,3:00100000000:0x10000:0x18000:both:1:0:0:1,0:01000000000:0x18000:0x1c000:both:1:0:0:1,2:00000100000:0x101c000:0x101e000:both:1:0:0:1,7:00000000001:0x1020000:0x1020020:both:1:0:0:1,8:00000001000:0x1020020:0x1020040:write:1:0:0:1,6:00010000000:0x2000000:0x2000800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1800,0x2800,0x2c40,0x4000,0x6000,0x10000,0x18000,0x101c000,0x1020000,0x1020020,0x2000000,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,write,both"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="65" />
  <parameter
     name="START_ADDRESS"
     value="0x1800,0x2800,0x2c40,0x4000,0x6000,0x10000,0x18000,0x101c000,0x1020000,0x1020020,0x2000000" />
  <parameter name="DEFAULT_CHANNEL" value="8" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="9:00000000100:0x1800:0x2000:both:1:0:0:1,10:00000000010:0x2800:0x2c00:both:1:0:0:1,5:00001000000:0x2c40:0x2c50:both:1:0:0:1,4:10000000000:0x4000:0x6000:both:1:0:0:1,1:00000010000:0x6000:0x8000:both:1:0:0:1,3:00100000000:0x10000:0x18000:both:1:0:0:1,0:01000000000:0x18000:0x1c000:both:1:0:0:1,2:00000100000:0x101c000:0x101e000:both:1:0:0:1,7:00000000001:0x1020000:0x1020020:both:1:0:0:1,8:00000001000:0x1020020:0x1020040:write:1:0:0:1,6:00010000000:0x2000000:0x2000800:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="61" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="00000000100,00000000010,00001000000,10000000000,00000010000,00100000000,01000000000,00000100000,00000000001,00000001000,00010000000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,both,write,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter
     name="END_ADDRESS"
     value="0x2000,0x2c00,0x2c50,0x6000,0x8000,0x18000,0x1c000,0x101e000,0x1020020,0x1020040,0x2000800" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="64" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="9,10,5,4,1,3,0,2,7,8,6" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 154 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1000,0001,0100,0010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,1,0,2,END_ADDRESS=0x6000,0x8000,0x1c000,0x101e000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=4:1000:0x4000:0x6000:both:1:0:0:1,1:0001:0x6000:0x8000:both:1:0:0:1,0:0100:0x18000:0x1c000:both:1:0:0:1,2:0010:0x101c000:0x101e000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000,0x6000,0x18000,0x101c000,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="65" />
  <parameter name="START_ADDRESS" value="0x4000,0x6000,0x18000,0x101c000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:1000:0x4000:0x6000:both:1:0:0:1,1:0001:0x6000:0x8000:both:1:0:0:1,0:0100:0x18000:0x1c000:both:1:0:0:1,2:0010:0x101c000:0x101e000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="61" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1000,0001,0100,0010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x6000,0x8000,0x1c000,0x101e000" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="64" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="4,1,0,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 153 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=9,3,END_ADDRESS=0x2000,0x18000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=9:01:0x1800:0x2000:both:1:0:0:1,3:10:0x10000:0x18000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1800,0x10000,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="65" />
  <parameter name="START_ADDRESS" value="0x1800,0x10000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="9:01:0x1800:0x2000:both:1:0:0:1,3:10:0x10000:0x18000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="61" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x2000,0x18000" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="64" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="9,3" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="router_003" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 151 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="65" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="61" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="64" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="router_004,router_005,router_010,router_011" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 150 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="65" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="61" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="64" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="router_006,router_012" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 148 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=313,PKT_ADDR_L=288,PKT_DEST_ID_H=345,PKT_DEST_ID_L=342,PKT_PROTECTION_H=349,PKT_PROTECTION_L=347,PKT_TRANS_READ=317,PKT_TRANS_WRITE=316,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=359,TYPE_OF_TRANSACTION=both"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:router_007"
   kind="altera_merlin_router"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_router_007">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="317" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="313" />
  <parameter name="PKT_DEST_ID_H" value="345" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="342" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="359" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="349" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="347" />
  <parameter name="PKT_TRANS_WRITE" value="316" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="router_007" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 147 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=001,010,100,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,END_ADDRESS=0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x0:both:1:0:0:1,0:010:0x0:0x0:read:1:0:0:1,1:100:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=107,TYPE_OF_TRANSACTION=both,read,write"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="65" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:001:0x0:0x0:both:1:0:0:1,0:010:0x0:0x0:read:1:0:0:1,1:100:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="61" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="64" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="router_008,router_009,router_013,router_014" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 146 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=68,PKT_DEST_ID_H=93,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_POSTED=63,PKT_TRANS_WRITE=64,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=107,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:msgdma_0_mm_read_limiter"
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="msgdma_0_mm_read_limiter,nios2_gen2_instruction_master_limiter" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="mm_clock_crossing_bridge_1_m0_limiter" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 139 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="msgdma_0_mm_read_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>msgdma_0_mm_read_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=11,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="11" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 137 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=11"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="11" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 136 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="cmd_demux_002" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 135 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=11"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:cmd_demux_003"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="11" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="cmd_demux_003" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 134 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_demux_003"</message>
   <message level="Info" culprit="cmd_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_003,cmd_mux_006,cmd_mux_007" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 133 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:cmd_mux_002"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="cmd_mux_002,cmd_mux_008" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 131 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:cmd_mux_004"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="cmd_mux_004,cmd_mux_005,cmd_mux_009,cmd_mux_010" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 129 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_003,rsp_demux_007" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 122 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="rsp_demux_002,rsp_demux_008" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 120 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:rsp_demux_004"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="rsp_demux_004,rsp_demux_005,rsp_demux_009,rsp_demux_010" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 118 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:rsp_demux_006"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_006">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="rsp_demux_006" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 116 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=11,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="11" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 111 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="rsp_mux_001,rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 110 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=11,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:rsp_mux_003"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="rsp_mux_003" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 108 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_0_rsp_mux_003"</message>
   <message level="Info" culprit="rsp_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=61,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=76,IN_PKT_BURSTWRAP_L=74,IN_PKT_BURST_SIZE_H=79,IN_PKT_BURST_SIZE_L=77,IN_PKT_BURST_TYPE_H=81,IN_PKT_BURST_TYPE_L=80,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=73,IN_PKT_BYTE_CNT_L=68,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=106,IN_PKT_ORI_BURST_SIZE_L=104,IN_PKT_RESPONSE_STATUS_H=103,IN_PKT_RESPONSE_STATUS_L=102,IN_PKT_TRANS_COMPRESSED_READ=62,IN_PKT_TRANS_EXCLUSIVE=67,IN_PKT_TRANS_WRITE=64,IN_ST_DATA_W=107,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=313,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=331,OUT_PKT_BURST_SIZE_L=329,OUT_PKT_BURST_TYPE_H=333,OUT_PKT_BURST_TYPE_L=332,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=325,OUT_PKT_BYTE_CNT_L=320,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=358,OUT_PKT_ORI_BURST_SIZE_L=356,OUT_PKT_RESPONSE_STATUS_H=355,OUT_PKT_RESPONSE_STATUS_L=354,OUT_PKT_TRANS_COMPRESSED_READ=314,OUT_PKT_TRANS_EXCLUSIVE=319,OUT_ST_DATA_W=359,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=11"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:msgdma_0_descriptor_slave_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="358" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="356" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="106" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(358:356) response_status(355:354) cache(353:350) protection(349:347) thread_id(346) dest_id(345:342) src_id(341:338) qos(337) begin_burst(336) data_sideband(335) addr_sideband(334) burst_type(333:332) burst_size(331:329) burstwrap(328:326) byte_cnt(325:320) trans_exclusive(319) trans_lock(318) trans_read(317) trans_write(316) trans_posted(315) trans_compressed_read(314) addr(313:288) byteen(287:256) data(255:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93:90) src_id(89:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="104" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="msgdma_0_descriptor_slave_cmd_width_adapter,msgdma_0_descriptor_slave_rsp_width_adapter" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="Parameter_SYS_crc_init_bridge_avalon_slave_rsp_width_adapter,Parameter_SYS_crc_init_bridge_avalon_slave_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=75000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=11,DATA_WIDTH=107,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="18.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="107" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="11" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 105 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010" />
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 103 starting:altera_avalon_st_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 2 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=258,inChannelWidth=0,inDataWidth=258,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=258,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=258,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:avalon_st_adapter_003"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="258" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="258" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="inDataWidth" value="258" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0"
     as="avalon_st_adapter_003" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 101 starting:altera_avalon_st_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 1 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=000000000100,000000000001,000000001000,100000000000,010000000000,001000000000,000100000000,000010000000,000000100000,000000010000,000000000010,000001000000,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,2,11,7,10,9,8,4,6,0,5,END_ADDRESS=0x400,0x500,0x580,0x5a0,0x5c0,0x5e0,0x600,0x620,0x640,0x660,0x680,0x690,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=1:000000000100:0x0:0x400:both:1:0:0:1,3:000000000001:0x400:0x500:both:1:0:0:1,2:000000001000:0x500:0x580:both:1:0:0:1,11:100000000000:0x580:0x5a0:both:1:0:0:1,7:010000000000:0x5a0:0x5c0:both:1:0:0:1,10:001000000000:0x5c0:0x5e0:both:1:0:0:1,9:000100000000:0x5e0:0x600:both:1:0:0:1,8:000010000000:0x600:0x620:both:1:0:0:1,4:000000100000:0x620:0x640:both:1:0:0:1,6:000000010000:0x640:0x660:both:1:0:0:1,0:000000000010:0x660:0x680:both:1:0:0:1,5:000001000000:0x680:0x690:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x400,0x500,0x580,0x5a0,0x5c0,0x5e0,0x600,0x620,0x640,0x660,0x680,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="50" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x400,0x500,0x580,0x5a0,0x5c0,0x5e0,0x600,0x620,0x640,0x660,0x680" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:000000000100:0x0:0x400:both:1:0:0:1,3:000000000001:0x400:0x500:both:1:0:0:1,2:000000001000:0x500:0x580:both:1:0:0:1,11:100000000000:0x580:0x5a0:both:1:0:0:1,7:010000000000:0x5a0:0x5c0:both:1:0:0:1,10:001000000000:0x5c0:0x5e0:both:1:0:0:1,9:000100000000:0x5e0:0x600:both:1:0:0:1,8:000010000000:0x600:0x620:both:1:0:0:1,4:000000100000:0x620:0x640:both:1:0:0:1,6:000000010000:0x640:0x660:both:1:0:0:1,0:000000000010:0x660:0x680:both:1:0:0:1,5:000001000000:0x680:0x690:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="46" />
  <parameter name="PKT_DEST_ID_H" value="73" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="70" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="000000000100,000000000001,000000001000,100000000000,010000000000,001000000000,000100000000,000010000000,000000100000,000000010000,000000000010,000001000000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="77" />
  <parameter
     name="END_ADDRESS"
     value="0x400,0x500,0x580,0x5a0,0x5c0,0x5e0,0x600,0x620,0x640,0x660,0x680,0x690" />
  <parameter name="PKT_PROTECTION_L" value="75" />
  <parameter name="PKT_TRANS_WRITE" value="49" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,3,2,11,7,10,9,8,4,6,0,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="Mk8_InlineController_CPU_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 56 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=19,PKT_ADDR_L=9,PKT_DEST_ID_H=46,PKT_DEST_ID_L=43,PKT_PROTECTION_H=50,PKT_PROTECTION_L=48,PKT_TRANS_READ=23,PKT_TRANS_WRITE=22,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=60,TYPE_OF_TRANSACTION=both"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="23" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="19" />
  <parameter name="PKT_DEST_ID_H" value="46" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="43" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="60" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="50" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="48" />
  <parameter name="PKT_TRANS_WRITE" value="22" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="router_001" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 55 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=46,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=70,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=50,PKT_TRANS_WRITE=49,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=12,ST_DATA_W=87,TYPE_OF_TRANSACTION=both"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_1:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_1_router_002">
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="50" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="46" />
  <parameter name="PKT_DEST_ID_H" value="73" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="70" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="77" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="75" />
  <parameter name="PKT_TRANS_WRITE" value="49" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="router_002,router_003,router_004,router_005,router_006,router_007,router_008,router_009,router_010,router_011,router_012" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 54 starting:altera_merlin_router "submodules/Mk8_InlineController_CPU_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=29,OUT_BYTE_CNT_H=26,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=19,PKT_ADDR_L=9,PKT_BEGIN_BURST=37,PKT_BURSTWRAP_H=29,PKT_BURSTWRAP_L=29,PKT_BURST_SIZE_H=32,PKT_BURST_SIZE_L=30,PKT_BURST_TYPE_H=34,PKT_BURST_TYPE_L=33,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=28,PKT_BYTE_CNT_L=26,PKT_TRANS_COMPRESSED_READ=20,PKT_TRANS_READ=23,PKT_TRANS_WRITE=22,ST_CHANNEL_W=12,ST_DATA_W=60"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_1:.:Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(59:57) response_status(56:55) cache(54:51) protection(50:48) thread_id(47) dest_id(46:43) src_id(42:39) qos(38) begin_burst(37) data_sideband(36) addr_sideband(35) burst_type(34:33) burst_size(32:30) burstwrap(29) byte_cnt(28:26) trans_exclusive(25) trans_lock(24) trans_read(23) trans_write(22) trans_posted(21) trans_compressed_read(20) addr(19:9) byteen(8) data(7:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="20" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 42 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>Parameter_SYS_crc_init_bridge_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=12,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=12"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="12" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="NUM_OUTPUTS" value="12" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 41 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="51" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010,cmd_mux_011" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 40 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=12,ST_DATA_W=87,VALID_WIDTH=1"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_008,rsp_demux_009,rsp_demux_010,rsp_demux_011" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 28 starting:altera_merlin_demultiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0),NUM_INPUTS=12,PIPELINE_ARB=0,PKT_TRANS_LOCK=51,ST_CHANNEL_W=12,ST_DATA_W=87,USE_EXTERNAL_ARB=0"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:70) src_id(69:66) qos(65) begin_burst(64) data_sideband(63) addr_sideband(62) burst_type(61:60) burst_size(59:57) burstwrap(56) byte_cnt(55:53) trans_exclusive(52) trans_lock(51) trans_read(50) trans_write(49) trans_posted(48) trans_compressed_read(47) addr(46:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="12" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="51" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 16 starting:altera_merlin_multiplexer "submodules/Mk8_InlineController_CPU_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10M50DAF484I7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=10,inChannelWidth=0,inDataWidth=10,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=10,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_1:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484I7G" />
  <parameter name="inDataWidth" value="10" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 13 starting:altera_avalon_st_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 0 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 2 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=258,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_0:.:avalon_st_adapter_003:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="258" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 1 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="Mk8_InlineController_CPU:.:mm_interconnect_1:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/DesignData/CoilDriverDesigns/Mk_8/Inline_Controller/HardwareDesignCopy/EB_Mk8_Inline_Controller_Hardware/Mk8_InlineController_CPU/synthesis/submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="Mk8_InlineController_CPU">queue size: 0 starting:error_adapter "submodules/Mk8_InlineController_CPU_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
