
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111747                       # Number of seconds simulated
sim_ticks                                111746895500                       # Number of ticks simulated
final_tick                               111746895500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1267301                       # Simulator instruction rate (inst/s)
host_op_rate                                  1347275                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3242018026                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669852                       # Number of bytes of host memory used
host_seconds                                    34.47                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         162240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5679648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5841888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       162240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        162240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       414400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          414400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            5070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          177489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              182559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12950                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12950                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1451852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          50826003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52277855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1451852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1451852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3708380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3708380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3708380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1451852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         50826003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             55986235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    173896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007438326500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          578                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          578                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              392148                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      182559                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12950                       # Number of write requests accepted
system.mem_ctrls.readBursts                    182559                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12950                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11453824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  229952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  650880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5841888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               414400                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3593                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2748                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              182                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  111746817500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                182559                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                12950                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    418.907279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   257.441443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.753152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8223     28.46%     28.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4858     16.81%     45.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2384      8.25%     53.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1933      6.69%     60.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1887      6.53%     66.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2180      7.55%     74.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2803      9.70%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1193      4.13%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3432     11.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28893                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     308.645329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    172.332574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    305.796333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            176     30.45%     30.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           58     10.03%     40.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           25      4.33%     44.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           40      6.92%     51.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           54      9.34%     61.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           44      7.61%     68.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           38      6.57%     75.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           25      4.33%     79.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           16      2.77%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           21      3.63%     85.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           19      3.29%     89.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           15      2.60%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            8      1.38%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            5      0.87%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            7      1.21%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            6      1.04%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            5      0.87%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            5      0.87%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.35%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            3      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.35%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            2      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           578                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.595156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.575440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              118     20.42%     20.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.35%     20.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              454     78.55%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           578                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       162240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5564672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       325440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1451852.414101293776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 49797105.996559880674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2912295.670889577363                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       177489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12950                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    187072250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7575600250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2681822293750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36897.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42682.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 207090524.61                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   4407060000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7762672500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  894830000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24625.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43375.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       102.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   151078                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9162                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.81                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     571568.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                124300260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 66059565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               687810480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               49506480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7195590480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2980559640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            365163840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     25885282890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     10554564000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       5985879060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            53898821115                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            482.329472                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         104250062500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    653231500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3043820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  19998670500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  27485805500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3799049750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  56766318250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 82017180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 43589370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               590006760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3580920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6004418160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2248325670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            328194720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     21423378180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9156147360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9547170120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            49432127880                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            442.357952                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         105949860250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    609825000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2539940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  35124606750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  23843979000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2647228500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  46981316250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    111746895500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        223493791                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  223493791                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.942492                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14101898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1824235                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.730308                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.942492                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15926133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15926133                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7374218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7374218                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4712985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4712985                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     12087203                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12087203                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12087203                       # number of overall hits
system.cpu.dcache.overall_hits::total        12087203                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1674821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1674821                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       149414                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       149414                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1824235                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1824235                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1824235                       # number of overall misses
system.cpu.dcache.overall_misses::total       1824235                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  35711171500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  35711171500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2714924500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2714924500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  38426096000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38426096000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  38426096000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38426096000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9049039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13911438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911438                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13911438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911438                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.185083                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030728                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.131132                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.131132                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.131132                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.131132                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21322.381019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21322.381019                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18170.482686                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18170.482686                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21064.224730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21064.224730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21064.224730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21064.224730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1267653                       # number of writebacks
system.cpu.dcache.writebacks::total           1267653                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1674821                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1674821                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       149414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       149414                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1824235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1824235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1824235                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1824235                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  34036350500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34036350500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2565510500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2565510500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36601861000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36601861000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36601861000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36601861000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.185083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.185083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.131132                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.131132                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.131132                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.131132                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20322.381019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20322.381019                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17170.482686                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17170.482686                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20064.224730                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20064.224730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20064.224730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20064.224730                       # average overall mshr miss latency
system.cpu.dcache.replacements                1824107                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.993986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1404486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.195765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.993986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45218501                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45218501                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     42409529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42409529                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     42409529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42409529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42409529                       # number of overall hits
system.cpu.icache.overall_hits::total        42409529                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1404486                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1404486                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1404486                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1404486                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1404486                       # number of overall misses
system.cpu.icache.overall_misses::total       1404486                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  18664903500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18664903500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  18664903500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18664903500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  18664903500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18664903500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13289.490604                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13289.490604                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13289.490604                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13289.490604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13289.490604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13289.490604                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1404422                       # number of writebacks
system.cpu.icache.writebacks::total           1404422                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1404486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1404486                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1404486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1404486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1404486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1404486                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17260417500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17260417500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17260417500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17260417500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17260417500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17260417500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12289.490604                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12289.490604                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12289.490604                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12289.490604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12289.490604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12289.490604                       # average overall mshr miss latency
system.cpu.icache.replacements                1404422                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.883743                       # Cycle average of tags in use
system.l2.tags.total_refs                     6425924                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    187729                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.229789                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.784941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        53.599904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       415.498898                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.083564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.104687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.811521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999773                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 103081521                       # Number of tag accesses
system.l2.tags.data_accesses                103081521                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks      1267653                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1267653                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1389837                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1389837                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            146364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                146364                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1399416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1399416                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data       1500382                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1500382                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1399416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1646746                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3046162                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1399416                       # number of overall hits
system.l2.overall_hits::.cpu.data             1646746                       # number of overall hits
system.l2.overall_hits::total                 3046162                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            3050                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3050                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         5070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5070                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       174439                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          174439                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               5070                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             177489                       # number of demand (read+write) misses
system.l2.demand_misses::total                 182559                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5070                       # number of overall misses
system.l2.overall_misses::.cpu.data            177489                       # number of overall misses
system.l2.overall_misses::total                182559                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    804567500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     804567500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    444809500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    444809500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  15758720500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15758720500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    444809500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16563288000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17008097500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    444809500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16563288000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17008097500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks      1267653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1267653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1389837                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1389837                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        149414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            149414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1404486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1404486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      1674821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1674821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1404486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1824235                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3228721                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1404486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1824235                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3228721                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.020413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020413                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003610                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104154                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.097295                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056542                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.097295                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056542                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 263792.622951                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 263792.622951                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87733.629191                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87733.629191                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90339.433842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90339.433842                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87733.629191                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93320.081808                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93164.935719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87733.629191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93320.081808                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93164.935719                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12950                       # number of writebacks
system.l2.writebacks::total                     12950                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks         4938                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4938                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         3050                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3050                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5070                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       174439                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       174439                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          5070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        177489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            182559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       177489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           182559                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    774067500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    774067500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    394109500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    394109500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14014330500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14014330500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    394109500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14788398000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15182507500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    394109500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14788398000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15182507500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.020413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.020413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104154                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.097295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.097295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056542                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 253792.622951                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 253792.622951                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77733.629191                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77733.629191                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80339.433842                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80339.433842                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77733.629191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83320.081808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83164.935719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77733.629191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83320.081808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83164.935719                       # average overall mshr miss latency
system.l2.replacements                         187217                       # number of replacements
system.membus.snoop_filter.tot_requests        364576                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       182017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             179509                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12950                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169067                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3050                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3050                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        179509                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       547135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 547135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6256288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6256288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            182559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  182559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              182559                       # Request fanout histogram
system.membus.reqLayer0.occupancy           402361000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          597884500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6457250                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3228531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        26388                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10138                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10137                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 111746895500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3079307                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1280603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1404422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          730721                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           149414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          149414                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1404486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1674821                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4213394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5472577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9685971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     89885056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     98940416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              188825472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          187217                       # Total snoops (count)
system.tol2bus.snoopTraffic                    414400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3415938                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010694                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.102859                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3379410     98.93%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36527      1.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3415938                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4564662500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1404486000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1824235000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
