/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE1_TPC0_CFG_REGS_H_
#define ASIC_REG_DCORE1_TPC0_CFG_REGS_H_

/*
 *****************************************
 *   DCORE1_TPC0_CFG
 *   (Prototype: TPC)
 *****************************************
 */

#define mmDCORE1_TPC0_CFG_TPC_COUNT 0x420BC18

#define mmDCORE1_TPC0_CFG_TPC_ID 0x420BC1C

#define mmDCORE1_TPC0_CFG_STALL_ON_ERR 0x420BC20

#define mmDCORE1_TPC0_CFG_CLK_EN 0x420BC24

#define mmDCORE1_TPC0_CFG_IQ_RL_EN 0x420BC28

#define mmDCORE1_TPC0_CFG_IQ_RL_SAT 0x420BC2C

#define mmDCORE1_TPC0_CFG_IQ_RL_RST_TOKEN 0x420BC30

#define mmDCORE1_TPC0_CFG_IQ_RL_TIMEOUT 0x420BC34

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_2_0 0x420BC38

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_2_1 0x420BC3C

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_2_2 0x420BC40

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_2_3 0x420BC44

#define mmDCORE1_TPC0_CFG_IQ_LBW_CLK_EN 0x420BC48

#define mmDCORE1_TPC0_CFG_TPC_LOCK_VALUE_0 0x420BC4C

#define mmDCORE1_TPC0_CFG_TPC_LOCK_VALUE_1 0x420BC50

#define mmDCORE1_TPC0_CFG_TPC_LOCK_VALUE_2 0x420BC54

#define mmDCORE1_TPC0_CFG_TPC_LOCK_VALUE_3 0x420BC58

#define mmDCORE1_TPC0_CFG_TPC_LOCK_0 0x420BC5C

#define mmDCORE1_TPC0_CFG_TPC_LOCK_1 0x420BC60

#define mmDCORE1_TPC0_CFG_TPC_LOCK_2 0x420BC64

#define mmDCORE1_TPC0_CFG_TPC_LOCK_3 0x420BC68

#define mmDCORE1_TPC0_CFG_CGU_SB 0x420BC6C

#define mmDCORE1_TPC0_CFG_CGU_CNT 0x420BC70

#define mmDCORE1_TPC0_CFG_CGU_CPE_0 0x420BC74

#define mmDCORE1_TPC0_CFG_CGU_CPE_1 0x420BC78

#define mmDCORE1_TPC0_CFG_CGU_CPE_2 0x420BC7C

#define mmDCORE1_TPC0_CFG_CGU_CPE_3 0x420BC80

#define mmDCORE1_TPC0_CFG_CGU_CPE_4 0x420BC84

#define mmDCORE1_TPC0_CFG_CGU_CPE_5 0x420BC88

#define mmDCORE1_TPC0_CFG_CGU_CPE_6 0x420BC8C

#define mmDCORE1_TPC0_CFG_CGU_CPE_7 0x420BC90

#define mmDCORE1_TPC0_CFG_FP16_FTZ_IN 0x420BC94

#define mmDCORE1_TPC0_CFG_DCACHE_CFG 0x420BC98

#define mmDCORE1_TPC0_CFG_E2E_CRDT_TOP 0x420BC9C

#define mmDCORE1_TPC0_CFG_TPC_DCACHE_L0CD 0x420BCA0

#define mmDCORE1_TPC0_CFG_TPC_SB_L0CD 0x420BCA4

#define mmDCORE1_TPC0_CFG_CONV_ROUND_CSR 0x420BCA8

#define mmDCORE1_TPC0_CFG_TSB_OCCUPANCY 0x420BCAC

#define mmDCORE1_TPC0_CFG_ARB_QNT_HBW_WEIGHT 0x420BCB0

#define mmDCORE1_TPC0_CFG_ARB_QNT_LBW_WEIGHT 0x420BCB4

#define mmDCORE1_TPC0_CFG_ARB_CNT_HBW_WEIGHT 0x420BCB8

#define mmDCORE1_TPC0_CFG_ARB_CNT_LBW_WEIGHT 0x420BCBC

#define mmDCORE1_TPC0_CFG_LUT_FUNC32_BASE2_ADDR_LO 0x420BCC0

#define mmDCORE1_TPC0_CFG_LUT_FUNC32_BASE2_ADDR_HI 0x420BCC4

#define mmDCORE1_TPC0_CFG_LUT_FUNC64_BASE2_ADDR_LO 0x420BCC8

#define mmDCORE1_TPC0_CFG_LUT_FUNC64_BASE2_ADDR_HI 0x420BCCC

#define mmDCORE1_TPC0_CFG_LUT_FUNC128_BASE2_ADDR_LO 0x420BCD0

#define mmDCORE1_TPC0_CFG_LUT_FUNC128_BASE2_ADDR_HI 0x420BCD4

#define mmDCORE1_TPC0_CFG_LUT_FUNC256_BASE2_ADDR_LO 0x420BCD8

#define mmDCORE1_TPC0_CFG_LUT_FUNC256_BASE2_ADDR_HI 0x420BCDC

#define mmDCORE1_TPC0_CFG_SPE_LFSR_POLYNOM 0x420BCE0

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_GLBL 0x420BCE4

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_0 0x420BCE8

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_1 0x420BCEC

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_2 0x420BCF0

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_3 0x420BCF4

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_MASK_LO_0 0x420BCF8

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_MASK_LO_1 0x420BCFC

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_MASK_LO_2 0x420BD00

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_MASK_LO_3 0x420BD04

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_MASK_HI_0 0x420BD08

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_MASK_HI_1 0x420BD0C

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_MASK_HI_2 0x420BD10

#define mmDCORE1_TPC0_CFG_TSB_CFG_MTRR_MASK_HI_3 0x420BD14

#define mmDCORE1_TPC0_CFG_FP8_143_BIAS 0x420BD64

#define mmDCORE1_TPC0_CFG_ROUND_CSR 0x420BD68

#define mmDCORE1_TPC0_CFG_HB_PROT 0x420BD6C

#define mmDCORE1_TPC0_CFG_LB_PROT 0x420BD70

#define mmDCORE1_TPC0_CFG_SEMAPHORE 0x420BD74

#define mmDCORE1_TPC0_CFG_VFLAGS 0x420BD78

#define mmDCORE1_TPC0_CFG_SFLAGS 0x420BD7C

#define mmDCORE1_TPC0_CFG_LFSR_POLYNOM 0x420BD80

#define mmDCORE1_TPC0_CFG_STATUS 0x420BD84

#define mmDCORE1_TPC0_CFG_CFG_BASE_ADDRESS_HIGH 0x420BD88

#define mmDCORE1_TPC0_CFG_CFG_SUBTRACT_VALUE 0x420BD8C

#define mmDCORE1_TPC0_CFG_SM_BASE_ADDRESS_HIGH 0x420BD90

#define mmDCORE1_TPC0_CFG_TPC_CMD 0x420BD94

#define mmDCORE1_TPC0_CFG_TPC_EXECUTE 0x420BD98

#define mmDCORE1_TPC0_CFG_TPC_STALL 0x420BD9C

#define mmDCORE1_TPC0_CFG_ICACHE_BASE_ADDERESS_LOW 0x420BDA0

#define mmDCORE1_TPC0_CFG_ICACHE_BASE_ADDERESS_HIGH 0x420BDA4

#define mmDCORE1_TPC0_CFG_RD_RATE_LIMIT 0x420BDA8

#define mmDCORE1_TPC0_CFG_WR_RATE_LIMIT 0x420BDAC

#define mmDCORE1_TPC0_CFG_MSS_CONFIG 0x420BDB0

#define mmDCORE1_TPC0_CFG_TPC_INTR_CAUSE 0x420BDB4

#define mmDCORE1_TPC0_CFG_TPC_INTR_MASK 0x420BDB8

#define mmDCORE1_TPC0_CFG_WQ_CREDITS 0x420BDBC

#define mmDCORE1_TPC0_CFG_OPCODE_EXEC 0x420BDC0

#define mmDCORE1_TPC0_CFG_LUT_FUNC32_BASE_ADDR_LO 0x420BDC4

#define mmDCORE1_TPC0_CFG_LUT_FUNC32_BASE_ADDR_HI 0x420BDC8

#define mmDCORE1_TPC0_CFG_LUT_FUNC64_BASE_ADDR_LO 0x420BDCC

#define mmDCORE1_TPC0_CFG_LUT_FUNC64_BASE_ADDR_HI 0x420BDD0

#define mmDCORE1_TPC0_CFG_LUT_FUNC128_BASE_ADDR_LO 0x420BDD4

#define mmDCORE1_TPC0_CFG_LUT_FUNC128_BASE_ADDR_HI 0x420BDD8

#define mmDCORE1_TPC0_CFG_LUT_FUNC256_BASE_ADDR_LO 0x420BDDC

#define mmDCORE1_TPC0_CFG_LUT_FUNC256_BASE_ADDR_HI 0x420BDE0

#define mmDCORE1_TPC0_CFG_TSB_CFG_MAX_SIZE 0x420BDE4

#define mmDCORE1_TPC0_CFG_TSB_CFG 0x420BDE8

#define mmDCORE1_TPC0_CFG_TSB_INFLIGHT_CNTR 0x420BDEC

#define mmDCORE1_TPC0_CFG_WQ_INFLIGHT_CNTR 0x420BDF0

#define mmDCORE1_TPC0_CFG_WQ_LBW_TOTAL_CNTR 0x420BDF4

#define mmDCORE1_TPC0_CFG_WQ_HBW_TOTAL_CNTR 0x420BDF8

#define mmDCORE1_TPC0_CFG_IRQ_OCCOUPY_CNTR 0x420BDFC

#endif /* ASIC_REG_DCORE1_TPC0_CFG_REGS_H_ */
