*Day Four*
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/7573013d-c7b1-4568-9a6d-91ffa20138f9)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/047b8cc8-83dd-42a7-a491-951ed36a745d)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/028b2b00-fde5-444b-bdb4-d181d619755f)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/081d6c5f-12ec-464a-8e52-487de025fc71)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/1dcbd1fb-c037-4e97-85a7-40dc3c5e186f)

grid 0.46um 0.34um 0.23um 0.17um
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/bbd5dfb9-4311-4f9d-a4c3-c151d77a130f)

sky130_fd_sc_hd__typical.lib
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/b1a5d6d9-a928-4489-9244-c79b7d8a5604)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/7e0efaa3-8ec6-4ef4-bdc2-0570d4def3de)

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/e02d6c9f-80fa-4b45-9e8a-4f5f7eadd066)

sky130_vsdinv.lef file open

![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/b13d00c1-cc72-4799-8975-e48c2af2f106)


cp of the sky130_vsdinv.lef file 
![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/74b8b3c1-fc89-4e43-8683-46f2844327f7)


![image](https://github.com/piyushk246/Digital_VLSI_SoC_Design_And_Planning/assets/65733681/58718723-d0c9-40bb-bac9-52ef7551b224)
