// Seed: 3242799423
module module_0 (
    output wand id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    output wor id_4,
    input supply1 id_5
);
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wand id_3,
    input wire id_4,
    output wor id_5,
    output tri0 id_6,
    output supply1 id_7,
    output uwire id_8,
    input tri id_9,
    output wor id_10,
    output supply1 id_11,
    output tri id_12,
    input supply1 id_13,
    input supply0 id_14,
    output wor id_15,
    input wire id_16,
    input supply0 id_17,
    input tri1 id_18,
    output uwire id_19,
    input tri id_20,
    input tri0 id_21,
    output tri id_22,
    input wire id_23,
    output tri0 id_24,
    output tri1 id_25,
    input wire id_26,
    id_38,
    input wand id_27,
    output tri id_28,
    output tri id_29,
    input wire id_30,
    input uwire id_31,
    output wor id_32,
    output wor id_33,
    output tri id_34,
    input uwire id_35,
    id_39,
    input tri0 id_36
);
  logic [7:0][-1 'b0 >=  1] id_40 (id_22);
  assign id_28 = id_13;
  wire id_41;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_17,
      id_1,
      id_33,
      id_26
  );
  assign modCall_1.id_1 = 0;
endmodule
