ARM GAS  /tmp/cc9TTQTg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Core/Src/spi.c"
  20              		.section	.text.MX_SPI1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_SPI1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_SPI1_Init:
  28              	.LFB239:
   1:./Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:./Core/Src/spi.c **** /**
   3:./Core/Src/spi.c ****   ******************************************************************************
   4:./Core/Src/spi.c ****   * @file    spi.c
   5:./Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:./Core/Src/spi.c ****   *          of the SPI instances.
   7:./Core/Src/spi.c ****   ******************************************************************************
   8:./Core/Src/spi.c ****   * @attention
   9:./Core/Src/spi.c ****   *
  10:./Core/Src/spi.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:./Core/Src/spi.c ****   * All rights reserved.
  12:./Core/Src/spi.c ****   *
  13:./Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:./Core/Src/spi.c ****   * in the root directory of this software component.
  15:./Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:./Core/Src/spi.c ****   *
  17:./Core/Src/spi.c ****   ******************************************************************************
  18:./Core/Src/spi.c ****   */
  19:./Core/Src/spi.c **** /* USER CODE END Header */
  20:./Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:./Core/Src/spi.c **** #include "spi.h"
  22:./Core/Src/spi.c **** 
  23:./Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:./Core/Src/spi.c **** 
  25:./Core/Src/spi.c **** /* USER CODE END 0 */
  26:./Core/Src/spi.c **** 
  27:./Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:./Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  29:./Core/Src/spi.c **** SPI_HandleTypeDef hspi3;
  30:./Core/Src/spi.c **** 
ARM GAS  /tmp/cc9TTQTg.s 			page 2


  31:./Core/Src/spi.c **** /* SPI1 init function */
  32:./Core/Src/spi.c **** void MX_SPI1_Init(void)
  33:./Core/Src/spi.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  34:./Core/Src/spi.c **** 
  35:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  36:./Core/Src/spi.c **** 
  37:./Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  38:./Core/Src/spi.c **** 
  39:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  40:./Core/Src/spi.c **** 
  41:./Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  42:./Core/Src/spi.c ****   hspi1.Instance = SPI1;
  38              		.loc 1 42 3 view .LVU1
  39              		.loc 1 42 18 is_stmt 0 view .LVU2
  40 0002 0D48     		ldr	r0, .L5
  41 0004 0D4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  43:./Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 43 3 is_stmt 1 view .LVU3
  44              		.loc 1 43 19 is_stmt 0 view .LVU4
  45 0008 4FF48273 		mov	r3, #260
  46 000c 4360     		str	r3, [r0, #4]
  44:./Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  47              		.loc 1 44 3 is_stmt 1 view .LVU5
  48              		.loc 1 44 24 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  45:./Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  51              		.loc 1 45 3 is_stmt 1 view .LVU7
  52              		.loc 1 45 23 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  46:./Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  54              		.loc 1 46 3 is_stmt 1 view .LVU9
  55              		.loc 1 46 26 is_stmt 0 view .LVU10
  56 0014 0361     		str	r3, [r0, #16]
  47:./Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  57              		.loc 1 47 3 is_stmt 1 view .LVU11
  58              		.loc 1 47 23 is_stmt 0 view .LVU12
  59 0016 4361     		str	r3, [r0, #20]
  48:./Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  60              		.loc 1 48 3 is_stmt 1 view .LVU13
  61              		.loc 1 48 18 is_stmt 0 view .LVU14
  62 0018 4FF40072 		mov	r2, #512
  63 001c 8261     		str	r2, [r0, #24]
  49:./Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  64              		.loc 1 49 3 is_stmt 1 view .LVU15
  65              		.loc 1 49 32 is_stmt 0 view .LVU16
  66 001e C361     		str	r3, [r0, #28]
ARM GAS  /tmp/cc9TTQTg.s 			page 3


  50:./Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67              		.loc 1 50 3 is_stmt 1 view .LVU17
  68              		.loc 1 50 23 is_stmt 0 view .LVU18
  69 0020 0362     		str	r3, [r0, #32]
  51:./Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  70              		.loc 1 51 3 is_stmt 1 view .LVU19
  71              		.loc 1 51 21 is_stmt 0 view .LVU20
  72 0022 4362     		str	r3, [r0, #36]
  52:./Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  73              		.loc 1 52 3 is_stmt 1 view .LVU21
  74              		.loc 1 52 29 is_stmt 0 view .LVU22
  75 0024 8362     		str	r3, [r0, #40]
  53:./Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  76              		.loc 1 53 3 is_stmt 1 view .LVU23
  77              		.loc 1 53 28 is_stmt 0 view .LVU24
  78 0026 0A23     		movs	r3, #10
  79 0028 C362     		str	r3, [r0, #44]
  54:./Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  80              		.loc 1 54 3 is_stmt 1 view .LVU25
  81              		.loc 1 54 7 is_stmt 0 view .LVU26
  82 002a FFF7FEFF 		bl	HAL_SPI_Init
  83              	.LVL0:
  84              		.loc 1 54 6 discriminator 1 view .LVU27
  85 002e 00B9     		cbnz	r0, .L4
  86              	.L1:
  55:./Core/Src/spi.c ****   {
  56:./Core/Src/spi.c ****     Error_Handler();
  57:./Core/Src/spi.c ****   }
  58:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:./Core/Src/spi.c **** 
  60:./Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:./Core/Src/spi.c **** 
  62:./Core/Src/spi.c **** }
  87              		.loc 1 62 1 view .LVU28
  88 0030 08BD     		pop	{r3, pc}
  89              	.L4:
  56:./Core/Src/spi.c ****   }
  90              		.loc 1 56 5 is_stmt 1 view .LVU29
  91 0032 FFF7FEFF 		bl	Error_Handler
  92              	.LVL1:
  93              		.loc 1 62 1 is_stmt 0 view .LVU30
  94 0036 FBE7     		b	.L1
  95              	.L6:
  96              		.align	2
  97              	.L5:
  98 0038 00000000 		.word	hspi1
  99 003c 00300140 		.word	1073819648
 100              		.cfi_endproc
 101              	.LFE239:
 103              		.section	.text.MX_SPI2_Init,"ax",%progbits
 104              		.align	1
 105              		.global	MX_SPI2_Init
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	MX_SPI2_Init:
 111              	.LFB240:
ARM GAS  /tmp/cc9TTQTg.s 			page 4


  63:./Core/Src/spi.c **** /* SPI2 init function */
  64:./Core/Src/spi.c **** void MX_SPI2_Init(void)
  65:./Core/Src/spi.c **** {
 112              		.loc 1 65 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116 0000 08B5     		push	{r3, lr}
 117              	.LCFI1:
 118              		.cfi_def_cfa_offset 8
 119              		.cfi_offset 3, -8
 120              		.cfi_offset 14, -4
  66:./Core/Src/spi.c **** 
  67:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  68:./Core/Src/spi.c **** 
  69:./Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  70:./Core/Src/spi.c **** 
  71:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  72:./Core/Src/spi.c **** 
  73:./Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  74:./Core/Src/spi.c ****   hspi2.Instance = SPI2;
 121              		.loc 1 74 3 view .LVU32
 122              		.loc 1 74 18 is_stmt 0 view .LVU33
 123 0002 0D48     		ldr	r0, .L11
 124 0004 0D4B     		ldr	r3, .L11+4
 125 0006 0360     		str	r3, [r0]
  75:./Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 126              		.loc 1 75 3 is_stmt 1 view .LVU34
 127              		.loc 1 75 19 is_stmt 0 view .LVU35
 128 0008 4FF48273 		mov	r3, #260
 129 000c 4360     		str	r3, [r0, #4]
  76:./Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 130              		.loc 1 76 3 is_stmt 1 view .LVU36
 131              		.loc 1 76 24 is_stmt 0 view .LVU37
 132 000e 0023     		movs	r3, #0
 133 0010 8360     		str	r3, [r0, #8]
  77:./Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 134              		.loc 1 77 3 is_stmt 1 view .LVU38
 135              		.loc 1 77 23 is_stmt 0 view .LVU39
 136 0012 C360     		str	r3, [r0, #12]
  78:./Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 137              		.loc 1 78 3 is_stmt 1 view .LVU40
 138              		.loc 1 78 26 is_stmt 0 view .LVU41
 139 0014 0361     		str	r3, [r0, #16]
  79:./Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 140              		.loc 1 79 3 is_stmt 1 view .LVU42
 141              		.loc 1 79 23 is_stmt 0 view .LVU43
 142 0016 4361     		str	r3, [r0, #20]
  80:./Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 143              		.loc 1 80 3 is_stmt 1 view .LVU44
 144              		.loc 1 80 18 is_stmt 0 view .LVU45
 145 0018 4FF40072 		mov	r2, #512
 146 001c 8261     		str	r2, [r0, #24]
  81:./Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 147              		.loc 1 81 3 is_stmt 1 view .LVU46
 148              		.loc 1 81 32 is_stmt 0 view .LVU47
 149 001e C361     		str	r3, [r0, #28]
ARM GAS  /tmp/cc9TTQTg.s 			page 5


  82:./Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 150              		.loc 1 82 3 is_stmt 1 view .LVU48
 151              		.loc 1 82 23 is_stmt 0 view .LVU49
 152 0020 0362     		str	r3, [r0, #32]
  83:./Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 153              		.loc 1 83 3 is_stmt 1 view .LVU50
 154              		.loc 1 83 21 is_stmt 0 view .LVU51
 155 0022 4362     		str	r3, [r0, #36]
  84:./Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 156              		.loc 1 84 3 is_stmt 1 view .LVU52
 157              		.loc 1 84 29 is_stmt 0 view .LVU53
 158 0024 8362     		str	r3, [r0, #40]
  85:./Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
 159              		.loc 1 85 3 is_stmt 1 view .LVU54
 160              		.loc 1 85 28 is_stmt 0 view .LVU55
 161 0026 0A23     		movs	r3, #10
 162 0028 C362     		str	r3, [r0, #44]
  86:./Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 163              		.loc 1 86 3 is_stmt 1 view .LVU56
 164              		.loc 1 86 7 is_stmt 0 view .LVU57
 165 002a FFF7FEFF 		bl	HAL_SPI_Init
 166              	.LVL2:
 167              		.loc 1 86 6 discriminator 1 view .LVU58
 168 002e 00B9     		cbnz	r0, .L10
 169              	.L7:
  87:./Core/Src/spi.c ****   {
  88:./Core/Src/spi.c ****     Error_Handler();
  89:./Core/Src/spi.c ****   }
  90:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  91:./Core/Src/spi.c **** 
  92:./Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  93:./Core/Src/spi.c **** 
  94:./Core/Src/spi.c **** }
 170              		.loc 1 94 1 view .LVU59
 171 0030 08BD     		pop	{r3, pc}
 172              	.L10:
  88:./Core/Src/spi.c ****   }
 173              		.loc 1 88 5 is_stmt 1 view .LVU60
 174 0032 FFF7FEFF 		bl	Error_Handler
 175              	.LVL3:
 176              		.loc 1 94 1 is_stmt 0 view .LVU61
 177 0036 FBE7     		b	.L7
 178              	.L12:
 179              		.align	2
 180              	.L11:
 181 0038 00000000 		.word	hspi2
 182 003c 00380040 		.word	1073756160
 183              		.cfi_endproc
 184              	.LFE240:
 186              		.section	.text.MX_SPI3_Init,"ax",%progbits
 187              		.align	1
 188              		.global	MX_SPI3_Init
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 193              	MX_SPI3_Init:
 194              	.LFB241:
ARM GAS  /tmp/cc9TTQTg.s 			page 6


  95:./Core/Src/spi.c **** /* SPI3 init function */
  96:./Core/Src/spi.c **** void MX_SPI3_Init(void)
  97:./Core/Src/spi.c **** {
 195              		.loc 1 97 1 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 0
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199 0000 08B5     		push	{r3, lr}
 200              	.LCFI2:
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 3, -8
 203              		.cfi_offset 14, -4
  98:./Core/Src/spi.c **** 
  99:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 100:./Core/Src/spi.c **** 
 101:./Core/Src/spi.c ****   /* USER CODE END SPI3_Init 0 */
 102:./Core/Src/spi.c **** 
 103:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 104:./Core/Src/spi.c **** 
 105:./Core/Src/spi.c ****   /* USER CODE END SPI3_Init 1 */
 106:./Core/Src/spi.c ****   hspi3.Instance = SPI3;
 204              		.loc 1 106 3 view .LVU63
 205              		.loc 1 106 18 is_stmt 0 view .LVU64
 206 0002 0D48     		ldr	r0, .L17
 207 0004 0D4B     		ldr	r3, .L17+4
 208 0006 0360     		str	r3, [r0]
 107:./Core/Src/spi.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 209              		.loc 1 107 3 is_stmt 1 view .LVU65
 210              		.loc 1 107 19 is_stmt 0 view .LVU66
 211 0008 4FF48273 		mov	r3, #260
 212 000c 4360     		str	r3, [r0, #4]
 108:./Core/Src/spi.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 213              		.loc 1 108 3 is_stmt 1 view .LVU67
 214              		.loc 1 108 24 is_stmt 0 view .LVU68
 215 000e 0023     		movs	r3, #0
 216 0010 8360     		str	r3, [r0, #8]
 109:./Core/Src/spi.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 217              		.loc 1 109 3 is_stmt 1 view .LVU69
 218              		.loc 1 109 23 is_stmt 0 view .LVU70
 219 0012 C360     		str	r3, [r0, #12]
 110:./Core/Src/spi.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 220              		.loc 1 110 3 is_stmt 1 view .LVU71
 221              		.loc 1 110 26 is_stmt 0 view .LVU72
 222 0014 0361     		str	r3, [r0, #16]
 111:./Core/Src/spi.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 223              		.loc 1 111 3 is_stmt 1 view .LVU73
 224              		.loc 1 111 23 is_stmt 0 view .LVU74
 225 0016 4361     		str	r3, [r0, #20]
 112:./Core/Src/spi.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 226              		.loc 1 112 3 is_stmt 1 view .LVU75
 227              		.loc 1 112 18 is_stmt 0 view .LVU76
 228 0018 4FF40072 		mov	r2, #512
 229 001c 8261     		str	r2, [r0, #24]
 113:./Core/Src/spi.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 230              		.loc 1 113 3 is_stmt 1 view .LVU77
 231              		.loc 1 113 32 is_stmt 0 view .LVU78
 232 001e C361     		str	r3, [r0, #28]
ARM GAS  /tmp/cc9TTQTg.s 			page 7


 114:./Core/Src/spi.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 233              		.loc 1 114 3 is_stmt 1 view .LVU79
 234              		.loc 1 114 23 is_stmt 0 view .LVU80
 235 0020 0362     		str	r3, [r0, #32]
 115:./Core/Src/spi.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 236              		.loc 1 115 3 is_stmt 1 view .LVU81
 237              		.loc 1 115 21 is_stmt 0 view .LVU82
 238 0022 4362     		str	r3, [r0, #36]
 116:./Core/Src/spi.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 239              		.loc 1 116 3 is_stmt 1 view .LVU83
 240              		.loc 1 116 29 is_stmt 0 view .LVU84
 241 0024 8362     		str	r3, [r0, #40]
 117:./Core/Src/spi.c ****   hspi3.Init.CRCPolynomial = 10;
 242              		.loc 1 117 3 is_stmt 1 view .LVU85
 243              		.loc 1 117 28 is_stmt 0 view .LVU86
 244 0026 0A23     		movs	r3, #10
 245 0028 C362     		str	r3, [r0, #44]
 118:./Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 246              		.loc 1 118 3 is_stmt 1 view .LVU87
 247              		.loc 1 118 7 is_stmt 0 view .LVU88
 248 002a FFF7FEFF 		bl	HAL_SPI_Init
 249              	.LVL4:
 250              		.loc 1 118 6 discriminator 1 view .LVU89
 251 002e 00B9     		cbnz	r0, .L16
 252              	.L13:
 119:./Core/Src/spi.c ****   {
 120:./Core/Src/spi.c ****     Error_Handler();
 121:./Core/Src/spi.c ****   }
 122:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 123:./Core/Src/spi.c **** 
 124:./Core/Src/spi.c ****   /* USER CODE END SPI3_Init 2 */
 125:./Core/Src/spi.c **** 
 126:./Core/Src/spi.c **** }
 253              		.loc 1 126 1 view .LVU90
 254 0030 08BD     		pop	{r3, pc}
 255              	.L16:
 120:./Core/Src/spi.c ****   }
 256              		.loc 1 120 5 is_stmt 1 view .LVU91
 257 0032 FFF7FEFF 		bl	Error_Handler
 258              	.LVL5:
 259              		.loc 1 126 1 is_stmt 0 view .LVU92
 260 0036 FBE7     		b	.L13
 261              	.L18:
 262              		.align	2
 263              	.L17:
 264 0038 00000000 		.word	hspi3
 265 003c 003C0040 		.word	1073757184
 266              		.cfi_endproc
 267              	.LFE241:
 269              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 270              		.align	1
 271              		.global	HAL_SPI_MspInit
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 276              	HAL_SPI_MspInit:
 277              	.LVL6:
ARM GAS  /tmp/cc9TTQTg.s 			page 8


 278              	.LFB242:
 127:./Core/Src/spi.c **** 
 128:./Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
 129:./Core/Src/spi.c **** {
 279              		.loc 1 129 1 is_stmt 1 view -0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 48
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283              		.loc 1 129 1 is_stmt 0 view .LVU94
 284 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 285              	.LCFI3:
 286              		.cfi_def_cfa_offset 20
 287              		.cfi_offset 4, -20
 288              		.cfi_offset 5, -16
 289              		.cfi_offset 6, -12
 290              		.cfi_offset 7, -8
 291              		.cfi_offset 14, -4
 292 0002 8DB0     		sub	sp, sp, #52
 293              	.LCFI4:
 294              		.cfi_def_cfa_offset 72
 130:./Core/Src/spi.c **** 
 131:./Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 295              		.loc 1 131 3 is_stmt 1 view .LVU95
 296              		.loc 1 131 20 is_stmt 0 view .LVU96
 297 0004 0023     		movs	r3, #0
 298 0006 0793     		str	r3, [sp, #28]
 299 0008 0893     		str	r3, [sp, #32]
 300 000a 0993     		str	r3, [sp, #36]
 301 000c 0A93     		str	r3, [sp, #40]
 302 000e 0B93     		str	r3, [sp, #44]
 132:./Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 303              		.loc 1 132 3 is_stmt 1 view .LVU97
 304              		.loc 1 132 15 is_stmt 0 view .LVU98
 305 0010 0368     		ldr	r3, [r0]
 306              		.loc 1 132 5 view .LVU99
 307 0012 494A     		ldr	r2, .L27
 308 0014 9342     		cmp	r3, r2
 309 0016 07D0     		beq	.L24
 133:./Core/Src/spi.c ****   {
 134:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 135:./Core/Src/spi.c **** 
 136:./Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
 137:./Core/Src/spi.c ****     /* SPI1 clock enable */
 138:./Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 139:./Core/Src/spi.c **** 
 140:./Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 141:./Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 142:./Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 143:./Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 144:./Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 145:./Core/Src/spi.c ****     PB3     ------> SPI1_SCK
 146:./Core/Src/spi.c ****     */
 147:./Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 148:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 149:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150:./Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 151:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
ARM GAS  /tmp/cc9TTQTg.s 			page 9


 152:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 153:./Core/Src/spi.c **** 
 154:./Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 155:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 156:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 157:./Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 158:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 159:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 160:./Core/Src/spi.c **** 
 161:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 162:./Core/Src/spi.c **** 
 163:./Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 164:./Core/Src/spi.c ****   }
 165:./Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 310              		.loc 1 165 8 is_stmt 1 view .LVU100
 311              		.loc 1 165 10 is_stmt 0 view .LVU101
 312 0018 484A     		ldr	r2, .L27+4
 313 001a 9342     		cmp	r3, r2
 314 001c 3BD0     		beq	.L25
 166:./Core/Src/spi.c ****   {
 167:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 168:./Core/Src/spi.c **** 
 169:./Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
 170:./Core/Src/spi.c ****     /* SPI2 clock enable */
 171:./Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 172:./Core/Src/spi.c **** 
 173:./Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 174:./Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 175:./Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 176:./Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 177:./Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 178:./Core/Src/spi.c ****     */
 179:./Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 180:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182:./Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 183:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 184:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 185:./Core/Src/spi.c **** 
 186:./Core/Src/spi.c ****     /* SPI2 interrupt Init */
 187:./Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 188:./Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI2_IRQn);
 189:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 190:./Core/Src/spi.c **** 
 191:./Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 192:./Core/Src/spi.c ****   }
 193:./Core/Src/spi.c ****   else if(spiHandle->Instance==SPI3)
 315              		.loc 1 193 8 is_stmt 1 view .LVU102
 316              		.loc 1 193 10 is_stmt 0 view .LVU103
 317 001e 484A     		ldr	r2, .L27+8
 318 0020 9342     		cmp	r3, r2
 319 0022 64D0     		beq	.L26
 320              	.LVL7:
 321              	.L19:
 194:./Core/Src/spi.c ****   {
 195:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 196:./Core/Src/spi.c **** 
ARM GAS  /tmp/cc9TTQTg.s 			page 10


 197:./Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 0 */
 198:./Core/Src/spi.c ****     /* SPI3 clock enable */
 199:./Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 200:./Core/Src/spi.c **** 
 201:./Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 202:./Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 203:./Core/Src/spi.c ****     PC10     ------> SPI3_SCK
 204:./Core/Src/spi.c ****     PC11     ------> SPI3_MISO
 205:./Core/Src/spi.c ****     PC12     ------> SPI3_MOSI
 206:./Core/Src/spi.c ****     */
 207:./Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 208:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210:./Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 211:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 212:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 213:./Core/Src/spi.c **** 
 214:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 215:./Core/Src/spi.c **** 
 216:./Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 1 */
 217:./Core/Src/spi.c ****   }
 218:./Core/Src/spi.c **** }
 322              		.loc 1 218 1 view .LVU104
 323 0024 0DB0     		add	sp, sp, #52
 324              	.LCFI5:
 325              		.cfi_remember_state
 326              		.cfi_def_cfa_offset 20
 327              		@ sp needed
 328 0026 F0BD     		pop	{r4, r5, r6, r7, pc}
 329              	.LVL8:
 330              	.L24:
 331              	.LCFI6:
 332              		.cfi_restore_state
 138:./Core/Src/spi.c **** 
 333              		.loc 1 138 5 is_stmt 1 view .LVU105
 334              	.LBB2:
 138:./Core/Src/spi.c **** 
 335              		.loc 1 138 5 view .LVU106
 336 0028 0024     		movs	r4, #0
 337 002a 0094     		str	r4, [sp]
 138:./Core/Src/spi.c **** 
 338              		.loc 1 138 5 view .LVU107
 339 002c 454B     		ldr	r3, .L27+12
 340 002e 5A6C     		ldr	r2, [r3, #68]
 341 0030 42F48052 		orr	r2, r2, #4096
 342 0034 5A64     		str	r2, [r3, #68]
 138:./Core/Src/spi.c **** 
 343              		.loc 1 138 5 view .LVU108
 344 0036 5A6C     		ldr	r2, [r3, #68]
 345 0038 02F48052 		and	r2, r2, #4096
 346 003c 0092     		str	r2, [sp]
 138:./Core/Src/spi.c **** 
 347              		.loc 1 138 5 view .LVU109
 348 003e 009A     		ldr	r2, [sp]
 349              	.LBE2:
 138:./Core/Src/spi.c **** 
 350              		.loc 1 138 5 view .LVU110
ARM GAS  /tmp/cc9TTQTg.s 			page 11


 140:./Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 351              		.loc 1 140 5 view .LVU111
 352              	.LBB3:
 140:./Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 353              		.loc 1 140 5 view .LVU112
 354 0040 0194     		str	r4, [sp, #4]
 140:./Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 355              		.loc 1 140 5 view .LVU113
 356 0042 1A6B     		ldr	r2, [r3, #48]
 357 0044 42F00102 		orr	r2, r2, #1
 358 0048 1A63     		str	r2, [r3, #48]
 140:./Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 359              		.loc 1 140 5 view .LVU114
 360 004a 1A6B     		ldr	r2, [r3, #48]
 361 004c 02F00102 		and	r2, r2, #1
 362 0050 0192     		str	r2, [sp, #4]
 140:./Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 363              		.loc 1 140 5 view .LVU115
 364 0052 019A     		ldr	r2, [sp, #4]
 365              	.LBE3:
 140:./Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 366              		.loc 1 140 5 view .LVU116
 141:./Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 367              		.loc 1 141 5 view .LVU117
 368              	.LBB4:
 141:./Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 369              		.loc 1 141 5 view .LVU118
 370 0054 0294     		str	r4, [sp, #8]
 141:./Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 371              		.loc 1 141 5 view .LVU119
 372 0056 1A6B     		ldr	r2, [r3, #48]
 373 0058 42F00202 		orr	r2, r2, #2
 374 005c 1A63     		str	r2, [r3, #48]
 141:./Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 375              		.loc 1 141 5 view .LVU120
 376 005e 1B6B     		ldr	r3, [r3, #48]
 377 0060 03F00203 		and	r3, r3, #2
 378 0064 0293     		str	r3, [sp, #8]
 141:./Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 379              		.loc 1 141 5 view .LVU121
 380 0066 029B     		ldr	r3, [sp, #8]
 381              	.LBE4:
 141:./Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 382              		.loc 1 141 5 view .LVU122
 147:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 383              		.loc 1 147 5 view .LVU123
 147:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 384              		.loc 1 147 25 is_stmt 0 view .LVU124
 385 0068 C023     		movs	r3, #192
 386 006a 0793     		str	r3, [sp, #28]
 148:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 387              		.loc 1 148 5 is_stmt 1 view .LVU125
 148:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 388              		.loc 1 148 26 is_stmt 0 view .LVU126
 389 006c 0227     		movs	r7, #2
 390 006e 0897     		str	r7, [sp, #32]
 149:./Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/cc9TTQTg.s 			page 12


 391              		.loc 1 149 5 is_stmt 1 view .LVU127
 150:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 392              		.loc 1 150 5 view .LVU128
 150:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 393              		.loc 1 150 27 is_stmt 0 view .LVU129
 394 0070 0326     		movs	r6, #3
 395 0072 0A96     		str	r6, [sp, #40]
 151:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 396              		.loc 1 151 5 is_stmt 1 view .LVU130
 151:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 397              		.loc 1 151 31 is_stmt 0 view .LVU131
 398 0074 0525     		movs	r5, #5
 399 0076 0B95     		str	r5, [sp, #44]
 152:./Core/Src/spi.c **** 
 400              		.loc 1 152 5 is_stmt 1 view .LVU132
 401 0078 07A9     		add	r1, sp, #28
 402 007a 3348     		ldr	r0, .L27+16
 403              	.LVL9:
 152:./Core/Src/spi.c **** 
 404              		.loc 1 152 5 is_stmt 0 view .LVU133
 405 007c FFF7FEFF 		bl	HAL_GPIO_Init
 406              	.LVL10:
 154:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 407              		.loc 1 154 5 is_stmt 1 view .LVU134
 154:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 408              		.loc 1 154 25 is_stmt 0 view .LVU135
 409 0080 0823     		movs	r3, #8
 410 0082 0793     		str	r3, [sp, #28]
 155:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 411              		.loc 1 155 5 is_stmt 1 view .LVU136
 155:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 412              		.loc 1 155 26 is_stmt 0 view .LVU137
 413 0084 0897     		str	r7, [sp, #32]
 156:./Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 414              		.loc 1 156 5 is_stmt 1 view .LVU138
 156:./Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 415              		.loc 1 156 26 is_stmt 0 view .LVU139
 416 0086 0994     		str	r4, [sp, #36]
 157:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 417              		.loc 1 157 5 is_stmt 1 view .LVU140
 157:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 418              		.loc 1 157 27 is_stmt 0 view .LVU141
 419 0088 0A96     		str	r6, [sp, #40]
 158:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 420              		.loc 1 158 5 is_stmt 1 view .LVU142
 158:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 421              		.loc 1 158 31 is_stmt 0 view .LVU143
 422 008a 0B95     		str	r5, [sp, #44]
 159:./Core/Src/spi.c **** 
 423              		.loc 1 159 5 is_stmt 1 view .LVU144
 424 008c 07A9     		add	r1, sp, #28
 425 008e 2F48     		ldr	r0, .L27+20
 426 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 427              	.LVL11:
 428 0094 C6E7     		b	.L19
 429              	.LVL12:
 430              	.L25:
ARM GAS  /tmp/cc9TTQTg.s 			page 13


 171:./Core/Src/spi.c **** 
 431              		.loc 1 171 5 view .LVU145
 432              	.LBB5:
 171:./Core/Src/spi.c **** 
 433              		.loc 1 171 5 view .LVU146
 434 0096 0024     		movs	r4, #0
 435 0098 0394     		str	r4, [sp, #12]
 171:./Core/Src/spi.c **** 
 436              		.loc 1 171 5 view .LVU147
 437 009a 2A4B     		ldr	r3, .L27+12
 438 009c 1A6C     		ldr	r2, [r3, #64]
 439 009e 42F48042 		orr	r2, r2, #16384
 440 00a2 1A64     		str	r2, [r3, #64]
 171:./Core/Src/spi.c **** 
 441              		.loc 1 171 5 view .LVU148
 442 00a4 1A6C     		ldr	r2, [r3, #64]
 443 00a6 02F48042 		and	r2, r2, #16384
 444 00aa 0392     		str	r2, [sp, #12]
 171:./Core/Src/spi.c **** 
 445              		.loc 1 171 5 view .LVU149
 446 00ac 039A     		ldr	r2, [sp, #12]
 447              	.LBE5:
 171:./Core/Src/spi.c **** 
 448              		.loc 1 171 5 view .LVU150
 173:./Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 449              		.loc 1 173 5 view .LVU151
 450              	.LBB6:
 173:./Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 451              		.loc 1 173 5 view .LVU152
 452 00ae 0494     		str	r4, [sp, #16]
 173:./Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 453              		.loc 1 173 5 view .LVU153
 454 00b0 1A6B     		ldr	r2, [r3, #48]
 455 00b2 42F00202 		orr	r2, r2, #2
 456 00b6 1A63     		str	r2, [r3, #48]
 173:./Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 457              		.loc 1 173 5 view .LVU154
 458 00b8 1B6B     		ldr	r3, [r3, #48]
 459 00ba 03F00203 		and	r3, r3, #2
 460 00be 0493     		str	r3, [sp, #16]
 173:./Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 461              		.loc 1 173 5 view .LVU155
 462 00c0 049B     		ldr	r3, [sp, #16]
 463              	.LBE6:
 173:./Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 464              		.loc 1 173 5 view .LVU156
 179:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 465              		.loc 1 179 5 view .LVU157
 179:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 466              		.loc 1 179 25 is_stmt 0 view .LVU158
 467 00c2 4FF46043 		mov	r3, #57344
 468 00c6 0793     		str	r3, [sp, #28]
 180:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 469              		.loc 1 180 5 is_stmt 1 view .LVU159
 180:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 470              		.loc 1 180 26 is_stmt 0 view .LVU160
 471 00c8 0223     		movs	r3, #2
ARM GAS  /tmp/cc9TTQTg.s 			page 14


 472 00ca 0893     		str	r3, [sp, #32]
 181:./Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 473              		.loc 1 181 5 is_stmt 1 view .LVU161
 182:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 474              		.loc 1 182 5 view .LVU162
 182:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 475              		.loc 1 182 27 is_stmt 0 view .LVU163
 476 00cc 0323     		movs	r3, #3
 477 00ce 0A93     		str	r3, [sp, #40]
 183:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 478              		.loc 1 183 5 is_stmt 1 view .LVU164
 183:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 479              		.loc 1 183 31 is_stmt 0 view .LVU165
 480 00d0 0523     		movs	r3, #5
 481 00d2 0B93     		str	r3, [sp, #44]
 184:./Core/Src/spi.c **** 
 482              		.loc 1 184 5 is_stmt 1 view .LVU166
 483 00d4 07A9     		add	r1, sp, #28
 484 00d6 1D48     		ldr	r0, .L27+20
 485              	.LVL13:
 184:./Core/Src/spi.c **** 
 486              		.loc 1 184 5 is_stmt 0 view .LVU167
 487 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 488              	.LVL14:
 187:./Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI2_IRQn);
 489              		.loc 1 187 5 is_stmt 1 view .LVU168
 490 00dc 2246     		mov	r2, r4
 491 00de 2146     		mov	r1, r4
 492 00e0 2420     		movs	r0, #36
 493 00e2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 494              	.LVL15:
 188:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 495              		.loc 1 188 5 view .LVU169
 496 00e6 2420     		movs	r0, #36
 497 00e8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 498              	.LVL16:
 499 00ec 9AE7     		b	.L19
 500              	.LVL17:
 501              	.L26:
 199:./Core/Src/spi.c **** 
 502              		.loc 1 199 5 view .LVU170
 503              	.LBB7:
 199:./Core/Src/spi.c **** 
 504              		.loc 1 199 5 view .LVU171
 505 00ee 0021     		movs	r1, #0
 506 00f0 0591     		str	r1, [sp, #20]
 199:./Core/Src/spi.c **** 
 507              		.loc 1 199 5 view .LVU172
 508 00f2 144B     		ldr	r3, .L27+12
 509 00f4 1A6C     		ldr	r2, [r3, #64]
 510 00f6 42F40042 		orr	r2, r2, #32768
 511 00fa 1A64     		str	r2, [r3, #64]
 199:./Core/Src/spi.c **** 
 512              		.loc 1 199 5 view .LVU173
 513 00fc 1A6C     		ldr	r2, [r3, #64]
 514 00fe 02F40042 		and	r2, r2, #32768
 515 0102 0592     		str	r2, [sp, #20]
ARM GAS  /tmp/cc9TTQTg.s 			page 15


 199:./Core/Src/spi.c **** 
 516              		.loc 1 199 5 view .LVU174
 517 0104 059A     		ldr	r2, [sp, #20]
 518              	.LBE7:
 199:./Core/Src/spi.c **** 
 519              		.loc 1 199 5 view .LVU175
 201:./Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 520              		.loc 1 201 5 view .LVU176
 521              	.LBB8:
 201:./Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 522              		.loc 1 201 5 view .LVU177
 523 0106 0691     		str	r1, [sp, #24]
 201:./Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 524              		.loc 1 201 5 view .LVU178
 525 0108 1A6B     		ldr	r2, [r3, #48]
 526 010a 42F00402 		orr	r2, r2, #4
 527 010e 1A63     		str	r2, [r3, #48]
 201:./Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 528              		.loc 1 201 5 view .LVU179
 529 0110 1B6B     		ldr	r3, [r3, #48]
 530 0112 03F00403 		and	r3, r3, #4
 531 0116 0693     		str	r3, [sp, #24]
 201:./Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 532              		.loc 1 201 5 view .LVU180
 533 0118 069B     		ldr	r3, [sp, #24]
 534              	.LBE8:
 201:./Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 535              		.loc 1 201 5 view .LVU181
 207:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 536              		.loc 1 207 5 view .LVU182
 207:./Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 537              		.loc 1 207 25 is_stmt 0 view .LVU183
 538 011a 4FF4E053 		mov	r3, #7168
 539 011e 0793     		str	r3, [sp, #28]
 208:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 540              		.loc 1 208 5 is_stmt 1 view .LVU184
 208:./Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 541              		.loc 1 208 26 is_stmt 0 view .LVU185
 542 0120 0223     		movs	r3, #2
 543 0122 0893     		str	r3, [sp, #32]
 209:./Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 544              		.loc 1 209 5 is_stmt 1 view .LVU186
 210:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 545              		.loc 1 210 5 view .LVU187
 210:./Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 546              		.loc 1 210 27 is_stmt 0 view .LVU188
 547 0124 0323     		movs	r3, #3
 548 0126 0A93     		str	r3, [sp, #40]
 211:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 549              		.loc 1 211 5 is_stmt 1 view .LVU189
 211:./Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 550              		.loc 1 211 31 is_stmt 0 view .LVU190
 551 0128 0623     		movs	r3, #6
 552 012a 0B93     		str	r3, [sp, #44]
 212:./Core/Src/spi.c **** 
 553              		.loc 1 212 5 is_stmt 1 view .LVU191
 554 012c 07A9     		add	r1, sp, #28
ARM GAS  /tmp/cc9TTQTg.s 			page 16


 555 012e 0848     		ldr	r0, .L27+24
 556              	.LVL18:
 212:./Core/Src/spi.c **** 
 557              		.loc 1 212 5 is_stmt 0 view .LVU192
 558 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 559              	.LVL19:
 560              		.loc 1 218 1 view .LVU193
 561 0134 76E7     		b	.L19
 562              	.L28:
 563 0136 00BF     		.align	2
 564              	.L27:
 565 0138 00300140 		.word	1073819648
 566 013c 00380040 		.word	1073756160
 567 0140 003C0040 		.word	1073757184
 568 0144 00380240 		.word	1073887232
 569 0148 00000240 		.word	1073872896
 570 014c 00040240 		.word	1073873920
 571 0150 00080240 		.word	1073874944
 572              		.cfi_endproc
 573              	.LFE242:
 575              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 576              		.align	1
 577              		.global	HAL_SPI_MspDeInit
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 582              	HAL_SPI_MspDeInit:
 583              	.LVL20:
 584              	.LFB243:
 219:./Core/Src/spi.c **** 
 220:./Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 221:./Core/Src/spi.c **** {
 585              		.loc 1 221 1 is_stmt 1 view -0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		.loc 1 221 1 is_stmt 0 view .LVU195
 590 0000 08B5     		push	{r3, lr}
 591              	.LCFI7:
 592              		.cfi_def_cfa_offset 8
 593              		.cfi_offset 3, -8
 594              		.cfi_offset 14, -4
 222:./Core/Src/spi.c **** 
 223:./Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 595              		.loc 1 223 3 is_stmt 1 view .LVU196
 596              		.loc 1 223 15 is_stmt 0 view .LVU197
 597 0002 0368     		ldr	r3, [r0]
 598              		.loc 1 223 5 view .LVU198
 599 0004 194A     		ldr	r2, .L37
 600 0006 9342     		cmp	r3, r2
 601 0008 06D0     		beq	.L34
 224:./Core/Src/spi.c ****   {
 225:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 226:./Core/Src/spi.c **** 
 227:./Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 228:./Core/Src/spi.c ****     /* Peripheral clock disable */
 229:./Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
ARM GAS  /tmp/cc9TTQTg.s 			page 17


 230:./Core/Src/spi.c **** 
 231:./Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 232:./Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 233:./Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 234:./Core/Src/spi.c ****     PB3     ------> SPI1_SCK
 235:./Core/Src/spi.c ****     */
 236:./Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 237:./Core/Src/spi.c **** 
 238:./Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 239:./Core/Src/spi.c **** 
 240:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 241:./Core/Src/spi.c **** 
 242:./Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 243:./Core/Src/spi.c ****   }
 244:./Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 602              		.loc 1 244 8 is_stmt 1 view .LVU199
 603              		.loc 1 244 10 is_stmt 0 view .LVU200
 604 000a 194A     		ldr	r2, .L37+4
 605 000c 9342     		cmp	r3, r2
 606 000e 12D0     		beq	.L35
 245:./Core/Src/spi.c ****   {
 246:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 247:./Core/Src/spi.c **** 
 248:./Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 249:./Core/Src/spi.c ****     /* Peripheral clock disable */
 250:./Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 251:./Core/Src/spi.c **** 
 252:./Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 253:./Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 254:./Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 255:./Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 256:./Core/Src/spi.c ****     */
 257:./Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 258:./Core/Src/spi.c **** 
 259:./Core/Src/spi.c ****     /* SPI2 interrupt Deinit */
 260:./Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI2_IRQn);
 261:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 262:./Core/Src/spi.c **** 
 263:./Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 264:./Core/Src/spi.c ****   }
 265:./Core/Src/spi.c ****   else if(spiHandle->Instance==SPI3)
 607              		.loc 1 265 8 is_stmt 1 view .LVU201
 608              		.loc 1 265 10 is_stmt 0 view .LVU202
 609 0010 184A     		ldr	r2, .L37+8
 610 0012 9342     		cmp	r3, r2
 611 0014 1ED0     		beq	.L36
 612              	.LVL21:
 613              	.L29:
 266:./Core/Src/spi.c ****   {
 267:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 268:./Core/Src/spi.c **** 
 269:./Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 270:./Core/Src/spi.c ****     /* Peripheral clock disable */
 271:./Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 272:./Core/Src/spi.c **** 
 273:./Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 274:./Core/Src/spi.c ****     PC10     ------> SPI3_SCK
ARM GAS  /tmp/cc9TTQTg.s 			page 18


 275:./Core/Src/spi.c ****     PC11     ------> SPI3_MISO
 276:./Core/Src/spi.c ****     PC12     ------> SPI3_MOSI
 277:./Core/Src/spi.c ****     */
 278:./Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 279:./Core/Src/spi.c **** 
 280:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 281:./Core/Src/spi.c **** 
 282:./Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 283:./Core/Src/spi.c ****   }
 284:./Core/Src/spi.c **** }
 614              		.loc 1 284 1 view .LVU203
 615 0016 08BD     		pop	{r3, pc}
 616              	.LVL22:
 617              	.L34:
 229:./Core/Src/spi.c **** 
 618              		.loc 1 229 5 is_stmt 1 view .LVU204
 619 0018 02F58432 		add	r2, r2, #67584
 620 001c 536C     		ldr	r3, [r2, #68]
 621 001e 23F48053 		bic	r3, r3, #4096
 622 0022 5364     		str	r3, [r2, #68]
 236:./Core/Src/spi.c **** 
 623              		.loc 1 236 5 view .LVU205
 624 0024 C021     		movs	r1, #192
 625 0026 1448     		ldr	r0, .L37+12
 626              	.LVL23:
 236:./Core/Src/spi.c **** 
 627              		.loc 1 236 5 is_stmt 0 view .LVU206
 628 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 629              	.LVL24:
 238:./Core/Src/spi.c **** 
 630              		.loc 1 238 5 is_stmt 1 view .LVU207
 631 002c 0821     		movs	r1, #8
 632 002e 1348     		ldr	r0, .L37+16
 633 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 634              	.LVL25:
 635 0034 EFE7     		b	.L29
 636              	.LVL26:
 637              	.L35:
 250:./Core/Src/spi.c **** 
 638              		.loc 1 250 5 view .LVU208
 639 0036 02F50032 		add	r2, r2, #131072
 640 003a 136C     		ldr	r3, [r2, #64]
 641 003c 23F48043 		bic	r3, r3, #16384
 642 0040 1364     		str	r3, [r2, #64]
 257:./Core/Src/spi.c **** 
 643              		.loc 1 257 5 view .LVU209
 644 0042 4FF46041 		mov	r1, #57344
 645 0046 0D48     		ldr	r0, .L37+16
 646              	.LVL27:
 257:./Core/Src/spi.c **** 
 647              		.loc 1 257 5 is_stmt 0 view .LVU210
 648 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 649              	.LVL28:
 260:./Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 650              		.loc 1 260 5 is_stmt 1 view .LVU211
 651 004c 2420     		movs	r0, #36
 652 004e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /tmp/cc9TTQTg.s 			page 19


 653              	.LVL29:
 654 0052 E0E7     		b	.L29
 655              	.LVL30:
 656              	.L36:
 271:./Core/Src/spi.c **** 
 657              		.loc 1 271 5 view .LVU212
 658 0054 02F5FE32 		add	r2, r2, #130048
 659 0058 136C     		ldr	r3, [r2, #64]
 660 005a 23F40043 		bic	r3, r3, #32768
 661 005e 1364     		str	r3, [r2, #64]
 278:./Core/Src/spi.c **** 
 662              		.loc 1 278 5 view .LVU213
 663 0060 4FF4E051 		mov	r1, #7168
 664 0064 0648     		ldr	r0, .L37+20
 665              	.LVL31:
 278:./Core/Src/spi.c **** 
 666              		.loc 1 278 5 is_stmt 0 view .LVU214
 667 0066 FFF7FEFF 		bl	HAL_GPIO_DeInit
 668              	.LVL32:
 669              		.loc 1 284 1 view .LVU215
 670 006a D4E7     		b	.L29
 671              	.L38:
 672              		.align	2
 673              	.L37:
 674 006c 00300140 		.word	1073819648
 675 0070 00380040 		.word	1073756160
 676 0074 003C0040 		.word	1073757184
 677 0078 00000240 		.word	1073872896
 678 007c 00040240 		.word	1073873920
 679 0080 00080240 		.word	1073874944
 680              		.cfi_endproc
 681              	.LFE243:
 683              		.global	hspi3
 684              		.section	.bss.hspi3,"aw",%nobits
 685              		.align	2
 688              	hspi3:
 689 0000 00000000 		.space	88
 689      00000000 
 689      00000000 
 689      00000000 
 689      00000000 
 690              		.global	hspi2
 691              		.section	.bss.hspi2,"aw",%nobits
 692              		.align	2
 695              	hspi2:
 696 0000 00000000 		.space	88
 696      00000000 
 696      00000000 
 696      00000000 
 696      00000000 
 697              		.global	hspi1
 698              		.section	.bss.hspi1,"aw",%nobits
 699              		.align	2
 702              	hspi1:
 703 0000 00000000 		.space	88
 703      00000000 
 703      00000000 
ARM GAS  /tmp/cc9TTQTg.s 			page 20


 703      00000000 
 703      00000000 
 704              		.text
 705              	.Letext0:
 706              		.file 2 "./Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 707              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 708              		.file 4 "./Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 709              		.file 5 "./Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 710              		.file 6 "./Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 711              		.file 7 "./Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 712              		.file 8 "./Core/Inc/spi.h"
 713              		.file 9 "./Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 714              		.file 10 "./Core/Inc/main.h"
ARM GAS  /tmp/cc9TTQTg.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/cc9TTQTg.s:21     .text.MX_SPI1_Init:00000000 $t
     /tmp/cc9TTQTg.s:27     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/cc9TTQTg.s:98     .text.MX_SPI1_Init:00000038 $d
     /tmp/cc9TTQTg.s:702    .bss.hspi1:00000000 hspi1
     /tmp/cc9TTQTg.s:104    .text.MX_SPI2_Init:00000000 $t
     /tmp/cc9TTQTg.s:110    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
     /tmp/cc9TTQTg.s:181    .text.MX_SPI2_Init:00000038 $d
     /tmp/cc9TTQTg.s:695    .bss.hspi2:00000000 hspi2
     /tmp/cc9TTQTg.s:187    .text.MX_SPI3_Init:00000000 $t
     /tmp/cc9TTQTg.s:193    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
     /tmp/cc9TTQTg.s:264    .text.MX_SPI3_Init:00000038 $d
     /tmp/cc9TTQTg.s:688    .bss.hspi3:00000000 hspi3
     /tmp/cc9TTQTg.s:270    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/cc9TTQTg.s:276    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/cc9TTQTg.s:565    .text.HAL_SPI_MspInit:00000138 $d
     /tmp/cc9TTQTg.s:576    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/cc9TTQTg.s:582    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/cc9TTQTg.s:674    .text.HAL_SPI_MspDeInit:0000006c $d
     /tmp/cc9TTQTg.s:685    .bss.hspi3:00000000 $d
     /tmp/cc9TTQTg.s:692    .bss.hspi2:00000000 $d
     /tmp/cc9TTQTg.s:699    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
