$date
	Sun Oct 23 02:33:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#588627
b100 !
1"
#588630
b100 &
b100 %
1$
#588631
0"
#588634
b10 &
b10 %
#588638
b1 &
1#
b1 %
#588642
b0 &
b0 %
0#
0$
#1592119
b11 !
1"
#1592122
b11 &
b11 %
1$
#1592123
0"
#1592126
b1010 &
b1010 %
#1592130
b101 &
b101 %
#1592134
b10000 &
b10000 %
#1592138
b1000 &
b1000 %
#1592142
b100 &
b100 %
#1592146
b10 &
b10 %
#1592150
b1 &
1#
b1 %
#1592154
b0 &
b0 %
0#
0$
#2517362
b1100 &
b1100 %
1$
b1100 !
1"
#2517363
0"
#2517366
b110 &
b110 %
#2517370
b11 &
b11 %
#2517374
b1010 &
b1010 %
#2517378
b101 &
b101 %
#2517382
b10000 &
b10000 %
#2517386
b1000 &
b1000 %
#2517390
b100 &
b100 %
#2517394
b10 &
b10 %
#2517398
b1 &
1#
b1 %
#2517402
b0 &
b0 %
0#
0$
#4500012
