{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665700937339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665700937345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 17:42:17 2022 " "Processing started: Thu Oct 13 17:42:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665700937345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700937345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700937345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665700938233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665700938233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61 " "Found entity 1: lab61" {  } { { "lab61.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/lab61_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/lab61_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc " "Found entity 1: lab61_soc" {  } { { "lab61_soc/synthesis/lab61_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_irq_mapper " "Found entity 1: lab61_soc_irq_mapper" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0 " "Found entity 1: lab61_soc_mm_interconnect_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab61_soc_mm_interconnect_0_rsp_mux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944505 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab61_soc_mm_interconnect_0_rsp_demux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab61_soc_mm_interconnect_0_cmd_mux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab61_soc_mm_interconnect_0_cmd_demux" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944532 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944532 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944532 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944532 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665700944537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665700944545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665700944557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665700944557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab61_soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944559 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_mm_interconnect_0_router_007 " "Found entity 2: lab61_soc_mm_interconnect_0_router_007" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665700944562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665700944562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab61_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944564 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_mm_interconnect_0_router_002 " "Found entity 2: lab61_soc_mm_interconnect_0_router_002" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665700944566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab61_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665700944567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab61_soc_mm_interconnect_0_router_default_decode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944569 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_mm_interconnect_0_router " "Found entity 2: lab61_soc_mm_interconnect_0_router" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sysid_qsys_0 " "Found entity 1: lab61_soc_sysid_qsys_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sw " "Found entity 1: lab61_soc_sw" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sw.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab61_soc_sdram_pll_dffpipe_l2c" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944609 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab61_soc_sdram_pll_stdsync_sv6" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944609 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab61_soc_sdram_pll_altpll_vg92" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944609 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61_soc_sdram_pll " "Found entity 4: lab61_soc_sdram_pll" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_sdram_input_efifo_module " "Found entity 1: lab61_soc_sdram_input_efifo_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944616 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_sdram " "Found entity 2: lab61_soc_sdram" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_onchip_memory2_0 " "Found entity 1: lab61_soc_onchip_memory2_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0 " "Found entity 1: lab61_soc_nios2_gen2_0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab61_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab61_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab61_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab61_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab61_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab61_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab61_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab61_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab61_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab61_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab61_soc_nios2_gen2_0_cpu " "Found entity 21: lab61_soc_nios2_gen2_0_cpu" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab61_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_led " "Found entity 1: lab61_soc_led" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_led.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61_soc/synthesis/submodules/lab61_soc_key0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61_soc/synthesis/submodules/lab61_soc_key0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61_soc_key0 " "Found entity 1: lab61_soc_key0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_key0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_key0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700944693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700944693 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1665700944704 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1665700944704 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1665700944704 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab61_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1665700944705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab61 " "Elaborating entity \"lab61\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665700944882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc lab61_soc:m_lab61_soc " "Elaborating entity \"lab61_soc\" for hierarchy \"lab61_soc:m_lab61_soc\"" {  } { { "lab61.sv" "m_lab61_soc" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700944890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_key0 lab61_soc:m_lab61_soc\|lab61_soc_key0:key0 " "Elaborating entity \"lab61_soc_key0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_key0:key0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "key0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700944912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_led lab61_soc:m_lab61_soc\|lab61_soc_led:led " "Elaborating entity \"lab61_soc_led\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_led:led\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "led" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700944927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0 lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab61_soc_nios2_gen2_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700944937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700944949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_test_bench lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_test_bench:the_lab61_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_test_bench:the_lab61_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_register_bank_a_module lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945134 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665700945134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700945183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700945183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_a_module:lab61_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_register_bank_b_module lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_register_bank_b_module:lab61_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945317 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665700945317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_break lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_oci_im lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_nios2_ocimem lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945584 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665700945584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700945633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700945633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_debug_slave_tck lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab61_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab61_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab61_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700945785 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665700945785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700945797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_onchip_memory2_0 lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab61_soc_onchip_memory2_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab61_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab61_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665700946423 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665700946423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17g1 " "Found entity 1: altsyncram_17g1" {  } { { "db/altsyncram_17g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/altsyncram_17g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700946473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700946473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_17g1 lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_17g1:auto_generated " "Elaborating entity \"altsyncram_17g1\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_17g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram " "Elaborating entity \"lab61_soc_sdram\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "sdram" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_input_efifo_module lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module " "Elaborating entity \"lab61_soc_sdram_input_efifo_module\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|lab61_soc_sdram_input_efifo_module:the_lab61_soc_sdram_input_efifo_module\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "the_lab61_soc_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab61_soc_sdram_pll\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll_stdsync_sv6 lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab61_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll_dffpipe_l2c lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2\|lab61_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab61_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_stdsync_sv6:stdsync2\|lab61_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sdram_pll_altpll_vg92 lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab61_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sw lab61_soc:m_lab61_soc\|lab61_soc_sw:sw " "Elaborating entity \"lab61_soc_sw\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sw:sw\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "sw" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_sysid_qsys_0 lab61_soc:m_lab61_soc\|lab61_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab61_soc_sysid_qsys_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab61_soc_mm_interconnect_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700946848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "led_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab61_soc_mm_interconnect_0_router\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_default_decode lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router\|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router:router\|lab61_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_002 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_002\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_002_default_decode lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002\|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_002:router_002\|lab61_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_007 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_007\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "router_007" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_router_007_default_decode lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007\|lab61_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab61_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_router_007:router_007\|lab61_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_cmd_demux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab61_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_cmd_mux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab61_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_rsp_demux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab61_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_rsp_mux lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab61_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665700947850 "|lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665700947850 "|lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665700947850 "|lab61|lab61_soc:m_lab61_soc|lab61_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 3882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700947954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 4013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700948006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab61_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700948014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter_005 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0.v" 4158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700948045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab61_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700948053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61_soc_irq_mapper lab61_soc:m_lab61_soc\|lab61_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab61_soc_irq_mapper\" for hierarchy \"lab61_soc:m_lab61_soc\|lab61_soc_irq_mapper:irq_mapper\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700948081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700948088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700948096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700948104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_001\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700948112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_002\"" {  } { { "lab61_soc/synthesis/lab61_soc.v" "rst_controller_002" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700948127 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665700949041 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.13.17:42:31 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2022.10.13.17:42:31 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700951263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700952896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700952971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700954960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700955025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700955092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700955172 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700955175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700955176 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665700955857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700956027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700956027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700956086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700956086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700956094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700956094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700956146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700956146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700956212 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700956212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700956212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665700956266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700956266 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab61_soc:m_lab61_soc\|lab61_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1665700957959 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1665700957959 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665700958953 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 442 -1 0 } } { "lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 356 -1 0 } } { "lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 306 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 272 -1 0 } } { "lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665700959056 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665700959056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab61.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665700959690 "|lab61|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665700959690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700959827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "304 " "304 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665700960947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/lab6/output_files/lab6.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab6/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700961552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665700963661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665700963661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3402 " "Implemented 3402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665700963890 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665700963890 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1665700963890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3210 " "Implemented 3210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665700963890 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665700963890 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1665700963890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665700963890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665700963934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 17:42:43 2022 " "Processing ended: Thu Oct 13 17:42:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665700963934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665700963934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665700963934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665700963934 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665700965078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665700965084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 17:42:44 2022 " "Processing started: Thu Oct 13 17:42:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665700965084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665700965084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665700965084 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665700965209 ""}
{ "Info" "0" "" "Project  = lab6" {  } {  } 0 0 "Project  = lab6" 0 0 "Fitter" 0 0 1665700965209 ""}
{ "Info" "0" "" "Revision = lab6" {  } {  } 0 0 "Revision = lab6" 0 0 "Fitter" 0 0 1665700965209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665700965308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665700965309 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665700965327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665700965352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665700965352 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1665700965389 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1665700965389 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1665700965389 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665700967530 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665700967538 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665700967982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665700967982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665700967982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665700967982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665700967982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665700967982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665700967982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665700967982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665700967982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665700967982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1665700967982 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665700967982 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 7705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665700967988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 7707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665700967988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 7709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665700967988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 7711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1665700967988 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665700967988 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665700967988 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665700967988 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665700967988 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1665700967988 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665700967990 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1665700968148 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665700968824 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665700968824 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665700968824 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665700968824 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665700968824 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1665700968824 ""}
{ "Info" "ISTA_SDC_FOUND" "lab6.sdc " "Reading SDC File: 'lab6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665700968835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab6.sdc 17 u0\|altpll_0\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab6.sdc(17): u0\|altpll_0\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1665700968836 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab6.sdc 17 Argument -source is an empty collection " "Ignored create_generated_clock at lab6.sdc(17): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700968836 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1665700968836 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1665700968838 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1665700968838 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1665700968838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1665700968838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab6.sdc 48 clk_dram_ext clock " "Ignored filter at lab6.sdc(48): clk_dram_ext could not be matched with a clock" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1665700968838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab6.sdc 48 Argument -clock is not an object ID " "Ignored set_input_delay at lab6.sdc(48): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700968838 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1665700968838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab6.sdc 49 Argument -clock is not an object ID " "Ignored set_input_delay at lab6.sdc(49): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700968838 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1665700968838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab6.sdc 53 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab6.sdc(53): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1665700968838 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path lab6.sdc 52 Argument <from> is an empty collection " "Ignored set_multicycle_path at lab6.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700968839 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1665700968839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path lab6.sdc 52 Argument <to> is an empty collection " "Ignored set_multicycle_path at lab6.sdc(52): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1665700968839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab6.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at lab6.sdc(64): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700968839 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1665700968839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab6.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at lab6.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700968839 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1665700968839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab6.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at lab6.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700968839 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1665700968839 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab6.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at lab6.sdc(67): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700968840 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1665700968840 ""}
{ "Info" "ISTA_SDC_FOUND" "lab61_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab61_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665700968842 ""}
{ "Info" "ISTA_SDC_FOUND" "lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665700968848 ""}
{ "Info" "ISTA_SDC_FOUND" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665700968853 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665700968878 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1665700968878 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665700968897 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1665700968898 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665700968898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665700968898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665700968898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665700968898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665700968898 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665700968898 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1665700968898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665700969091 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665700969091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665700969091 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665700969091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665700969091 ""}  } { { "lab61.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 7679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665700969091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665700969092 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 7282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665700969092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665700969092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 3811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665700969092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 2520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665700969092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab61_soc:m_lab61_soc\|lab61_soc_nios2_gen2_0:nios2_gen2_0\|lab61_soc_nios2_gen2_0_cpu:cpu\|lab61_soc_nios2_gen2_0_cpu_nios2_oci:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci\|lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 1753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665700969092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665700969092 ""}  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665700969092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665700969092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|active_rnw~3 " "Destination node lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|active_rnw~3" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 4137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665700969092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|active_cs_n~0 " "Destination node lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|active_cs_n~0" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 4156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665700969092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|active_cs_n~1 " "Destination node lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|active_cs_n~1" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 4157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665700969092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|i_refs\[0\] " "Destination node lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|i_refs\[0\]" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665700969092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|i_refs\[2\] " "Destination node lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|i_refs\[2\]" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665700969092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|i_refs\[1\] " "Destination node lab61_soc:m_lab61_soc\|lab61_soc_sdram:sdram\|i_refs\[1\]" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665700969092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665700969092 ""}  } { { "lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 2626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665700969092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node lab61_soc:m_lab61_soc\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665700969092 ""}  } { { "lab61_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 4182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665700969092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1665700969092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 5020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1665700969092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1665700969092 ""}  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665700969092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665700969564 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665700969567 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665700969567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665700969571 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1665700969585 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1665700969585 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1665700969585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665700969585 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665700969591 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665700969591 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665700969594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665700970070 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665700970074 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665700970074 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1665700970074 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665700970074 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"lab61_soc:m_lab61_soc\|lab61_soc_sdram_pll:sdram_pll\|lab61_soc_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 150 -1 0 } } { "lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/submodules/lab61_soc_sdram_pll.v" 294 0 0 } } { "lab61_soc/synthesis/lab61_soc.v" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61_soc/synthesis/lab61_soc.v" 205 0 0 } } { "lab61.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv" 48 0 0 } } { "lab61.sv" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab61.sv" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1665700970132 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665700970313 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665700970313 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665700970313 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665700970313 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665700970313 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1665700970313 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1665700970313 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665700970313 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1665700970318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665700971285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665700971659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665700971691 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665700976851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665700976851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665700977533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/ece385/lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665700979531 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665700979531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665700981059 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665700981059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665700981062 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.13 " "Total time spent on timing analysis during the Fitter is 2.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665700981228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665700981248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665700981766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665700981767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665700982485 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665700983312 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1665700983670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ece385/lab6/output_files/lab6.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ece385/lab6/output_files/lab6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665700983832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6680 " "Peak virtual memory: 6680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665700984575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 17:43:04 2022 " "Processing ended: Thu Oct 13 17:43:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665700984575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665700984575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665700984575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665700984575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665700985494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665700985500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 17:43:05 2022 " "Processing started: Thu Oct 13 17:43:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665700985500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665700985500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665700985500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665700985820 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665700987314 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665700987399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665700988053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 17:43:08 2022 " "Processing ended: Thu Oct 13 17:43:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665700988053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665700988053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665700988053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665700988053 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665700988652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665700989129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665700989135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 17:43:08 2022 " "Processing started: Thu Oct 13 17:43:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665700989135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665700989135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab6 -c lab6 " "Command: quartus_sta lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665700989135 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665700989264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665700989837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665700989837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700989861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700989861 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665700990121 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665700990121 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665700990121 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665700990121 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665700990121 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1665700990121 ""}
{ "Info" "ISTA_SDC_FOUND" "lab6.sdc " "Reading SDC File: 'lab6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665700990130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab6.sdc 17 u0\|altpll_0\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab6.sdc(17): u0\|altpll_0\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab6.sdc 17 Argument -source is an empty collection " "Ignored create_generated_clock at lab6.sdc(17): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|altpll_0\|sd1\|pll7\|clk\[1\] \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700990131 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990131 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1665700990132 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1665700990132 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665700990132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1665700990132 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab6.sdc 48 clk_dram_ext clock " "Ignored filter at lab6.sdc(48): clk_dram_ext could not be matched with a clock" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab6.sdc 48 Argument -clock is not an object ID " "Ignored set_input_delay at lab6.sdc(48): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700990133 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab6.sdc 49 Argument -clock is not an object ID " "Ignored set_input_delay at lab6.sdc(49): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700990133 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab6.sdc 53 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab6.sdc(53): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path lab6.sdc 52 Argument <from> is an empty collection " "Ignored set_multicycle_path at lab6.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700990133 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path lab6.sdc 52 Argument <to> is an empty collection " "Ignored set_multicycle_path at lab6.sdc(52): Argument <to> is an empty collection" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab6.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at lab6.sdc(64): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700990134 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab6.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at lab6.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700990134 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab6.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at lab6.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700990134 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab6.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at lab6.sdc(67): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1665700990134 ""}  } { { "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" "" { Text "C:/intelFPGA_lite/18.1/ece385/lab6/lab6.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1665700990134 ""}
{ "Info" "ISTA_SDC_FOUND" "lab61_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab61_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665700990136 ""}
{ "Info" "ISTA_SDC_FOUND" "lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab61_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665700990143 ""}
{ "Info" "ISTA_SDC_FOUND" "lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab61_soc/synthesis/submodules/lab61_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665700990147 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665700990166 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665700990166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665700990176 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665700990177 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665700990187 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1665700990209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.909 " "Worst-case setup slack is 6.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.909               0.000 MAX10_CLK1_50  " "    6.909               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.106               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.106               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.477               0.000 altera_reserved_tck  " "   46.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700990219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 MAX10_CLK1_50  " "    0.292               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.341               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700990229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.480 " "Worst-case recovery slack is 12.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.480               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   12.480               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.976               0.000 MAX10_CLK1_50  " "   14.976               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.179               0.000 altera_reserved_tck  " "   98.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700990233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.904 " "Worst-case removal slack is 0.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 altera_reserved_tck  " "    0.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 MAX10_CLK1_50  " "    0.966               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.235               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    5.235               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700990238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.550 " "Worst-case minimum pulse width slack is 9.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.550               0.000 MAX10_CLK1_50  " "    9.550               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.708               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700990240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700990240 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700990253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700990253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700990253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700990253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700990253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.048 ns " "Worst Case Available Settling Time: 32.048 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700990253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700990253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700990253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700990253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700990253 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700990253 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665700990253 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665700990257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665700990278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665700991078 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665700991217 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665700991217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665700991218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.881 " "Worst-case setup slack is 7.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.881               0.000 MAX10_CLK1_50  " "    7.881               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.921               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.921               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.741               0.000 altera_reserved_tck  " "   46.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700991247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 MAX10_CLK1_50  " "    0.286               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.307               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700991258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.166 " "Worst-case recovery slack is 13.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.166               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   13.166               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.446               0.000 MAX10_CLK1_50  " "   15.446               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.306               0.000 altera_reserved_tck  " "   98.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700991262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.828 " "Worst-case removal slack is 0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 altera_reserved_tck  " "    0.828               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 MAX10_CLK1_50  " "    0.891               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.731               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    4.731               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700991267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.581 " "Worst-case minimum pulse width slack is 9.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.581               0.000 MAX10_CLK1_50  " "    9.581               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.685               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.685               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.652               0.000 altera_reserved_tck  " "   49.652               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700991269 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.721 ns " "Worst Case Available Settling Time: 32.721 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991282 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665700991282 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665700991285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665700991445 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665700991445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665700991446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.056 " "Worst-case setup slack is 14.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.056               0.000 MAX10_CLK1_50  " "   14.056               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.199               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   15.199               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.833               0.000 altera_reserved_tck  " "   48.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700991462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 MAX10_CLK1_50  " "    0.091               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.149               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700991474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.376 " "Worst-case recovery slack is 16.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.376               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   16.376               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.494               0.000 MAX10_CLK1_50  " "   17.494               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.142               0.000 altera_reserved_tck  " "   99.142               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700991478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.404 " "Worst-case removal slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 altera_reserved_tck  " "    0.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 MAX10_CLK1_50  " "    0.421               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.457               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    2.457               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700991483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.401 " "Worst-case minimum pulse width slack is 9.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.401               0.000 MAX10_CLK1_50  " "    9.401               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.720               0.000 m_lab61_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665700991485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665700991485 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.499 ns " "Worst Case Available Settling Time: 36.499 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665700991498 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665700991498 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665700992069 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665700992070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5004 " "Peak virtual memory: 5004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665700992117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 17:43:12 2022 " "Processing ended: Thu Oct 13 17:43:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665700992117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665700992117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665700992117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665700992117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1665700993043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665700993049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 17:43:12 2022 " "Processing started: Thu Oct 13 17:43:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665700993049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665700993049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1665700993049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1665700993670 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1665700993936 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab6.vo C:/intelFPGA_lite/18.1/ece385/lab6/simulation/modelsim/ simulation " "Generated file lab6.vo in folder \"C:/intelFPGA_lite/18.1/ece385/lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1665700994331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665700994876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 17:43:14 2022 " "Processing ended: Thu Oct 13 17:43:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665700994876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665700994876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665700994876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665700994876 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1665700995473 ""}
