{
    "meta": {
    "version": 2,
    "flow": [
      "Yosys.JsonHeader",
      "Yosys.Synthesis",
      "OpenROAD.Floorplan",
      "Odb.SetPowerConnections",
      "OpenROAD.CutRows",
      "OpenROAD.TapEndcapInsertion",
      "Odb.AddPDNObstructions",
      "OpenROAD.GeneratePDN",
      "KLayout.Render",
      "Odb.RemovePDNObstructions",
      "Odb.AddRoutingObstructions",
      "OpenROAD.GlobalPlacementSkipIO",
      "OpenROAD.IOPlacement",
      "Odb.CustomIOPlacement",
      "Odb.ApplyDEFTemplate",
      "OpenROAD.GlobalPlacement",
      "Odb.WriteVerilogHeader",
      "Checker.PowerGridViolations",
      "OpenROAD.RepairDesignPostGPL",
      "OpenROAD.DetailedPlacement",
      "KLayout.Render",
      "OpenROAD.GlobalRouting",
      "OpenROAD.RepairDesignPostGRT",
      "Odb.DiodesOnPorts",
      "Odb.HeuristicDiodeInsertion",
      "OpenROAD.RepairAntennas",
      "OpenROAD.DetailedRouting",
      "KLayout.Render",
      "Odb.RemoveRoutingObstructions",
      "OpenROAD.FillInsertion",
      "Odb.CellFrequencyTables",
      "OpenROAD.RCX",
      "Magic.StreamOut",
      "KLayout.StreamOut",
      "KLayout.Render",
      "Magic.WriteLEF",
      "KLayout.XOR",
      "Magic.DRC",
      "KLayout.DRC"
    ]
    },
    "DESIGN_NAME": "my_project",
    "VERILOG_FILES": "dir::verilog/*.v",
    "CLOCK_PORT": "my_clk",
    "CLOCK_PERIOD": 10,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 51 49",
    "VDD_NETS": ["vdd"],
    "GND_NETS": ["vss"]
  }
  
