Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Thu Dec 12 21:15:10 2019
| Host             : DESKTOP-7HN2EN2 running 64-bit major release  (build 9200)
| Command          : 
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 395.322 (Junction temp exceeded!) |
| Dynamic (W)              | 394.832                           |
| Device Static (W)        | 0.491                             |
| Effective TJA (C/W)      | 5.0                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |   175.819 |    18096 |       --- |             --- |
|   LUT as Logic |   169.301 |    12444 |     20800 |           59.83 |
|   CARRY4       |     4.822 |      632 |      8150 |            7.75 |
|   F7/F8 Muxes  |     1.630 |      976 |     32600 |            2.99 |
|   Register     |     0.055 |     3202 |     41600 |            7.70 |
|   BUFG         |     0.012 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       19 |       --- |             --- |
| Signals        |   206.868 |    14171 |       --- |             --- |
| Block RAM      |     0.511 |        2 |        50 |            4.00 |
| DSPs           |     3.426 |        4 |        90 |            4.44 |
| I/O            |     8.208 |       15 |       106 |           14.15 |
| Static Power   |     0.491 |          |           |                 |
| Total          |   395.323 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   386.941 |     386.597 |      0.344 |
| Vccaux    |       1.800 |     0.354 |       0.300 |      0.053 |
| Vcco33    |       3.300 |     2.321 |       2.320 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.050 |       0.039 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| top                                     |   394.832 |
|   alu                                   |     4.936 |
|   dmem                                  |    43.328 |
|   imem                                  |   191.751 |
|     imem1                               |     2.452 |
|       U0                                |     2.452 |
|         inst_blk_mem_gen                |     2.452 |
|           gnativebmg.native_blk_mem_gen |     2.452 |
|             valid.cstr                  |     2.452 |
|               ramloop[0].ram.r          |     2.452 |
|                 prim_init.ram           |     2.452 |
|     imem2                               |     3.099 |
|       U0                                |     3.099 |
|         inst_blk_mem_gen                |     3.099 |
|           gnativebmg.native_blk_mem_gen |     3.099 |
|             valid.cstr                  |     3.099 |
|               ramloop[0].ram.r          |     3.099 |
|                 prim_init.ram           |     3.099 |
|     imem3                               |     0.400 |
|       U0                                |     0.400 |
|         inst_blk_mem_gen                |     0.400 |
|           gnativebmg.native_blk_mem_gen |     0.400 |
|             valid.cstr                  |     0.400 |
|               ramloop[0].ram.r          |     0.400 |
|                 prim_init.ram           |     0.400 |
|     imem4                               |     0.555 |
|       U0                                |     0.555 |
|         inst_blk_mem_gen                |     0.555 |
|           gnativebmg.native_blk_mem_gen |     0.555 |
|             valid.cstr                  |     0.555 |
|               ramloop[0].ram.r          |     0.555 |
|                 prim_init.ram           |     0.555 |
|   mainctr                               |     4.163 |
|   regfile                               |   140.762 |
|   smg_ip_model                          |     0.157 |
+-----------------------------------------+-----------+


