{"vcs1":{"timestamp_begin":1681677898.277739749, "rt":0.91, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681677899.226311642, "rt":0.74, "ut":0.19, "st":0.14}}
{"link":{"timestamp_begin":1681677899.991431078, "rt":0.77, "ut":0.07, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681677897.984525283}
{"VCS_COMP_START_TIME": 1681677897.984525283}
{"VCS_COMP_END_TIME": 1681677901.368864657}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
