#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60a144c1c490 .scope module, "tb_data_prod_proc" "tb_data_prod_proc" 2 3;
 .timescale -9 -12;
v0x60a144c79300_0 .var "clk", 0 0;
v0x60a144c793c0_0 .net "data_out", 7 0, L_0x60a144c79a00;  1 drivers
v0x60a144c79480_0 .var "mode", 1 0;
v0x60a144c79570_0 .var "ready_out", 0 0;
v0x60a144c79660_0 .var "rst", 0 0;
v0x60a144c79750_0 .net "valid_out", 0 0, L_0x60a144c79920;  1 drivers
S_0x60a144c1c620 .scope module, "dut" "data_prod_proc" 2 13, 3 3 0, S_0x60a144c1c490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /OUTPUT 1 "valid_out";
    .port_info 4 /INPUT 1 "ready_out";
    .port_info 5 /OUTPUT 8 "data_out";
v0x60a144c78ab0_0 .net "clk", 0 0, v0x60a144c79300_0;  1 drivers
v0x60a144c78bc0_0 .net "data_out", 7 0, L_0x60a144c79a00;  alias, 1 drivers
v0x60a144c78c80_0 .net "mode", 1 0, v0x60a144c79480_0;  1 drivers
v0x60a144c78d50_0 .net "prod_data", 7 0, v0x60a144c78750_0;  1 drivers
v0x60a144c78e40_0 .net "prod_ready", 0 0, L_0x60a144c79860;  1 drivers
v0x60a144c78f80_0 .net "prod_valid", 0 0, v0x60a144c78990_0;  1 drivers
v0x60a144c79070_0 .net "ready_out", 0 0, v0x60a144c79570_0;  1 drivers
v0x60a144c79110_0 .net "rst", 0 0, v0x60a144c79660_0;  1 drivers
v0x60a144c79200_0 .net "valid_out", 0 0, L_0x60a144c79920;  alias, 1 drivers
S_0x60a144c571f0 .scope module, "processor" "data_processing_block" 3 26, 4 3 0, S_0x60a144c1c620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /OUTPUT 1 "ready_in";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 2 "mode";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /INPUT 1 "ready_out";
    .port_info 8 /OUTPUT 8 "data_out";
L_0x60a144c45680 .functor NOT 1, v0x60a144c78320_0, C4<0>, C4<0>, C4<0>;
L_0x60a144c79860 .functor OR 1, L_0x60a144c45680, v0x60a144c79570_0, C4<0>, C4<0>;
L_0x60a144c79920 .functor BUFZ 1, v0x60a144c78320_0, C4<0>, C4<0>, C4<0>;
L_0x60a144c79a00 .functor BUFZ 8, v0x60a144c77d50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x60a144c57500_0 .net *"_ivl_0", 0 0, L_0x60a144c45680;  1 drivers
v0x60a144c77af0_0 .net "clk", 0 0, v0x60a144c79300_0;  alias, 1 drivers
v0x60a144c77bb0_0 .net "data_in", 7 0, v0x60a144c78750_0;  alias, 1 drivers
v0x60a144c77c70_0 .net "data_out", 7 0, L_0x60a144c79a00;  alias, 1 drivers
v0x60a144c77d50_0 .var "data_reg", 7 0;
v0x60a144c77e80_0 .net "mode", 1 0, v0x60a144c79480_0;  alias, 1 drivers
v0x60a144c77f60_0 .net "ready_in", 0 0, L_0x60a144c79860;  alias, 1 drivers
v0x60a144c78020_0 .net "ready_out", 0 0, v0x60a144c79570_0;  alias, 1 drivers
v0x60a144c780e0_0 .net "rst", 0 0, v0x60a144c79660_0;  alias, 1 drivers
v0x60a144c781a0_0 .net "valid_in", 0 0, v0x60a144c78990_0;  alias, 1 drivers
v0x60a144c78260_0 .net "valid_out", 0 0, L_0x60a144c79920;  alias, 1 drivers
v0x60a144c78320_0 .var "valid_reg", 0 0;
E_0x60a144c5b370 .event posedge, v0x60a144c77af0_0;
S_0x60a144c78500 .scope module, "producer" "data_producing_block" 3 17, 5 3 0, S_0x60a144c1c620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "valid_out";
    .port_info 3 /INPUT 1 "ready_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0x60a144c786b0_0 .net "clk", 0 0, v0x60a144c79300_0;  alias, 1 drivers
v0x60a144c78750_0 .var "data_out", 7 0;
v0x60a144c787f0_0 .net "ready_in", 0 0, L_0x60a144c79860;  alias, 1 drivers
v0x60a144c788c0_0 .net "rst", 0 0, v0x60a144c79660_0;  alias, 1 drivers
v0x60a144c78990_0 .var "valid_out", 0 0;
    .scope S_0x60a144c78500;
T_0 ;
    %wait E_0x60a144c5b370;
    %load/vec4 v0x60a144c788c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60a144c78990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60a144c78750_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60a144c787f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60a144c78990_0, 0;
    %load/vec4 v0x60a144c78750_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60a144c78750_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x60a144c571f0;
T_1 ;
    %wait E_0x60a144c5b370;
    %load/vec4 v0x60a144c780e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60a144c77d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60a144c78320_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60a144c781a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x60a144c77f60_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60a144c78320_0, 0;
    %load/vec4 v0x60a144c77e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %load/vec4 v0x60a144c77bb0_0;
    %assign/vec4 v0x60a144c77d50_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x60a144c77bb0_0;
    %assign/vec4 v0x60a144c77d50_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v0x60a144c77bb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60a144c77d50_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v0x60a144c77bb0_0;
    %inv;
    %assign/vec4 v0x60a144c77d50_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v0x60a144c77bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x60a144c77d50_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x60a144c78020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60a144c78320_0, 0;
T_1.11 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x60a144c1c490;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x60a144c79300_0;
    %inv;
    %store/vec4 v0x60a144c79300_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x60a144c1c490;
T_3 ;
    %vpi_call 2 27 "$dumpfile", "data_prod_proc.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x60a144c1c490 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a144c79300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a144c79660_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60a144c79480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a144c79570_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a144c79660_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a144c79570_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60a144c79480_0, 0, 2;
    %delay 50000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60a144c79480_0, 0, 2;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60a144c79480_0, 0, 2;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60a144c79570_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60a144c79570_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_data_prod_proc.v";
    "data_prod_proc.v";
    "data_processing_block.v";
    "data_producing_block.v";
