# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do decoder_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/modsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/bishe/decoder/rtl {C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:05 on May 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/bishe/decoder/rtl" C:/intelFPGA_lite/workary/bishe/decoder/rtl/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 13:25:06 on May 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/workary/bishe/decoder/prj/../rtl {C:/intelFPGA_lite/workary/bishe/decoder/prj/../rtl/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:06 on May 06,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/workary/bishe/decoder/prj/../rtl" C:/intelFPGA_lite/workary/bishe/decoder/prj/../rtl/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:25:06 on May 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:25:06 on May 06,2021
# Loading work.testbench
# Loading work.decoder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/workary/bishe/decoder/prj/../rtl/testbench.v(103)
#    Time: 220 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/intelFPGA_lite/workary/bishe/decoder/prj/../rtl/testbench.v line 103
# End time: 13:28:32 on May 06,2021, Elapsed time: 0:03:26
# Errors: 0, Warnings: 0
