# Vhdl_Project1
Beginning vhdl project about creating mux and basic concurrent signal assignments.
