{
  "family": "MB9AF31xN",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "MB9AF31xN": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FLASH_IF",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "FASZR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Access Size Register"
            },
            "FRWTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Read Wait Register"
            },
            "FSTR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash Status Register"
            },
            "FSYNDN": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash Sync Down Register"
            },
            "CRTRMM": {
              "offset": "0x100",
              "size": 32,
              "description": "CR Trimming Data Mirror Register"
            }
          },
          "bits": {
            "FASZR": {
              "ASZ": {
                "bit": 0,
                "description": "Flash Access Size",
                "width": 2
              }
            },
            "FRWTR": {
              "RWT": {
                "bit": 0,
                "description": "Read Wait Cycle",
                "width": 2
              }
            },
            "FSTR": {
              "ERR": {
                "bit": 2,
                "description": "Flash ECC Error"
              },
              "HNG": {
                "bit": 1,
                "description": "Flash Hang flag"
              },
              "RDY": {
                "bit": 0,
                "description": "Flash Rdy"
              }
            },
            "FSYNDN": {
              "SD": {
                "bit": 0,
                "description": "Flash Sync",
                "width": 3
              }
            },
            "CRTRMM": {
              "TRMM": {
                "bit": 0,
                "description": "CR Trimming Data Mirror",
                "width": 10
              }
            }
          }
        },
        "CRG": {
          "instances": [
            {
              "name": "CRG",
              "base": "0x40010000",
              "irq": 0
            }
          ],
          "registers": {
            "SCM_CTL": {
              "offset": "0x00",
              "size": 8,
              "description": "System Clock Mode Control Register"
            },
            "SCM_STR": {
              "offset": "0x04",
              "size": 8,
              "description": "System Clock Mode Status Register"
            },
            "BSC_PSR": {
              "offset": "0x10",
              "size": 8,
              "description": "Base Clock Prescaler Register"
            },
            "APBC0_PSR": {
              "offset": "0x14",
              "size": 8,
              "description": "APB0 Prescaler Register"
            },
            "APBC1_PSR": {
              "offset": "0x18",
              "size": 8,
              "description": "APB1 Prescaler Register"
            },
            "APBC2_PSR": {
              "offset": "0x1C",
              "size": 8,
              "description": "APB2 Prescaler Register"
            },
            "SWC_PSR": {
              "offset": "0x20",
              "size": 8,
              "description": "Software Watchdog Clock Prescaler Register"
            },
            "TTC_PSR": {
              "offset": "0x28",
              "size": 8,
              "description": "Trace Clock Prescaler Register"
            },
            "CSW_TMR": {
              "offset": "0x30",
              "size": 8,
              "description": "Clock Stabilization Wait Time Register"
            },
            "PSW_TMR": {
              "offset": "0x34",
              "size": 8,
              "description": "PLL Clock Stabilization Wait Time Setup Register"
            },
            "PLL_CTL1": {
              "offset": "0x38",
              "size": 8,
              "description": "PLL Control Register 1"
            },
            "PLL_CTL2": {
              "offset": "0x3C",
              "size": 8,
              "description": "PLL Control Register 2"
            },
            "DBWDT_CTL": {
              "offset": "0x54",
              "size": 8,
              "description": "Debug Break Watchdog Timer Control Register"
            },
            "INT_ENR": {
              "offset": "0x60",
              "size": 8,
              "description": "Interrupt Enable Register"
            },
            "INT_STR": {
              "offset": "0x64",
              "size": 8,
              "description": "Interrupt Status Register"
            },
            "INT_CLR": {
              "offset": "0x68",
              "size": 8,
              "description": "Interrupt Clear Register"
            },
            "RST_STR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Reset Cause Register"
            },
            "STB_CTL": {
              "offset": "0x08",
              "size": 32,
              "description": "Standby Mode Control Register"
            },
            "CSV_CTL": {
              "offset": "0x40",
              "size": 16,
              "description": "CSV control register"
            },
            "CSV_STR": {
              "offset": "0x44",
              "size": 8,
              "description": "CSV status register"
            },
            "FCSWH_CTL": {
              "offset": "0x48",
              "size": 16,
              "description": "Frequency detection window setting register"
            },
            "FCSWL_CTL": {
              "offset": "0x4C",
              "size": 16,
              "description": "Frequency detection window setting register"
            },
            "FCSWD_CTL": {
              "offset": "0x50",
              "size": 16,
              "description": "Frequency detection counter register"
            }
          },
          "bits": {
            "SCM_CTL": {
              "RCS": {
                "bit": 5,
                "description": "Master clock switch control bits",
                "width": 3
              },
              "PLLE": {
                "bit": 4,
                "description": "PLL oscillation enable bit"
              },
              "SOSCE": {
                "bit": 3,
                "description": "Sub clock oscillation enable bit"
              },
              "MOSCE": {
                "bit": 1,
                "description": "Main clock oscillation enable bit"
              }
            },
            "SCM_STR": {
              "RCM": {
                "bit": 5,
                "description": "Master clock selection bits",
                "width": 3
              },
              "PLRDY": {
                "bit": 4,
                "description": "PLL oscillation stable bit"
              },
              "SORDY": {
                "bit": 3,
                "description": "Sub clock oscillation stable bit"
              },
              "MORDY": {
                "bit": 1,
                "description": "Main clock oscillation stable bit"
              }
            },
            "BSC_PSR": {
              "BSR": {
                "bit": 0,
                "description": "Base clock frequency division ratio setting bit",
                "width": 3
              }
            },
            "APBC0_PSR": {
              "APBC0": {
                "bit": 0,
                "description": "APB0 bus clock frequency division ratio setting bit",
                "width": 2
              }
            },
            "APBC1_PSR": {
              "APBC1EN": {
                "bit": 7,
                "description": "APB1 clock enable bit"
              },
              "APBC1RST": {
                "bit": 4,
                "description": "APB1 bus reset control bit"
              },
              "APBC1": {
                "bit": 0,
                "description": "APB1 bus clock frequency division ratio setting bit",
                "width": 2
              }
            },
            "APBC2_PSR": {
              "APBC2EN": {
                "bit": 7,
                "description": "APB2 clock enable bit"
              },
              "APBC2RST": {
                "bit": 4,
                "description": "APB2 bus reset control bit"
              },
              "APBC2": {
                "bit": 0,
                "description": "APB2 bus clock frequency division ratio setting bit",
                "width": 2
              }
            },
            "SWC_PSR": {
              "TESTB": {
                "bit": 7,
                "description": "TEST bit"
              },
              "SWDS": {
                "bit": 0,
                "description": "Software watchdog clock frequency division ratio setting bit",
                "width": 2
              }
            },
            "TTC_PSR": {
              "TTC": {
                "bit": 0,
                "description": "Trace clock frequency division ratio setting bit"
              }
            },
            "CSW_TMR": {
              "SOWT": {
                "bit": 4,
                "description": "Sub clock stabilization wait time setup bit",
                "width": 3
              },
              "MOWT": {
                "bit": 0,
                "description": "Main clock stabilization wait time setup bit",
                "width": 4
              }
            },
            "PSW_TMR": {
              "PINC": {
                "bit": 4,
                "description": "PLL input clock select bit"
              },
              "POWT": {
                "bit": 0,
                "description": "PLL clock stabilization wait time setup bit",
                "width": 3
              }
            },
            "PLL_CTL1": {
              "PLLK": {
                "bit": 4,
                "description": "PLL input clock frequency division ratio setting bit",
                "width": 4
              },
              "PLLM": {
                "bit": 0,
                "description": "PLL VCO clock frequency division ratio setting bit",
                "width": 4
              }
            },
            "PLL_CTL2": {
              "PLLN": {
                "bit": 0,
                "description": "PLL feedback frequency division ratio setting bit",
                "width": 6
              }
            },
            "DBWDT_CTL": {
              "DPHWBE": {
                "bit": 7,
                "description": "HW-WDG debug mode break bit"
              },
              "DPSWBE": {
                "bit": 5,
                "description": "SW-WDG debug mode break bit"
              }
            },
            "INT_ENR": {
              "FCSE": {
                "bit": 5,
                "description": "Anomalous frequency detection interrupt enable bit"
              },
              "PCSE": {
                "bit": 2,
                "description": "PLL oscillation stabilization completion interrupt enable bit"
              },
              "SCSE": {
                "bit": 1,
                "description": "Sub oscillation stabilization completion interrupt enable bit"
              },
              "MCSE": {
                "bit": 0,
                "description": "Main oscillation stabilization completion interrupt enable bit"
              }
            },
            "INT_STR": {
              "FCSI": {
                "bit": 5,
                "description": "Anomalous frequency detection interrupt status bit"
              },
              "PCSI": {
                "bit": 2,
                "description": "PLL oscillation stabilization completion interrupt status bit"
              },
              "SCSI": {
                "bit": 1,
                "description": "Sub oscillation stabilization completion interrupt status bit"
              },
              "MCSI": {
                "bit": 0,
                "description": "Main oscillation stabilization completion interrupt status bit"
              }
            },
            "INT_CLR": {
              "FCSC": {
                "bit": 5,
                "description": "Anomalous frequency detection interrupt cause clear bit"
              },
              "PCSC": {
                "bit": 2,
                "description": "PLL oscillation stabilization completion interrupt cause clear bit"
              },
              "SCSC": {
                "bit": 1,
                "description": "Sub oscillation stabilization completion interrupt cause clear bit"
              },
              "MCSC": {
                "bit": 0,
                "description": "Main oscillation stabilization completion interrupt cause clear bit"
              }
            },
            "RST_STR": {
              "SRST": {
                "bit": 8,
                "description": "Software reset flag"
              },
              "FCSR": {
                "bit": 7,
                "description": "Flag for anomalous frequency detection reset"
              },
              "CSVR": {
                "bit": 6,
                "description": "Clock failure detection reset flag"
              },
              "HWDG": {
                "bit": 5,
                "description": "Hardware watchdog reset flag"
              },
              "SWDG": {
                "bit": 4,
                "description": "Software watchdog reset flag"
              },
              "INITX": {
                "bit": 1,
                "description": "INITX pin input reset flag"
              },
              "PONR": {
                "bit": 0,
                "description": "Power-on reset/low-voltage detection reset flag"
              }
            },
            "STB_CTL": {
              "KEY": {
                "bit": 16,
                "description": "Standby mode control write control bit",
                "width": 16
              },
              "SPL": {
                "bit": 4,
                "description": "Standby pin level setting bit"
              },
              "STM": {
                "bit": 0,
                "description": "Standby mode selection bit",
                "width": 2
              }
            },
            "CSV_CTL": {
              "FCD": {
                "bit": 12,
                "description": "FCS count cycle setting bits",
                "width": 3
              },
              "FCSRE": {
                "bit": 9,
                "description": "FCS reset output enable bit"
              },
              "FCSDE": {
                "bit": 8,
                "description": "FCS function enable bit"
              },
              "SCSVE": {
                "bit": 1,
                "description": "Sub CSV function enable bit"
              },
              "MCSVE": {
                "bit": 0,
                "description": "Main CSV function enable bit"
              }
            },
            "CSV_STR": {
              "SCMF": {
                "bit": 1,
                "description": "Sub clock failure detection flag"
              },
              "MCMF": {
                "bit": 0,
                "description": "Main clock failure detection flag"
              }
            }
          }
        },
        "CRTRIM": {
          "instances": [
            {
              "name": "CRTRIM",
              "base": "0x4002E000"
            }
          ],
          "registers": {
            "MCR_PSR": {
              "offset": "0x00",
              "size": 8,
              "description": "High-speed CR oscillation Frequency Division Setup Register"
            },
            "MCR_FTRM": {
              "offset": "0x04",
              "size": 16,
              "description": "High-speed CR oscillation Frequency Trimming Register"
            },
            "MCR_RLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "High-Speed CR Oscillation Register Write-Protect Register"
            }
          },
          "bits": {
            "MCR_PSR": {
              "CSR": {
                "bit": 0,
                "description": "High-speed CR oscillation frequency division ratio setting bits",
                "width": 2
              }
            },
            "MCR_FTRM": {
              "TRD": {
                "bit": 0,
                "description": "Frequency trimming setup bits",
                "width": 8
              }
            },
            "MCR_RLR": {
              "TRMLCK": {
                "bit": 0,
                "description": "Register write-protect bits",
                "width": 32
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "SWWDT",
              "base": "0x40012000",
              "irq": 1
            },
            {
              "name": "HWWDT",
              "base": "0x40011000"
            }
          ],
          "registers": {
            "WDOGLOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "Software Watchdog Timer Load Register"
            },
            "WDOGVALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "Software Watchdog Timer Value Register"
            },
            "WDOGCONTROL": {
              "offset": "0x08",
              "size": 8,
              "description": "Software Watchdog Timer Control Register"
            },
            "WDOGINTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Software Watchdog Timer Clear Register"
            },
            "WDOGRIS": {
              "offset": "0x10",
              "size": 8,
              "description": "Software Watchdog Timer Interrupt Status Register"
            },
            "WDOGLOCK": {
              "offset": "0xC00",
              "size": 32,
              "description": "Software Watchdog Timer Lock Register"
            }
          },
          "bits": {
            "WDOGCONTROL": {
              "RESEN": {
                "bit": 1,
                "description": "Reset enable bit of the software watchdog"
              },
              "INTEN": {
                "bit": 0,
                "description": "Interrupt and counter enable bit of the software watchdog"
              }
            },
            "WDOGRIS": {
              "RIS": {
                "bit": 0,
                "description": "Software watchdog interrupt status bit"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "DTIM",
              "base": "0x40015000",
              "irq": 6
            }
          ],
          "registers": {
            "TIMER1LOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "Load Register"
            },
            "TIMER1VALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "Value Register"
            },
            "TIMER1CONTROL": {
              "offset": "0x08",
              "size": 32,
              "description": "Control Register"
            },
            "TIMER1INTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "TIMER1RIS": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "TIMER1MIS": {
              "offset": "0x14",
              "size": 32,
              "description": "Masked Interrupt Status Register"
            },
            "TIMER1BGLOAD": {
              "offset": "0x18",
              "size": 32,
              "description": "Background Load Register"
            },
            "TIMER2LOAD": {
              "offset": "0x20",
              "size": 32,
              "description": "Load Register"
            },
            "TIMER2VALUE": {
              "offset": "0x24",
              "size": 32,
              "description": "Value Register"
            },
            "TIMER2CONTROL": {
              "offset": "0x28",
              "size": 32,
              "description": "Control Register"
            },
            "TIMER2INTCLR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "TIMER2RIS": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "TIMER2MIS": {
              "offset": "0x34",
              "size": 32,
              "description": "Masked Interrupt Status Register"
            },
            "TIMER2BGLOAD": {
              "offset": "0x38",
              "size": 32,
              "description": "Background Load Register"
            }
          },
          "bits": {
            "TIMER1CONTROL": {
              "TimerEn": {
                "bit": 7,
                "description": "Enable bit"
              },
              "TimerMode": {
                "bit": 6,
                "description": "Mode bit"
              },
              "IntEnable": {
                "bit": 5,
                "description": "Interrupt enable bit"
              },
              "TimerPre": {
                "bit": 2,
                "description": "Prescale bits",
                "width": 2
              },
              "TimerSize": {
                "bit": 1,
                "description": "Counter size bit"
              },
              "OneShot": {
                "bit": 0,
                "description": "One-shot mode bit"
              }
            },
            "TIMER1RIS": {
              "TIMER1RIS": {
                "bit": 0,
                "description": "Interrupt Status Register bit"
              }
            },
            "TIMER1MIS": {
              "TIMER1MIS": {
                "bit": 0,
                "description": "Masked Interrupt Status bit"
              }
            }
          }
        },
        "MFT0": {
          "instances": [
            {
              "name": "MFT0",
              "base": "0x40020000",
              "irq": 3
            }
          ],
          "registers": {
            "FRT_TCSA0": {
              "offset": "0x30",
              "size": 16,
              "description": "FRT-ch.0 Control Register A"
            },
            "FRT_TCSA1": {
              "offset": "0x40",
              "size": 32,
              "description": "FRT-ch.1 Control Register A"
            },
            "FRT_TCSA2": {
              "offset": "0x50",
              "size": 32,
              "description": "FRT-ch.2 Control Register A"
            },
            "FRT_TCSB0": {
              "offset": "0x34",
              "size": 16,
              "description": "FRT-ch.0 Control Register B"
            },
            "FRT_TCSB1": {
              "offset": "0x44",
              "size": 32,
              "description": "FRT-ch.1 Control Register B"
            },
            "FRT_TCSB2": {
              "offset": "0x54",
              "size": 32,
              "description": "FRT-ch.2 Control Register B"
            },
            "FRT_TCCP0": {
              "offset": "0x28",
              "size": 16,
              "description": "FRT-ch.0 Cycle Setting Register"
            },
            "FRT_TCCP1": {
              "offset": "0x38",
              "size": 32,
              "description": "FRT-ch.1 Cycle Setting Register"
            },
            "FRT_TCCP2": {
              "offset": "0x48",
              "size": 32,
              "description": "FRT-ch.2 Cycle Setting Register"
            },
            "FRT_TCDT0": {
              "offset": "0x2C",
              "size": 16,
              "description": "FRT-ch.0 Count Value Register"
            },
            "FRT_TCDT1": {
              "offset": "0x3C",
              "size": 32,
              "description": "FRT-ch.1 Count Value Register"
            },
            "FRT_TCDT2": {
              "offset": "0x4C",
              "size": 32,
              "description": "FRT-ch.2 Count Value Register"
            },
            "OCU_OCFS10": {
              "offset": "0x58",
              "size": 8,
              "description": "\"OCU ch.1,0 Connecting FRT Select Register\""
            },
            "OCU_OCFS32": {
              "offset": "0x59",
              "size": 32,
              "description": "\"OCU ch.3,2 Connecting FRT Select Register\""
            },
            "OCU_OCFS54": {
              "offset": "0x5C",
              "size": 32,
              "description": "\"OCU ch.5,4 Connecting FRT Select Register\""
            },
            "OCU_OCSA10": {
              "offset": "0x18",
              "size": 8,
              "description": "\"OCU ch.1,0 Control Register A\""
            },
            "OCU_OCSA32": {
              "offset": "0x1C",
              "size": 32,
              "description": "\"OCU ch.3,2 Control Register A\""
            },
            "OCU_OCSA54": {
              "offset": "0x20",
              "size": 32,
              "description": "\"OCU ch.5,4 Control Register A\""
            },
            "OCU_OCSB10": {
              "offset": "0x19",
              "size": 8,
              "description": "\"OCU ch.1,0 Control Register B\""
            },
            "OCU_OCSB32": {
              "offset": "0x1D",
              "size": 32,
              "description": "\"OCU ch.3,2 Control Register B\""
            },
            "OCU_OCSB54": {
              "offset": "0x21",
              "size": 32,
              "description": "\"OCU ch.5,4 Control Register B\""
            },
            "OCU_OCSC": {
              "offset": "0x24",
              "size": 16,
              "description": "OCU Control Register C"
            },
            "OCU_OCCP0": {
              "offset": "0x00",
              "size": 16,
              "description": "OCU ch.0 Compare Value Store Register"
            },
            "OCU_OCCP1": {
              "offset": "0x04",
              "size": 32,
              "description": "OCU ch.1 Compare Value Store Register"
            },
            "OCU_OCCP2": {
              "offset": "0x08",
              "size": 32,
              "description": "OCU ch.2 Compare Value Store Register"
            },
            "OCU_OCCP3": {
              "offset": "0x0C",
              "size": 32,
              "description": "OCU ch.3 Compare Value Store Register"
            },
            "OCU_OCCP4": {
              "offset": "0x10",
              "size": 32,
              "description": "OCU ch.4 Compare Value Store Register"
            },
            "OCU_OCCP5": {
              "offset": "0x14",
              "size": 32,
              "description": "OCU ch.5 Compare Value Store Register"
            },
            "WFG_WFSA10": {
              "offset": "0x8C",
              "size": 16,
              "description": "WFG ch.10 Control Register A"
            },
            "WFG_WFSA32": {
              "offset": "0x90",
              "size": 32,
              "description": "WFG ch.32 Control Register A"
            },
            "WFG_WFSA54": {
              "offset": "0x94",
              "size": 32,
              "description": "WFG ch.54 Control Register A"
            },
            "WFG_WFTM10": {
              "offset": "0x80",
              "size": 16,
              "description": "WFG ch.10 Timer Value Register"
            },
            "WFG_WFTM32": {
              "offset": "0x84",
              "size": 32,
              "description": "WFG ch.32 Timer Value Register"
            },
            "WFG_WFTM54": {
              "offset": "0x88",
              "size": 32,
              "description": "WFG ch.54 Timer Value Register"
            },
            "WFG_NZCL": {
              "offset": "0x9C",
              "size": 16,
              "description": "NZCL Control Register"
            },
            "WFG_WFIR": {
              "offset": "0x98",
              "size": 16,
              "description": "WFG Interrupt Control Register"
            },
            "ICU_ICFS10": {
              "offset": "0x60",
              "size": 8,
              "description": "\"ICU ch.1,0 Connecting FRT Select Register\""
            },
            "ICU_ICFS32": {
              "offset": "0x61",
              "size": 32,
              "description": "\"ICU ch.3,2 Connecting FRT Select Register\""
            },
            "ICU_ICSA10": {
              "offset": "0x78",
              "size": 8,
              "description": "\"ICU ch.1,0 Control Register A\""
            },
            "ICU_ICSA32": {
              "offset": "0x7C",
              "size": 32,
              "description": "\"ICU ch.3,2 Control Register A\""
            },
            "ICU_ICSB10": {
              "offset": "0x79",
              "size": 8,
              "description": "\"ICU ch.1,0 Control Register B\""
            },
            "ICU_ICSB32": {
              "offset": "0x7D",
              "size": 32,
              "description": "\"ICU ch.3,2 Control Register B\""
            },
            "ICU_ICCP0": {
              "offset": "0x68",
              "size": 16,
              "description": "ICU ch.0 Capture value store register"
            },
            "ICU_ICCP1": {
              "offset": "0x6C",
              "size": 32,
              "description": "ICU ch.1 Capture value store register"
            },
            "ICU_ICCP2": {
              "offset": "0x70",
              "size": 32,
              "description": "ICU ch.2 Capture value store register"
            },
            "ICU_ICCP3": {
              "offset": "0x74",
              "size": 32,
              "description": "ICU ch.3 Capture value store register"
            },
            "ADCMP_ACSA": {
              "offset": "0xBC",
              "size": 16,
              "description": "ADCMP Control Register A"
            },
            "ADCMP_ACSB": {
              "offset": "0xB8",
              "size": 8,
              "description": "ADCMP Control Register B"
            },
            "ADCMP_ACCP0": {
              "offset": "0xA0",
              "size": 16,
              "description": "ADCMP ch.0 Compare Value Store Register"
            },
            "ADCMP_ACCP1": {
              "offset": "0xA8",
              "size": 32,
              "description": "ADCMP ch.1 Compare Value Store Register"
            },
            "ADCMP_ACCP2": {
              "offset": "0xB0",
              "size": 32,
              "description": "ADCMP ch.2 Compare Value Store Register"
            },
            "ADCMP_ACCPDN0": {
              "offset": "0xA4",
              "size": 16,
              "description": "ADCMP ch.0 Compare Value Store Register"
            },
            "ADCMP_ACCPDN1": {
              "offset": "0xAC",
              "size": 32,
              "description": "ADCMP ch.1 Compare Value Store Register"
            },
            "ADCMP_ACCPDN2": {
              "offset": "0xB4",
              "size": 32,
              "description": "ADCMP ch.2 Compare Value Store Register"
            },
            "ADCMP_ATSA": {
              "offset": "0xC0",
              "size": 16,
              "description": "ADC Start Trigger Select Register"
            }
          },
          "bits": {
            "FRT_TCSA0": {
              "CLK": {
                "bit": 0,
                "description": "FRT clock cycle",
                "width": 4
              },
              "SCLR": {
                "bit": 4,
                "description": "FRT operation state initialization request"
              },
              "MODE": {
                "bit": 5,
                "description": "FRT's count mode"
              },
              "STOP": {
                "bit": 6,
                "description": "Puts FRT in stopping state"
              },
              "BFE": {
                "bit": 7,
                "description": "Enables TCCP's buffer function"
              },
              "ICRE": {
                "bit": 8,
                "description": "\"Generates interrupt when \"\"1\"\" is set to TCSA.ICLR\""
              },
              "ICLR": {
                "bit": 9,
                "description": "interrupt flag"
              },
              "IRQZE": {
                "bit": 13,
                "description": "\"Generates interrupt, when \"\"1\"\" is set to TCSA.IRQZF\""
              },
              "IRQZF": {
                "bit": 14,
                "description": "zero interrupt flag"
              },
              "ECKE": {
                "bit": 15,
                "description": "Uses an external input clock (FRCK) as FRT's count clock"
              }
            },
            "FRT_TCSB0": {
              "AD2E": {
                "bit": 2,
                "description": "Outputs AD conversion start signal to ADCunit2 upon Zero value detection by FRT"
              },
              "AD1E": {
                "bit": 1,
                "description": "Outputs AD conversion start signal to ADCunit1 upon Zero value detection by FRT"
              },
              "AD0E": {
                "bit": 0,
                "description": "Outputs AD conversion start signal to ADCunit0 upon Zero value detection by FRT"
              }
            },
            "OCU_OCFS10": {
              "FSO0": {
                "bit": 0,
                "description": "Connects FRT ch.x to OCU ch.0",
                "width": 4
              },
              "FSO1": {
                "bit": 4,
                "description": "Connects FRT ch.x to OCU ch.1",
                "width": 4
              }
            },
            "OCU_OCSA10": {
              "CST0": {
                "bit": 0,
                "description": "Enables the operation of OCU ch.(0)"
              },
              "CST1": {
                "bit": 1,
                "description": "Enables the operation of OCU ch.(1)"
              },
              "BDIS0": {
                "bit": 2,
                "description": "Disables the buffer function of the OCCP(0) register"
              },
              "BDIS1": {
                "bit": 3,
                "description": "Disables the buffer function of the OCCP(1) register"
              },
              "IOE0": {
                "bit": 4,
                "description": "\"Generates interrupt, when \"\"1\"\" is set to OCSA.IOP0\""
              },
              "IOE1": {
                "bit": 5,
                "description": "\"Generates interrupt, when \"\"1\"\" is set to OCSA.IOP1\""
              },
              "IOP0": {
                "bit": 6,
                "description": "Indicates that a match has already been detected between FRT's count value and OCCP(0) value at OCU ch.(0)."
              },
              "IOP1": {
                "bit": 7,
                "description": "Indicates that a match has already been detected between FRT's count value and OCCP(1) value at OCU ch.(1)."
              }
            },
            "OCU_OCSB10": {
              "OTD0": {
                "bit": 0,
                "description": "Indicates that the RT(0) output pin is in the High-level output state."
              },
              "OTD1": {
                "bit": 1,
                "description": "Indicates that the RT(1) output pin is in the High-level output state."
              },
              "CMOD": {
                "bit": 4,
                "description": "selects OCU's operation mode in combination with OCSC.MOD0 to MOD5"
              },
              "BTS0": {
                "bit": 5,
                "description": "Performs buffer transfer of the OCCP(0) register upon Peak value detection by FRT"
              },
              "BTS1": {
                "bit": 6,
                "description": "Performs buffer transfer of the OCCP(1) register upon Peak value detection by FRT"
              }
            },
            "OCU_OCSC": {
              "MOD0": {
                "bit": 8,
                "description": "OCSC.MOD0 and OCSC.MOD1 determine the operation mode of OCU ch.0/ch.1 in combination with OCSB10.CMOD"
              },
              "MOD1": {
                "bit": 9,
                "description": "OCSC.MOD0 and OCSC.MOD1 determine the operation mode of OCU ch.0/ch.1 in combination with OCSB10.CMOD"
              },
              "MOD2": {
                "bit": 10,
                "description": "OCSC.MOD2 and OCSC.MOD3 determine the operation mode of OCU ch.2/ch.3 in combination with OCSB32.CMOD"
              },
              "MOD3": {
                "bit": 11,
                "description": "OCSC.MOD2 and OCSC.MOD3 determine the operation mode of OCU ch.2/ch.3 in combination with OCSB32.CMOD"
              },
              "MOD4": {
                "bit": 12,
                "description": "OCSC.MOD4 and OCSC.MOD5 determine the operation mode of OCU ch.4/ch.5 in combination with OCSB54.CMOD"
              },
              "MOD5": {
                "bit": 13,
                "description": "OCSC.MOD4 and OCSC.MOD5 determine the operation mode of OCU ch.4/ch.5 in combination with OCSB54.CMOD"
              }
            },
            "WFG_WFSA10": {
              "DCK": {
                "bit": 0,
                "description": "clock cycle of the WFG timer",
                "width": 3
              },
              "TMD": {
                "bit": 3,
                "description": "WFG's operation mode",
                "width": 3
              },
              "GTEN": {
                "bit": 6,
                "description": "the CH_GATE signal for each channel of WFG",
                "width": 2
              },
              "PSEL": {
                "bit": 8,
                "description": "the PPG timer unit to be used at each channel of WFG",
                "width": 2
              },
              "PGEN": {
                "bit": 10,
                "description": "specifies how to reflect the CH_PPG signal that is input to each channel of WFG on WFG output",
                "width": 2
              },
              "DMOD": {
                "bit": 12,
                "description": "specifies which polarity will be used to output the non-overlap signal"
              }
            },
            "WFG_NZCL": {
              "DTIE": {
                "bit": 0,
                "description": "DTIF interrupt enable"
              },
              "NWS": {
                "bit": 1,
                "description": "noise-canceling width of the noise-canceller for the DTTIX pin",
                "width": 3
              },
              "SDTI": {
                "bit": 4,
                "description": "Forcibly generates DTIF interrupt"
              }
            },
            "WFG_WFIR": {
              "DTIF": {
                "bit": 0,
                "description": "Indicates that DTIF interrupt has been generated."
              },
              "DTIC": {
                "bit": 1,
                "description": "Clears WFIR.DTIF and deasserts the DTIF interrupt signal."
              },
              "TMIF10": {
                "bit": 4,
                "description": "Indicates that WFG10 timer interrupt has been generated."
              },
              "TMIC10": {
                "bit": 5,
                "description": "Clears WFIR.TMIF10 and deasserts the WFG10 timer interrupt signal."
              },
              "TMIE10": {
                "bit": 6,
                "description": "Starts the WFG10 timer"
              },
              "TMIS10": {
                "bit": 7,
                "description": "Stops the WFG10 timer"
              },
              "TMIF32": {
                "bit": 8,
                "description": "Indicates that WFG32 timer interrupt has been generated."
              },
              "TMIC32": {
                "bit": 9,
                "description": "Clears WFIR.TMIF32 and deasserts the WFG32 timer interrupt signal."
              },
              "TMIE32": {
                "bit": 10,
                "description": "Starts the WFG32 timer"
              },
              "TMIS32": {
                "bit": 11,
                "description": "Stops the WFG32 timer"
              },
              "TMIF54": {
                "bit": 12,
                "description": "Indicates that WFG54 timer interrupt has been generated."
              },
              "TMIC54": {
                "bit": 13,
                "description": "Clears WFIR.TMIF54 and deasserts the WFG54 timer interrupt signal."
              },
              "TMIE54": {
                "bit": 14,
                "description": "Starts the WFG54 timer"
              },
              "TMIS54": {
                "bit": 15,
                "description": "Stops the WFG54 timer"
              }
            },
            "ICU_ICFS10": {
              "FSI0": {
                "bit": 0,
                "description": "Connects FRT ch.x to ICU ch.(0)",
                "width": 4
              },
              "FSI1": {
                "bit": 4,
                "description": "Connects FRT ch.x to ICU ch.(1)",
                "width": 4
              }
            },
            "ICU_ICSA10": {
              "EG0": {
                "bit": 0,
                "description": "enables/disables the operation of ICU-ch.(0) and selects a valid edge(s)",
                "width": 2
              },
              "EG1": {
                "bit": 2,
                "description": "enables/disables the operation of ICU-ch.(1) and selects a valid edge(s)",
                "width": 2
              },
              "ICE0": {
                "bit": 4,
                "description": "\"Generates interrupt, when \"\"1\"\" is set to ICSA.ICP0.\""
              },
              "ICE1": {
                "bit": 5,
                "description": "\"Generates interrupt, when \"\"1\"\" is set to ICSA.ICP1.\""
              },
              "ICP0": {
                "bit": 6,
                "description": "Indicates that a valid edge has been detected at ICU ch.(0) and the capture operation has been performed"
              },
              "ICP1": {
                "bit": 7,
                "description": "Indicates that a valid edge has been detected at ICU ch.(1) and the capture operation has been performed"
              }
            },
            "ICU_ICSB10": {
              "IEI0": {
                "bit": 0,
                "description": "indicates the latest valid edge of ICU-ch.(0)"
              },
              "IEI1": {
                "bit": 1,
                "description": "indicates the latest valid edge of ICU-ch.(1)"
              }
            },
            "ADCMP_ACSA": {
              "CE0": {
                "bit": 0,
                "description": "enable or disable the operation of ADCMP-ch.0 and select the FRT to be connected",
                "width": 2
              },
              "CE1": {
                "bit": 2,
                "description": "enable or disable the operation of ADCMP-ch.1 and select the FRT to be connected",
                "width": 2
              },
              "CE2": {
                "bit": 4,
                "description": "enable or disable the operation of ADCMP-ch.2 and select the FRT to be connected",
                "width": 2
              },
              "SEL0": {
                "bit": 8,
                "description": "which count state FRT should be in to instruct AD conversion to be started at ADCMP-ch.0",
                "width": 2
              },
              "SEL1": {
                "bit": 10,
                "description": "which count state FRT should be in to instruct AD conversion to be started at ADCMP-ch.1",
                "width": 2
              },
              "SEL2": {
                "bit": 12,
                "description": "which count state FRT should be in to instruct AD conversion to be started at ADCMP-ch.2",
                "width": 2
              }
            },
            "ADCMP_ACSB": {
              "BDIS0": {
                "bit": 0,
                "description": "Disables the buffer function of the ACCP0 and ACCPDN0 registers"
              },
              "BDIS1": {
                "bit": 1,
                "description": "Disables the buffer function of the ACCP1 and ACCPDN1 registers"
              },
              "BDIS2": {
                "bit": 2,
                "description": "Disables the buffer function of the ACCP2 and ACCPDN2 registers"
              },
              "BTS0": {
                "bit": 4,
                "description": "Performs buffer transfer of the ACCP0 and ACCPDN0 registers upon Peak value detection by FRT"
              },
              "BTS1": {
                "bit": 5,
                "description": "Performs buffer transfer of the ACCP1 and ACCPDN1 registers upon Peak value detection by FRT"
              },
              "BTS2": {
                "bit": 6,
                "description": "Performs buffer transfer of the ACCP2 and ACCPDN2 registers upon Peak value detection by FRT"
              }
            },
            "ADCMP_ATSA": {
              "AD0S": {
                "bit": 0,
                "description": "selects the start signal to be used to start the scan conversion of ADC unit0",
                "width": 2
              },
              "AD1S": {
                "bit": 2,
                "description": "selects the start signal to be used to start the scan conversion of ADC unit1",
                "width": 2
              },
              "AD2S": {
                "bit": 4,
                "description": "selects the start signal to be used to start the scan conversion of ADC unit2",
                "width": 2
              },
              "AD0P": {
                "bit": 8,
                "description": "selects the start signal to be used to start priority conversion of ADC unit0",
                "width": 2
              },
              "AD1P": {
                "bit": 10,
                "description": "selects the start signal to be used to start priority conversion of ADC unit1",
                "width": 2
              },
              "AD2P": {
                "bit": 12,
                "description": "selects the start signal to be used to start priority conversion of ADC unit2",
                "width": 2
              }
            }
          }
        },
        "MFT1": {
          "instances": [
            {
              "name": "MFT1",
              "base": "0x40021000"
            }
          ],
          "registers": {}
        },
        "BTIOSEL03": {
          "instances": [
            {
              "name": "BTIOSEL03",
              "base": "0x40025100"
            }
          ],
          "registers": {
            "BTSEL0123": {
              "offset": "0x00",
              "size": 16,
              "description": "I/O Select Register"
            }
          },
          "bits": {
            "BTSEL0123": {
              "SEL23_": {
                "bit": 12,
                "description": "I/O select bits for Ch.2/Ch.3",
                "width": 4
              },
              "SEL01_": {
                "bit": 8,
                "description": "I/O select bits for Ch.0/Ch.1",
                "width": 4
              }
            }
          }
        },
        "BTIOSEL47": {
          "instances": [
            {
              "name": "BTIOSEL47",
              "base": "0x40025300"
            }
          ],
          "registers": {
            "BTSEL4567": {
              "offset": "0x00",
              "size": 16,
              "description": "I/O Select Register"
            }
          },
          "bits": {
            "BTSEL4567": {
              "SEL67_": {
                "bit": 12,
                "description": "I/O select bits for Ch.6/Ch.7",
                "width": 4
              },
              "SEL45_": {
                "bit": 8,
                "description": "I/O select bits for Ch.4/Ch.5",
                "width": 4
              }
            }
          }
        },
        "SBSSR": {
          "instances": [
            {
              "name": "SBSSR",
              "base": "0x40025F00"
            }
          ],
          "registers": {
            "BTSSSR": {
              "offset": "0xFC",
              "size": 16,
              "description": "Software-based Simultaneous Startup Register"
            }
          },
          "bits": {
            "BTSSSR": {
              "SSSR15": {
                "bit": 15,
                "description": "Bit15 of BTSSSR"
              },
              "SSSR14": {
                "bit": 14,
                "description": "Bit14 of BTSSSR"
              },
              "SSSR13": {
                "bit": 13,
                "description": "Bit13 of BTSSSR"
              },
              "SSSR12": {
                "bit": 12,
                "description": "Bit12 of BTSSSR"
              },
              "SSSR11": {
                "bit": 11,
                "description": "Bit11 of BTSSSR"
              },
              "SSSR10": {
                "bit": 10,
                "description": "Bit10 of BTSSSR"
              },
              "SSSR9": {
                "bit": 9,
                "description": "Bit9 of BTSSSR"
              },
              "SSSR8": {
                "bit": 8,
                "description": "Bit8 of BTSSSR"
              },
              "SSSR7": {
                "bit": 7,
                "description": "Bit7 of BTSSSR"
              },
              "SSSR6": {
                "bit": 6,
                "description": "Bit6 of BTSSSR"
              },
              "SSSR5": {
                "bit": 5,
                "description": "Bit5 of BTSSSR"
              },
              "SSSR4": {
                "bit": 4,
                "description": "Bit4 of BTSSSR"
              },
              "SSSR3": {
                "bit": 3,
                "description": "Bit3 of BTSSSR"
              },
              "SSSR2": {
                "bit": 2,
                "description": "Bit2 of BTSSSR"
              },
              "SSSR1": {
                "bit": 1,
                "description": "Bit1 of BTSSSR"
              },
              "SSSR0": {
                "bit": 0,
                "description": "Bit0 of BTSSSR"
              }
            }
          }
        },
        "BT0": {
          "instances": [
            {
              "name": "BT0",
              "base": "0x40025000",
              "irq": 31
            }
          ],
          "registers": {
            "PWM_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "PWM_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "PWM_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "PWM_PCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "PWM Cycle Set Register"
            },
            "PWM_PDUT": {
              "offset": "0x04",
              "size": 16,
              "description": "PWM Duty Set Register"
            },
            "PWM_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Register"
            },
            "PPG_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "PPG_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "PPG_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "PPG_PRLL": {
              "offset": "0x00",
              "size": 16,
              "description": "LOW Width Reload Register"
            },
            "PPG_PRLH": {
              "offset": "0x04",
              "size": 16,
              "description": "HIGH Width Reload Register"
            },
            "PPG_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Register"
            },
            "RT_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "RT_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "RT_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "RT_PCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "PWM Cycle Set Register"
            },
            "RT_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Register"
            },
            "PWC_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "PWC_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "PWC_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "PWC_DTBF": {
              "offset": "0x04",
              "size": 16,
              "description": "Data Buffer Register"
            }
          },
          "bits": {
            "PWM_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "Count clock selection bit",
                "width": 3
              },
              "RTGEN": {
                "bit": 11,
                "description": "Restart enable bit"
              },
              "PMSK": {
                "bit": 10,
                "description": "Pulse output mask bit"
              },
              "EGS": {
                "bit": 8,
                "description": "Trigger input edge selection bits",
                "width": 2
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "Output polarity specification bit"
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Count operation enable bit"
              },
              "STRG": {
                "bit": 0,
                "description": "Software trigger bit"
              }
            },
            "PWM_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "Count clock selection bit"
              }
            },
            "PWM_STC": {
              "TGIE": {
                "bit": 6,
                "description": "Trigger interrupt request enable bit"
              },
              "DTIE": {
                "bit": 5,
                "description": "Duty match interrupt request enable bit"
              },
              "UDIE": {
                "bit": 4,
                "description": "Underflow interrupt request enable bit"
              },
              "TGIR": {
                "bit": 2,
                "description": "Trigger interrupt request bit"
              },
              "DTIR": {
                "bit": 1,
                "description": "Duty match interrupt request bit"
              },
              "UDIR": {
                "bit": 0,
                "description": "Underflow interrupt request bit"
              }
            },
            "PPG_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "Count clock selection bit",
                "width": 3
              },
              "RTGEN": {
                "bit": 11,
                "description": "Restart enable bit"
              },
              "PMSK": {
                "bit": 10,
                "description": "Pulse output mask bit"
              },
              "EGS": {
                "bit": 8,
                "description": "Trigger input edge selection bits",
                "width": 2
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "Output polarity specification bit"
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Count operation enable bit"
              },
              "STRG": {
                "bit": 0,
                "description": "Software trigger bit"
              }
            },
            "PPG_TMCR2": {
              "CKS3": {
                "bit": 1,
                "description": "Count clock selection bit"
              }
            },
            "PPG_STC": {
              "TGIE": {
                "bit": 6,
                "description": "Trigger interrupt request enable bit"
              },
              "UDIE": {
                "bit": 4,
                "description": "Underflow interrupt request enable bit"
              },
              "TGIR": {
                "bit": 2,
                "description": "Trigger interrupt request bit"
              },
              "UDIR": {
                "bit": 0,
                "description": "Underflow interrupt request bit"
              }
            },
            "RT_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "Count clock selection bit",
                "width": 3
              },
              "EGS": {
                "bit": 8,
                "description": "Trigger input edge selection bits",
                "width": 2
              },
              "T32": {
                "bit": 7,
                "description": "32-bit timer selection bit"
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "Output polarity specification bit"
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Timer enable bit"
              },
              "STRG": {
                "bit": 0,
                "description": "Software trigger bit"
              }
            },
            "RT_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "Count clock selection bit"
              }
            },
            "RT_STC": {
              "TGIE": {
                "bit": 6,
                "description": "Trigger interrupt request enable bit"
              },
              "UDIE": {
                "bit": 4,
                "description": "Underflow interrupt request enable bit"
              },
              "TGIR": {
                "bit": 2,
                "description": "Trigger interrupt request bit"
              },
              "UDIR": {
                "bit": 0,
                "description": "Underflow interrupt request bit"
              }
            },
            "PWC_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "Count clock selection bit",
                "width": 3
              },
              "EGS": {
                "bit": 8,
                "description": "Measurement edge selection bits",
                "width": 3
              },
              "T32": {
                "bit": 7,
                "description": "32-bit timer selection bit"
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Timer enable bit"
              }
            },
            "PWC_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "Count clock selection bit"
              }
            },
            "PWC_STC": {
              "ERR": {
                "bit": 7,
                "description": "Error flag bit"
              },
              "EDIE": {
                "bit": 6,
                "description": "Measurement completion interrupt request enable bit"
              },
              "OVIE": {
                "bit": 4,
                "description": "Overflow interrupt request enable bit"
              },
              "EDIR": {
                "bit": 2,
                "description": "Measurement completion interrupt request bit"
              },
              "OVIR": {
                "bit": 0,
                "description": "Overflow interrupt request bit"
              }
            }
          }
        },
        "BT1": {
          "instances": [
            {
              "name": "BT1",
              "base": "0x40025040"
            }
          ],
          "registers": {}
        },
        "BT2": {
          "instances": [
            {
              "name": "BT2",
              "base": "0x40025080"
            }
          ],
          "registers": {}
        },
        "BT3": {
          "instances": [
            {
              "name": "BT3",
              "base": "0x400250C0"
            }
          ],
          "registers": {}
        },
        "BT4": {
          "instances": [
            {
              "name": "BT4",
              "base": "0x40025200"
            }
          ],
          "registers": {}
        },
        "BT5": {
          "instances": [
            {
              "name": "BT5",
              "base": "0x40025240"
            }
          ],
          "registers": {}
        },
        "BT6": {
          "instances": [
            {
              "name": "BT6",
              "base": "0x40025280"
            }
          ],
          "registers": {}
        },
        "BT7": {
          "instances": [
            {
              "name": "BT7",
              "base": "0x400252C0"
            }
          ],
          "registers": {}
        },
        "QPRC0": {
          "instances": [
            {
              "name": "QPRC0",
              "base": "0x40026000"
            }
          ],
          "registers": {
            "QPCR": {
              "offset": "0x00",
              "size": 16,
              "description": "QPRC Position Count Register"
            },
            "QRCR": {
              "offset": "0x04",
              "size": 16,
              "description": "QPRC Revolution Count Register"
            },
            "QPCCR": {
              "offset": "0x08",
              "size": 16,
              "description": "QPRC Position Counter Compare Register"
            },
            "QPRCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "QPRC Position and Revolution Counter Compare Register"
            },
            "QCR": {
              "offset": "0x18",
              "size": 16,
              "description": "QPRC Control Register"
            },
            "QECR": {
              "offset": "0x1C",
              "size": 16,
              "description": "QPRC Extension Control Register"
            },
            "QICRL": {
              "offset": "0x14",
              "size": 8,
              "description": "Low-Order Bytes of QPRC Interrupt Control Register"
            },
            "QICRH": {
              "offset": "0x15",
              "size": 8,
              "description": "High-Order Bytes of QPRC Interrupt Control Register"
            },
            "QMPR": {
              "offset": "0x10",
              "size": 16,
              "description": "QPRC Maximum Position Register"
            }
          },
          "bits": {
            "QCR": {
              "CGE": {
                "bit": 14,
                "description": "Detection edge selection bits",
                "width": 2
              },
              "BES": {
                "bit": 12,
                "description": "BIN detection edge selection bits",
                "width": 2
              },
              "AES": {
                "bit": 10,
                "description": "AIN detection edge selection bits",
                "width": 2
              },
              "PCRM": {
                "bit": 8,
                "description": "Position counter reset mask bits",
                "width": 2
              },
              "SWAP": {
                "bit": 7,
                "description": "Swap bit"
              },
              "RSEL": {
                "bit": 6,
                "description": "Register function selection bit"
              },
              "CGSC": {
                "bit": 5,
                "description": "Count clear or gate selection bit"
              },
              "PSTP": {
                "bit": 4,
                "description": "Position counter stop bit"
              },
              "RCM": {
                "bit": 2,
                "description": "Revolution counter mode bits",
                "width": 2
              },
              "PCM": {
                "bit": 0,
                "description": "Position counter mode bits",
                "width": 2
              }
            },
            "QECR": {
              "ORNGIE": {
                "bit": 2,
                "description": "Outrange interrupt enable bit"
              },
              "ORNGF": {
                "bit": 1,
                "description": "Outrange interrupt request flag bit"
              },
              "ORNGMD": {
                "bit": 0,
                "description": "Outrange mode selection bit"
              }
            },
            "QICRL": {
              "ZIIF": {
                "bit": 7,
                "description": "Zero index interrupt request flag bit"
              },
              "OFDF": {
                "bit": 6,
                "description": "Overflow interrupt request flag bit"
              },
              "UFDF": {
                "bit": 5,
                "description": "Underflow interrupt request flag bit"
              },
              "OUZIE": {
                "bit": 4,
                "description": "\"Overflow, underflow, or zero index interrupt enable bit\""
              },
              "QPRCMF": {
                "bit": 3,
                "description": "PC and RC match interrupt request flag bit"
              },
              "QPRCMIE": {
                "bit": 2,
                "description": "PC and RC match interrupt enable bit"
              },
              "QPCMF": {
                "bit": 1,
                "description": "PC match interrupt request flag bit"
              },
              "QPCMIE": {
                "bit": 0,
                "description": "PC match interrupt enable bit"
              }
            },
            "QICRH": {
              "QPCNRCMF": {
                "bit": 5,
                "description": "PC match and RC match interrupt request flag bit"
              },
              "QPCNRCMIE": {
                "bit": 4,
                "description": "PC match and RC match interrupt enable bit"
              },
              "DIROU": {
                "bit": 3,
                "description": "Last position counter flow direction bit"
              },
              "DIRPC": {
                "bit": 2,
                "description": "Last position counter direction bit"
              },
              "CDCF": {
                "bit": 1,
                "description": "Count inversion interrupt request flag bit"
              },
              "CDCIE": {
                "bit": 0,
                "description": "Count inversion interrupt enable bit"
              }
            }
          }
        },
        "QPRC1": {
          "instances": [
            {
              "name": "QPRC1",
              "base": "0x40026040"
            }
          ],
          "registers": {}
        },
        "WC": {
          "instances": [
            {
              "name": "WC",
              "base": "0x4003A000"
            }
          ],
          "registers": {
            "WCRD": {
              "offset": "0x00",
              "size": 8,
              "description": "Watch Counter Read Register"
            },
            "WCRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Watch Counter Reload Register"
            },
            "WCCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Watch Counter Control Register"
            },
            "CLK_SEL": {
              "offset": "0x10",
              "size": 16,
              "description": "Clock Selection Register"
            },
            "CLK_EN": {
              "offset": "0x14",
              "size": 8,
              "description": "Division Clock Enable Register"
            }
          },
          "bits": {
            "WCRD": {
              "CTR": {
                "bit": 0,
                "description": "counter value",
                "width": 6
              }
            },
            "WCRL": {
              "RLC": {
                "bit": 0,
                "description": "reload value",
                "width": 6
              }
            },
            "WCCR": {
              "WCEN": {
                "bit": 7,
                "description": "Watch counter operation enable bit"
              },
              "WCOP": {
                "bit": 6,
                "description": "Watch counter operating state flag"
              },
              "CS": {
                "bit": 2,
                "description": "Count clock select bits",
                "width": 2
              },
              "WCIE": {
                "bit": 1,
                "description": "Interrupt request enable bit"
              },
              "WCIF": {
                "bit": 0,
                "description": "Interrupt request flag bit"
              }
            },
            "CLK_SEL": {
              "SEL_OUT": {
                "bit": 8,
                "description": "Output clock selection bit"
              },
              "SEL_IN": {
                "bit": 0,
                "description": "Input clock selection bit"
              }
            },
            "CLK_EN": {
              "CLK_EN_R": {
                "bit": 1,
                "description": "Division clock enable read bit"
              },
              "CLK_EN": {
                "bit": 0,
                "description": "Division clock enable bit"
              }
            }
          }
        },
        "MFT": {
          "instances": [
            {
              "name": "MFT_PPG",
              "base": "0x40024000",
              "irq": 23
            }
          ],
          "registers": {
            "TTCR0": {
              "offset": "0x00",
              "size": 16,
              "description": "PPG Start Trigger Control Register 0"
            },
            "TTCR1": {
              "offset": "0x20",
              "size": 16,
              "description": "PPG Start Trigger Control Register 1"
            },
            "COMP0": {
              "offset": "0x08",
              "size": 16,
              "description": "PPG Compare Register 0"
            },
            "COMP2": {
              "offset": "0x0C",
              "size": 8,
              "description": "PPG Compare Register 2"
            },
            "COMP4": {
              "offset": "0x10",
              "size": 32,
              "description": "PPG Compare Register 4"
            },
            "COMP6": {
              "offset": "0x14",
              "size": 32,
              "description": "PPG Compare Register 6"
            },
            "COMP1": {
              "offset": "0x28",
              "size": 32,
              "description": "PPG Compare Register 1"
            },
            "COMP3": {
              "offset": "0x2C",
              "size": 32,
              "description": "PPG Compare Register 3"
            },
            "COMP5": {
              "offset": "0x30",
              "size": 32,
              "description": "PPG Compare Register 5"
            },
            "COMP7": {
              "offset": "0x34",
              "size": 32,
              "description": "PPG Compare Register 7"
            },
            "TRG": {
              "offset": "0x100",
              "size": 16,
              "description": "PPG Start Register 0"
            },
            "REVC": {
              "offset": "0x104",
              "size": 16,
              "description": "Output Reverse Register 0"
            },
            "PPGC0": {
              "offset": "0x201",
              "size": 8,
              "description": "PPG Operation Mode Control Register 0"
            },
            "PPGC1": {
              "offset": "0x200",
              "size": 32,
              "description": "PPG Operation Mode Control Register 1"
            },
            "PPGC2": {
              "offset": "0x205",
              "size": 32,
              "description": "PPG Operation Mode Control Register 2"
            },
            "PPGC3": {
              "offset": "0x204",
              "size": 32,
              "description": "PPG Operation Mode Control Register 3"
            },
            "PPGC4": {
              "offset": "0x241",
              "size": 32,
              "description": "PPG Operation Mode Control Register 4"
            },
            "PPGC5": {
              "offset": "0x240",
              "size": 32,
              "description": "PPG Operation Mode Control Register 5"
            },
            "PPGC6": {
              "offset": "0x245",
              "size": 32,
              "description": "PPG Operation Mode Control Register 6"
            },
            "PPGC7": {
              "offset": "0x244",
              "size": 32,
              "description": "PPG Operation Mode Control Register 7"
            },
            "PPGC8": {
              "offset": "0x281",
              "size": 32,
              "description": "PPG Operation Mode Control Register 8"
            },
            "PPGC9": {
              "offset": "0x280",
              "size": 32,
              "description": "PPG Operation Mode Control Register 9"
            },
            "PPGC10": {
              "offset": "0x285",
              "size": 32,
              "description": "PPG Operation Mode Control Register 10"
            },
            "PPGC11": {
              "offset": "0x284",
              "size": 32,
              "description": "PPG Operation Mode Control Register 11"
            },
            "PPGC12": {
              "offset": "0x2C1",
              "size": 32,
              "description": "PPG Operation Mode Control Register 12"
            },
            "PPGC13": {
              "offset": "0x2C0",
              "size": 32,
              "description": "PPG Operation Mode Control Register 13"
            },
            "PPGC14": {
              "offset": "0x2C5",
              "size": 32,
              "description": "PPG Operation Mode Control Register 14"
            },
            "PPGC15": {
              "offset": "0x2C4",
              "size": 32,
              "description": "PPG Operation Mode Control Register 15"
            },
            "PRLH0": {
              "offset": "0x209",
              "size": 8,
              "description": "PPG0 Reload Registers High"
            },
            "PRLL0": {
              "offset": "0x208",
              "size": 8,
              "description": "PPG0 Reload Registers Low"
            },
            "PRLH1": {
              "offset": "0x20D",
              "size": 32,
              "description": "PPG1 Reload Registers High"
            },
            "PRLL1": {
              "offset": "0x20C",
              "size": 32,
              "description": "PPG1 Reload Registers Low"
            },
            "PRLH2": {
              "offset": "0x211",
              "size": 32,
              "description": "PPG2 Reload Registers High"
            },
            "PRLL2": {
              "offset": "0x210",
              "size": 32,
              "description": "PPG2 Reload Registers Low"
            },
            "PRLH3": {
              "offset": "0x215",
              "size": 32,
              "description": "PPG3 Reload Registers High"
            },
            "PRLL3": {
              "offset": "0x214",
              "size": 32,
              "description": "PPG3 Reload Registers Low"
            },
            "PRLH4": {
              "offset": "0x249",
              "size": 32,
              "description": "PPG4 Reload Registers High"
            },
            "PRLL4": {
              "offset": "0x248",
              "size": 32,
              "description": "PPG4 Reload Registers Low"
            },
            "PRLH5": {
              "offset": "0x24D",
              "size": 32,
              "description": "PPG5 Reload Registers High"
            },
            "PRLL5": {
              "offset": "0x24C",
              "size": 32,
              "description": "PPG5 Reload Registers Low"
            },
            "PRLH6": {
              "offset": "0x251",
              "size": 32,
              "description": "PPG6 Reload Registers High"
            },
            "PRLL6": {
              "offset": "0x250",
              "size": 32,
              "description": "PPG6 Reload Registers Low"
            },
            "PRLH7": {
              "offset": "0x255",
              "size": 32,
              "description": "PPG7 Reload Registers High"
            },
            "PRLL7": {
              "offset": "0x254",
              "size": 32,
              "description": "PPG7 Reload Registers Low"
            },
            "PRLH8": {
              "offset": "0x289",
              "size": 32,
              "description": "PPG8 Reload Registers High"
            },
            "PRLL8": {
              "offset": "0x288",
              "size": 32,
              "description": "PPG8 Reload Registers Low"
            },
            "PRLH9": {
              "offset": "0x28D",
              "size": 32,
              "description": "PPG9 Reload Registers High"
            },
            "PRLL9": {
              "offset": "0x28C",
              "size": 32,
              "description": "PPG9 Reload Registers Low"
            },
            "PRLH10": {
              "offset": "0x291",
              "size": 32,
              "description": "PPG10 Reload Registers High"
            },
            "PRLL10": {
              "offset": "0x290",
              "size": 32,
              "description": "PPG10 Reload Registers Low"
            },
            "PRLH11": {
              "offset": "0x295",
              "size": 32,
              "description": "PPG11 Reload Registers High"
            },
            "PRLL11": {
              "offset": "0x294",
              "size": 32,
              "description": "PPG11 Reload Registers Low"
            },
            "PRLH12": {
              "offset": "0x2C9",
              "size": 32,
              "description": "PPG12 Reload Registers High"
            },
            "PRLL12": {
              "offset": "0x2C8",
              "size": 32,
              "description": "PPG12 Reload Registers Low"
            },
            "PRLH13": {
              "offset": "0x2CD",
              "size": 32,
              "description": "PPG13 Reload Registers High"
            },
            "PRLL13": {
              "offset": "0x2CC",
              "size": 32,
              "description": "PPG13 Reload Registers Low"
            },
            "PRLH14": {
              "offset": "0x2D1",
              "size": 32,
              "description": "PPG14 Reload Registers High"
            },
            "PRLL14": {
              "offset": "0x2D0",
              "size": 32,
              "description": "PPG14 Reload Registers Low"
            },
            "PRLH15": {
              "offset": "0x2D5",
              "size": 32,
              "description": "PPG15 Reload Registers High"
            },
            "PRLL15": {
              "offset": "0x2D4",
              "size": 32,
              "description": "PPG15 Reload Registers Low"
            },
            "GATEC0": {
              "offset": "0x218",
              "size": 8,
              "description": "PPG Gate Function Control Registers 0"
            },
            "GATEC4": {
              "offset": "0x258",
              "size": 8,
              "description": "PPG Gate Function Control Registers 4"
            },
            "GATEC8": {
              "offset": "0x298",
              "size": 8,
              "description": "PPG Gate Function Control Registers 8"
            },
            "GATEC12": {
              "offset": "0x2D8",
              "size": 8,
              "description": "PPG Gate Function Control Registers 12"
            }
          },
          "bits": {
            "TTCR0": {
              "TRG6O": {
                "bit": 15,
                "description": "PPG6 trigger stop bit"
              },
              "TRG4O": {
                "bit": 14,
                "description": "PPG4 trigger stop bit"
              },
              "TRG2O": {
                "bit": 13,
                "description": "PPG2 trigger stop bit"
              },
              "TRG0O": {
                "bit": 12,
                "description": "PPG0 trigger stop bit"
              },
              "CS0": {
                "bit": 10,
                "description": "8-bit UP counter clock select bits for comparison",
                "width": 2
              },
              "MONI0": {
                "bit": 9,
                "description": "8-bit UP counter operation state monitor bit for comparison"
              },
              "STR0": {
                "bit": 8,
                "description": "8-bit UP counter operation enable bit for comparison"
              }
            },
            "TTCR1": {
              "TRG7O": {
                "bit": 15,
                "description": "PPG7 trigger stop bit"
              },
              "TRG5O": {
                "bit": 14,
                "description": "PPG5 trigger stop bit"
              },
              "TRG3O": {
                "bit": 13,
                "description": "PPG3 trigger stop bit"
              },
              "TRG1O": {
                "bit": 12,
                "description": "PPG1 trigger stop bit"
              },
              "CS1": {
                "bit": 10,
                "description": "8-bit UP counter clock select bits for comparison",
                "width": 2
              },
              "MONI1": {
                "bit": 9,
                "description": "8-bit UP counter operation state monitor bit for comparison"
              },
              "STR1": {
                "bit": 8,
                "description": "8-bit UP counter operation enable bit for comparison"
              }
            },
            "TRG": {
              "PEN15": {
                "bit": 15,
                "description": "PPG15 Start Trigger bit"
              },
              "PEN14": {
                "bit": 14,
                "description": "PPG14 Start Trigger bit"
              },
              "PEN13": {
                "bit": 13,
                "description": "PPG13 Start Trigger bit"
              },
              "PEN12": {
                "bit": 12,
                "description": "PPG12 Start Trigger bit"
              },
              "PEN11": {
                "bit": 11,
                "description": "PPG11 Start Trigger bit"
              },
              "PEN10": {
                "bit": 10,
                "description": "PPG10 Start Trigger bit"
              },
              "PEN09": {
                "bit": 9,
                "description": "PPG9 Start Trigger bit"
              },
              "PEN08": {
                "bit": 8,
                "description": "PPG8 Start Trigger bit"
              },
              "PEN07": {
                "bit": 7,
                "description": "PPG7 Start Trigger bit"
              },
              "PEN06": {
                "bit": 6,
                "description": "PPG6 Start Trigger bit"
              },
              "PEN05": {
                "bit": 5,
                "description": "PPG5 Start Trigger bit"
              },
              "PEN04": {
                "bit": 4,
                "description": "PPG4 Start Trigger bit"
              },
              "PEN03": {
                "bit": 3,
                "description": "PPG3 Start Trigger bit"
              },
              "PEN02": {
                "bit": 2,
                "description": "PPG2 Start Trigger bit"
              },
              "PEN01": {
                "bit": 1,
                "description": "PPG1 Start Trigger bit"
              },
              "PEN00": {
                "bit": 0,
                "description": "PPG0 Start Trigger bit"
              }
            },
            "REVC": {
              "REV15": {
                "bit": 15,
                "description": "PPG15 Output Reverse Enable bit"
              },
              "REV14": {
                "bit": 14,
                "description": "PPG14 Output Reverse Enable bit"
              },
              "REV13": {
                "bit": 13,
                "description": "PPG13 Output Reverse Enable bit"
              },
              "REV12": {
                "bit": 12,
                "description": "PPG12 Output Reverse Enable bit"
              },
              "REV11": {
                "bit": 11,
                "description": "PPG11 Output Reverse Enable bit"
              },
              "REV10": {
                "bit": 10,
                "description": "PPG10 Output Reverse Enable bit"
              },
              "REV09": {
                "bit": 9,
                "description": "PPG9 Output Reverse Enable bit"
              },
              "REV08": {
                "bit": 8,
                "description": "PPG8 Output Reverse Enable bit"
              },
              "REV07": {
                "bit": 7,
                "description": "PPG7 Output Reverse Enable bit"
              },
              "REV06": {
                "bit": 6,
                "description": "PPG6 Output Reverse Enable bit"
              },
              "REV05": {
                "bit": 5,
                "description": "PPG5 Output Reverse Enable bit"
              },
              "REV04": {
                "bit": 4,
                "description": "PPG4 Output Reverse Enable bit"
              },
              "REV03": {
                "bit": 3,
                "description": "PPG3 Output Reverse Enable bit"
              },
              "REV02": {
                "bit": 2,
                "description": "PPG2 Output Reverse Enable bit"
              },
              "REV01": {
                "bit": 1,
                "description": "PPG1 Output Reverse Enable bit"
              },
              "REV00": {
                "bit": 0,
                "description": "PPG0 Output Reverse Enable bit"
              }
            },
            "PPGC0": {
              "PIE": {
                "bit": 7,
                "description": "PPG Interrupt Enable bit"
              },
              "PUF": {
                "bit": 6,
                "description": "PPG Counter Underflow bit"
              },
              "INTM": {
                "bit": 5,
                "description": "Interrupt Mode Select bit"
              },
              "PCS": {
                "bit": 3,
                "description": "PPG DOWN Counter Operation Clock Select bits",
                "width": 2
              },
              "MD": {
                "bit": 1,
                "description": "PPG Operation Mode Set bits",
                "width": 2
              },
              "TTRG": {
                "bit": 0,
                "description": "PPG start trigger select bit"
              }
            },
            "PRLH0": {
              "PRLH": {
                "bit": 0,
                "description": "Reload Registers High",
                "width": 8
              }
            },
            "PRLL0": {
              "PRLL": {
                "bit": 0,
                "description": "Reload Registers Low",
                "width": 8
              }
            },
            "GATEC0": {
              "STRG2": {
                "bit": 5,
                "description": "Select a trigger for PPG2"
              },
              "EDGE2": {
                "bit": 4,
                "description": "Select Start Effective Level for PPG2"
              },
              "STRG0": {
                "bit": 1,
                "description": "Select a trigger for PPG0"
              },
              "EDGE0": {
                "bit": 0,
                "description": "Select Start Effective Level for PPG0"
              }
            },
            "GATEC4": {
              "STRG6": {
                "bit": 5,
                "description": "Select a trigger for PPG6"
              },
              "EDGE6": {
                "bit": 4,
                "description": "Select Start Effective Level for PPG6"
              },
              "STRG4": {
                "bit": 1,
                "description": "Select a trigger for PPG4"
              },
              "EDGE4": {
                "bit": 0,
                "description": "Select Start Effective Level for PPG4"
              }
            },
            "GATEC8": {
              "STRG10": {
                "bit": 5,
                "description": "Select a trigger for PPG10"
              },
              "EDGE10": {
                "bit": 4,
                "description": "Select Start Effective Level for PPG10"
              },
              "STRG8": {
                "bit": 1,
                "description": "Select a trigger for PPG8"
              },
              "EDGE8": {
                "bit": 0,
                "description": "Select Start Effective Level for PPG8"
              }
            },
            "GATEC12": {
              "STRG14": {
                "bit": 5,
                "description": "Select a trigger for PPG14"
              },
              "EDGE14": {
                "bit": 4,
                "description": "Select Start Effective Level for PPG14"
              },
              "STRG12": {
                "bit": 1,
                "description": "Select a trigger for PPG12"
              },
              "EDGE12": {
                "bit": 0,
                "description": "Select Start Effective Level for PPG12"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x40027000",
              "irq": 25
            },
            {
              "name": "ADC1",
              "base": "0x40027100",
              "irq": 26
            },
            {
              "name": "ADC2",
              "base": "0x40027200",
              "irq": 27
            }
          ],
          "registers": {
            "ADCR": {
              "offset": "0x01",
              "size": 8,
              "description": "A/D Control Register"
            },
            "ADSR": {
              "offset": "0x00",
              "size": 8,
              "description": "A/D Status Register"
            },
            "SCCR": {
              "offset": "0x09",
              "size": 8,
              "description": "Scan Conversion Control Register"
            },
            "SFNS": {
              "offset": "0x08",
              "size": 8,
              "description": "Scan Conversion FIFO Stage Count Setup Register"
            },
            "SCFD": {
              "offset": "0x0C",
              "size": 32,
              "description": "Scan Conversion FIFO Data Register"
            },
            "SCIS3": {
              "offset": "0x11",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 3"
            },
            "SCIS2": {
              "offset": "0x10",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 2"
            },
            "SCIS1": {
              "offset": "0x15",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 1"
            },
            "SCIS0": {
              "offset": "0x14",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 0"
            },
            "PFNS": {
              "offset": "0x18",
              "size": 8,
              "description": "Priority Conversion FIFO Stage Count Setup Register"
            },
            "PCCR": {
              "offset": "0x19",
              "size": 8,
              "description": "Priority Conversion Control Register"
            },
            "PCFD": {
              "offset": "0x1C",
              "size": 32,
              "description": "Priority Conversion FIFO Data Register"
            },
            "PCIS": {
              "offset": "0x20",
              "size": 8,
              "description": "Priority Conversion Input Selection Register"
            },
            "CMPCR": {
              "offset": "0x24",
              "size": 8,
              "description": "A/D Comparison Control Register"
            },
            "CMPD": {
              "offset": "0x26",
              "size": 16,
              "description": "A/D Comparison Value Setup Register"
            },
            "ADSS3": {
              "offset": "0x29",
              "size": 8,
              "description": "Sampling Time Selection Register 3"
            },
            "ADSS2": {
              "offset": "0x28",
              "size": 8,
              "description": "Sampling Time Selection Register 2"
            },
            "ADSS1": {
              "offset": "0x2D",
              "size": 8,
              "description": "Sampling Time Selection Register 1"
            },
            "ADSS0": {
              "offset": "0x2C",
              "size": 8,
              "description": "Sampling Time Selection Register 0"
            },
            "ADST1": {
              "offset": "0x30",
              "size": 8,
              "description": "Sampling Time Setup Register 1"
            },
            "ADST0": {
              "offset": "0x31",
              "size": 8,
              "description": "Sampling Time Setup Register 0"
            },
            "ADCT": {
              "offset": "0x34",
              "size": 8,
              "description": "Comparison Time Setup Register"
            },
            "PRTSL": {
              "offset": "0x38",
              "size": 8,
              "description": "Priority Conversion Timer Trigger Selection Register"
            },
            "SCTSL": {
              "offset": "0x39",
              "size": 8,
              "description": "Scan Conversion Timer Trigger Selection Register"
            },
            "ADCEN": {
              "offset": "0x3C",
              "size": 8,
              "description": "A/D Operation Enable Setup Register"
            }
          },
          "bits": {
            "ADCR": {
              "SCIF": {
                "bit": 7,
                "description": "Scan conversion interrupt request bit"
              },
              "PCIF": {
                "bit": 6,
                "description": "Priority conversion interrupt request bit"
              },
              "CMPIF": {
                "bit": 5,
                "description": "Conversion result comparison interrupt request bit"
              },
              "SCIE": {
                "bit": 3,
                "description": "Scan conversion interrupt enable bit"
              },
              "PCIE": {
                "bit": 2,
                "description": "Priority conversion interrupt enable bit"
              },
              "CMPIE": {
                "bit": 1,
                "description": "Conversion result comparison interrupt enable bit"
              },
              "OVRIE": {
                "bit": 0,
                "description": "FIFO overrun interrupt enable bit"
              }
            },
            "ADSR": {
              "ADSTP": {
                "bit": 7,
                "description": "A/D conversion forced stop bit"
              },
              "FDAS": {
                "bit": 6,
                "description": "FIFO data placement selection bit"
              },
              "PCNS": {
                "bit": 2,
                "description": "Priority conversion pending flag"
              },
              "PCS": {
                "bit": 1,
                "description": "Priority conversion status flag"
              },
              "SCS": {
                "bit": 0,
                "description": "Scan conversion status flag"
              }
            },
            "SCCR": {
              "SEMP": {
                "bit": 7,
                "description": "Scan conversion FIFO empty bit"
              },
              "SFUL": {
                "bit": 6,
                "description": "Scan conversion FIFO full bit"
              },
              "SOVR": {
                "bit": 5,
                "description": "Scan conversion overrun flag"
              },
              "SFCLR": {
                "bit": 4,
                "description": "Scan conversion FIFO clear bit"
              },
              "RPT": {
                "bit": 2,
                "description": "Scan conversion repeat bit"
              },
              "SHEN": {
                "bit": 1,
                "description": "Scan conversion timer start enable bit"
              },
              "SSTR": {
                "bit": 0,
                "description": "Scan conversion start bit"
              }
            },
            "SFNS": {
              "SFS": {
                "bit": 0,
                "description": "Scan conversion FIFO stage count setting bit",
                "width": 4
              }
            },
            "SCFD": {
              "SD": {
                "bit": 20,
                "description": "Scan conversion result",
                "width": 12
              },
              "INVL": {
                "bit": 12,
                "description": "A/D conversion result disable bit"
              },
              "RS": {
                "bit": 8,
                "description": "Scan conversion start factor",
                "width": 2
              },
              "CS": {
                "bit": 0,
                "description": "Conversion input channel bits",
                "width": 5
              }
            },
            "SCIS3": {
              "AN31": {
                "bit": 7,
                "description": "Bit7 of SCIS3"
              },
              "AN30": {
                "bit": 6,
                "description": "Bit6 of SCIS3"
              },
              "AN29": {
                "bit": 5,
                "description": "Bit5 of SCIS3"
              },
              "AN28": {
                "bit": 4,
                "description": "Bit4 of SCIS3"
              },
              "AN27": {
                "bit": 3,
                "description": "Bit3 of SCIS3"
              },
              "AN26": {
                "bit": 2,
                "description": "Bit2 of SCIS3"
              },
              "AN25": {
                "bit": 1,
                "description": "Bit1 of SCIS3"
              },
              "AN24": {
                "bit": 0,
                "description": "Bit0 of SCIS3"
              }
            },
            "SCIS2": {
              "AN23": {
                "bit": 7,
                "description": "Bit7 of SCIS2"
              },
              "AN22": {
                "bit": 6,
                "description": "Bit6 of SCIS2"
              },
              "AN21": {
                "bit": 5,
                "description": "Bit5 of SCIS2"
              },
              "AN20": {
                "bit": 4,
                "description": "Bit4 of SCIS2"
              },
              "AN19": {
                "bit": 3,
                "description": "Bit3 of SCIS2"
              },
              "AN18": {
                "bit": 2,
                "description": "Bit2 of SCIS2"
              },
              "AN17": {
                "bit": 1,
                "description": "Bit1 of SCIS2"
              },
              "AN16": {
                "bit": 0,
                "description": "Bit0 of SCIS2"
              }
            },
            "SCIS1": {
              "AN15": {
                "bit": 7,
                "description": "Bit7 of SCIS1"
              },
              "AN14": {
                "bit": 6,
                "description": "Bit6 of SCIS1"
              },
              "AN13": {
                "bit": 5,
                "description": "Bit5 of SCIS1"
              },
              "AN12": {
                "bit": 4,
                "description": "Bit4 of SCIS1"
              },
              "AN11": {
                "bit": 3,
                "description": "Bit3 of SCIS1"
              },
              "AN10": {
                "bit": 2,
                "description": "Bit2 of SCIS1"
              },
              "AN9": {
                "bit": 1,
                "description": "Bit1 of SCIS1"
              },
              "AN8": {
                "bit": 0,
                "description": "Bit0 of SCIS1"
              }
            },
            "SCIS0": {
              "AN7": {
                "bit": 7,
                "description": "Bit7 of SCIS0"
              },
              "AN6": {
                "bit": 6,
                "description": "Bit6 of SCIS0"
              },
              "AN5": {
                "bit": 5,
                "description": "Bit5 of SCIS0"
              },
              "AN4": {
                "bit": 4,
                "description": "Bit4 of SCIS0"
              },
              "AN3": {
                "bit": 3,
                "description": "Bit3 of SCIS0"
              },
              "AN2": {
                "bit": 2,
                "description": "Bit2 of SCIS0"
              },
              "AN1": {
                "bit": 1,
                "description": "Bit1 of SCIS0"
              },
              "AN0": {
                "bit": 0,
                "description": "Bit0 of SCIS0"
              }
            },
            "PFNS": {
              "TEST": {
                "bit": 4,
                "description": "Test bits",
                "width": 2
              },
              "PFS": {
                "bit": 0,
                "description": "Priority conversion FIFO stage count setting bits",
                "width": 2
              }
            },
            "PCCR": {
              "PEMP": {
                "bit": 7,
                "description": "Priority conversion FIFO empty bit"
              },
              "PFUL": {
                "bit": 6,
                "description": "Priority conversion FIFO full bit"
              },
              "POVR": {
                "bit": 5,
                "description": "Priority conversion overrun flag"
              },
              "PFCLR": {
                "bit": 4,
                "description": "Priority conversion FIFO clear bit"
              },
              "ESCE": {
                "bit": 3,
                "description": "External trigger analog input selection bit"
              },
              "PEEN": {
                "bit": 2,
                "description": "Priority conversion external start enable bit"
              },
              "PHEN": {
                "bit": 1,
                "description": "Priority conversion timer start enable bit"
              },
              "PSTR": {
                "bit": 0,
                "description": "Priority conversion start bit"
              }
            },
            "PCFD": {
              "PD": {
                "bit": 20,
                "description": "Priority conversion result",
                "width": 12
              },
              "INVL": {
                "bit": 12,
                "description": "A/D conversion result disable bit"
              },
              "RS": {
                "bit": 8,
                "description": "Scan conversion start factor",
                "width": 2
              },
              "PC": {
                "bit": 0,
                "description": "Conversion input channel bits",
                "width": 5
              }
            },
            "PCIS": {
              "P2A": {
                "bit": 3,
                "description": "Priority level 2 analog input selection",
                "width": 5
              },
              "P1A": {
                "bit": 0,
                "description": "Priority level 1 analog input selection",
                "width": 3
              }
            },
            "CMPCR": {
              "CMPEN": {
                "bit": 7,
                "description": "Conversion result comparison function operation enable bit"
              },
              "CMD": {
                "bit": 5,
                "description": "Comparison mode 1",
                "width": 2
              },
              "CCH": {
                "bit": 0,
                "description": "Comparison mode 0",
                "width": 5
              }
            },
            "CMPD": {
              "CMAD": {
                "bit": 6,
                "description": "A/D conversion result value setting bits",
                "width": 10
              }
            },
            "ADSS3": {
              "TS31": {
                "bit": 7,
                "description": "Bit7 of ADSS3"
              },
              "TS30": {
                "bit": 6,
                "description": "Bit6 of ADSS3"
              },
              "TS29": {
                "bit": 5,
                "description": "Bit5 of ADSS3"
              },
              "TS28": {
                "bit": 4,
                "description": "Bit4 of ADSS3"
              },
              "TS27": {
                "bit": 3,
                "description": "Bit3 of ADSS3"
              },
              "TS26": {
                "bit": 2,
                "description": "Bit2 of ADSS3"
              },
              "TS25": {
                "bit": 1,
                "description": "Bit1 of ADSS3"
              },
              "TS24": {
                "bit": 0,
                "description": "Bit0 of ADSS3"
              }
            },
            "ADSS2": {
              "TS23": {
                "bit": 7,
                "description": "Bit7 of ADSS2"
              },
              "TS22": {
                "bit": 6,
                "description": "Bit6 of ADSS2"
              },
              "TS21": {
                "bit": 5,
                "description": "Bit5 of ADSS2"
              },
              "TS20": {
                "bit": 4,
                "description": "Bit4 of ADSS2"
              },
              "TS19": {
                "bit": 3,
                "description": "Bit3 of ADSS2"
              },
              "TS18": {
                "bit": 2,
                "description": "Bit2 of ADSS2"
              },
              "TS17": {
                "bit": 1,
                "description": "Bit1 of ADSS2"
              },
              "TS16": {
                "bit": 0,
                "description": "Bit0 of ADSS2"
              }
            },
            "ADSS1": {
              "TS15": {
                "bit": 7,
                "description": "Bit7 of ADSS1"
              },
              "TS14": {
                "bit": 6,
                "description": "Bit6 of ADSS1"
              },
              "TS13": {
                "bit": 5,
                "description": "Bit5 of ADSS1"
              },
              "TS12": {
                "bit": 4,
                "description": "Bit4 of ADSS1"
              },
              "TS11": {
                "bit": 3,
                "description": "Bit3 of ADSS1"
              },
              "TS10": {
                "bit": 2,
                "description": "Bit2 of ADSS1"
              },
              "TS9": {
                "bit": 1,
                "description": "Bit1 of ADSS1"
              },
              "TS8": {
                "bit": 0,
                "description": "Bit0 of ADSS1"
              }
            },
            "ADSS0": {
              "TS7": {
                "bit": 7,
                "description": "Bit7 of ADSS0"
              },
              "TS6": {
                "bit": 6,
                "description": "Bit6 of ADSS0"
              },
              "TS5": {
                "bit": 5,
                "description": "Bit5 of ADSS0"
              },
              "TS4": {
                "bit": 4,
                "description": "Bit4 of ADSS0"
              },
              "TS3": {
                "bit": 3,
                "description": "Bit3 of ADSS0"
              },
              "TS2": {
                "bit": 2,
                "description": "Bit2 of ADSS0"
              },
              "TS1": {
                "bit": 1,
                "description": "Bit1 of ADSS0"
              },
              "TS0": {
                "bit": 0,
                "description": "Bit0 of ADSS0"
              }
            },
            "ADST1": {
              "STX1": {
                "bit": 5,
                "description": "Sampling time N times setting bits",
                "width": 3
              },
              "ST": {
                "bit": 0,
                "description": "Sampling time setting bits",
                "width": 5
              }
            },
            "ADST0": {
              "STX0": {
                "bit": 5,
                "description": "Sampling time N times setting bits",
                "width": 3
              },
              "ST": {
                "bit": 0,
                "description": "Sampling time setting bits",
                "width": 5
              }
            },
            "ADCT": {
              "CT": {
                "bit": 0,
                "description": "Compare clock frequency division ratio setting bits",
                "width": 8
              }
            },
            "PRTSL": {
              "PRTSL": {
                "bit": 0,
                "description": "Priority conversion timer trigger selection bit",
                "width": 4
              }
            },
            "SCTSL": {
              "SCTSL": {
                "bit": 0,
                "description": "Scan conversion timer trigger selection bit",
                "width": 4
              }
            },
            "ADCEN": {
              "CYCLSL": {
                "bit": 4,
                "description": "Basic cycle selection bit",
                "width": 2
              },
              "READY": {
                "bit": 1,
                "description": "A/D operation enable state bit"
              },
              "ENBL": {
                "bit": 0,
                "description": "A/D operation enable bit"
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40030000",
              "irq": 4
            }
          ],
          "registers": {
            "ENIR": {
              "offset": "0x00",
              "size": 16,
              "description": "Enable Interrupt Request Register"
            },
            "EIRR": {
              "offset": "0x04",
              "size": 16,
              "description": "External Interrupt Request Register"
            },
            "EICL": {
              "offset": "0x08",
              "size": 16,
              "description": "External Interrupt Clear Register"
            },
            "ELVR": {
              "offset": "0x0C",
              "size": 32,
              "description": "External Interrupt Level Register"
            },
            "NMIRR": {
              "offset": "0x14",
              "size": 8,
              "description": "Non Maskable Interrupt Request Register"
            },
            "NMICL": {
              "offset": "0x18",
              "size": 8,
              "description": "Non Maskable Interrupt Clear Register"
            }
          },
          "bits": {
            "ENIR": {
              "EN15": {
                "bit": 15,
                "description": "Bit15 of ENIR"
              },
              "EN14": {
                "bit": 14,
                "description": "Bit14 of ENIR"
              },
              "EN13": {
                "bit": 13,
                "description": "Bit13 of ENIR"
              },
              "EN12": {
                "bit": 12,
                "description": "Bit12 of ENIR"
              },
              "EN11": {
                "bit": 11,
                "description": "Bit11 of ENIR"
              },
              "EN10": {
                "bit": 10,
                "description": "Bit10 of ENIR"
              },
              "EN9": {
                "bit": 9,
                "description": "Bit9 of ENIR"
              },
              "EN8": {
                "bit": 8,
                "description": "Bit8 of ENIR"
              },
              "EN7": {
                "bit": 7,
                "description": "Bit7 of ENIR"
              },
              "EN6": {
                "bit": 6,
                "description": "Bit6 of ENIR"
              },
              "EN5": {
                "bit": 5,
                "description": "Bit5 of ENIR"
              },
              "EN4": {
                "bit": 4,
                "description": "Bit4 of ENIR"
              },
              "EN3": {
                "bit": 3,
                "description": "Bit3 of ENIR"
              },
              "EN2": {
                "bit": 2,
                "description": "Bit2 of ENIR"
              },
              "EN1": {
                "bit": 1,
                "description": "Bit1 of ENIR"
              },
              "EN0": {
                "bit": 0,
                "description": "Bit0 of ENIR"
              }
            },
            "EIRR": {
              "ER15": {
                "bit": 15,
                "description": "Bit15 of EIRR"
              },
              "ER14": {
                "bit": 14,
                "description": "Bit14 of EIRR"
              },
              "ER13": {
                "bit": 13,
                "description": "Bit13 of EIRR"
              },
              "ER12": {
                "bit": 12,
                "description": "Bit12 of EIRR"
              },
              "ER11": {
                "bit": 11,
                "description": "Bit11 of EIRR"
              },
              "ER10": {
                "bit": 10,
                "description": "Bit10 of EIRR"
              },
              "ER9": {
                "bit": 9,
                "description": "Bit9 of EIRR"
              },
              "ER8": {
                "bit": 8,
                "description": "Bit8 of EIRR"
              },
              "ER7": {
                "bit": 7,
                "description": "Bit7 of EIRR"
              },
              "ER6": {
                "bit": 6,
                "description": "Bit6 of EIRR"
              },
              "ER5": {
                "bit": 5,
                "description": "Bit5 of EIRR"
              },
              "ER4": {
                "bit": 4,
                "description": "Bit4 of EIRR"
              },
              "ER3": {
                "bit": 3,
                "description": "Bit3 of EIRR"
              },
              "ER2": {
                "bit": 2,
                "description": "Bit2 of EIRR"
              },
              "ER1": {
                "bit": 1,
                "description": "Bit1 of EIRR"
              },
              "ER0": {
                "bit": 0,
                "description": "Bit0 of EIRR"
              }
            },
            "EICL": {
              "ECL15": {
                "bit": 15,
                "description": "Bit15 of EICL"
              },
              "ECL14": {
                "bit": 14,
                "description": "Bit14 of EICL"
              },
              "ECL13": {
                "bit": 13,
                "description": "Bit13 of EICL"
              },
              "ECL12": {
                "bit": 12,
                "description": "Bit12 of EICL"
              },
              "ECL11": {
                "bit": 11,
                "description": "Bit11 of EICL"
              },
              "ECL10": {
                "bit": 10,
                "description": "Bit10 of EICL"
              },
              "ECL9": {
                "bit": 9,
                "description": "Bit9 of EICL"
              },
              "ECL8": {
                "bit": 8,
                "description": "Bit8 of EICL"
              },
              "ECL7": {
                "bit": 7,
                "description": "Bit7 of EICL"
              },
              "ECL6": {
                "bit": 6,
                "description": "Bit6 of EICL"
              },
              "ECL5": {
                "bit": 5,
                "description": "Bit5 of EICL"
              },
              "ECL4": {
                "bit": 4,
                "description": "Bit4 of EICL"
              },
              "ECL3": {
                "bit": 3,
                "description": "Bit3 of EICL"
              },
              "ECL2": {
                "bit": 2,
                "description": "Bit2 of EICL"
              },
              "ECL1": {
                "bit": 1,
                "description": "Bit1 of EICL"
              },
              "ECL0": {
                "bit": 0,
                "description": "Bit0 of EICL"
              }
            },
            "ELVR": {
              "LB15": {
                "bit": 31,
                "description": "Bit31 of ELVR"
              },
              "LA15": {
                "bit": 30,
                "description": "Bit30 of ELVR"
              },
              "LB14": {
                "bit": 29,
                "description": "Bit29 of ELVR"
              },
              "LA14": {
                "bit": 28,
                "description": "Bit28 of ELVR"
              },
              "LB13": {
                "bit": 27,
                "description": "Bit27 of ELVR"
              },
              "LA13": {
                "bit": 26,
                "description": "Bit26 of ELVR"
              },
              "LB12": {
                "bit": 25,
                "description": "Bit25 of ELVR"
              },
              "LA12": {
                "bit": 24,
                "description": "Bit24 of ELVR"
              },
              "LB11": {
                "bit": 23,
                "description": "Bit23 of ELVR"
              },
              "LA11": {
                "bit": 22,
                "description": "Bit22 of ELVR"
              },
              "LB10": {
                "bit": 21,
                "description": "Bit21 of ELVR"
              },
              "LA10": {
                "bit": 20,
                "description": "Bit20 of ELVR"
              },
              "LB9": {
                "bit": 19,
                "description": "Bit19 of ELVR"
              },
              "LA9": {
                "bit": 18,
                "description": "Bit18 of ELVR"
              },
              "LB8": {
                "bit": 17,
                "description": "Bit17 of ELVR"
              },
              "LA8": {
                "bit": 16,
                "description": "Bit16 of ELVR"
              },
              "LB7": {
                "bit": 15,
                "description": "Bit15 of ELVR"
              },
              "LA7": {
                "bit": 14,
                "description": "Bit14 of ELVR"
              },
              "LB6": {
                "bit": 13,
                "description": "Bit13 of ELVR"
              },
              "LA6": {
                "bit": 12,
                "description": "Bit12 of ELVR"
              },
              "LB5": {
                "bit": 11,
                "description": "Bit11 of ELVR"
              },
              "LA5": {
                "bit": 10,
                "description": "Bit10 of ELVR"
              },
              "LB4": {
                "bit": 9,
                "description": "Bit9 of ELVR"
              },
              "LA4": {
                "bit": 8,
                "description": "Bit8 of ELVR"
              },
              "LB3": {
                "bit": 7,
                "description": "Bit7 of ELVR"
              },
              "LA3": {
                "bit": 6,
                "description": "Bit6 of ELVR"
              },
              "LB2": {
                "bit": 5,
                "description": "Bit5 of ELVR"
              },
              "LA2": {
                "bit": 4,
                "description": "Bit4 of ELVR"
              },
              "LB1": {
                "bit": 3,
                "description": "Bit3 of ELVR"
              },
              "LA1": {
                "bit": 2,
                "description": "Bit2 of ELVR"
              },
              "LB0": {
                "bit": 1,
                "description": "Bit1 of ELVR"
              },
              "LA0": {
                "bit": 0,
                "description": "Bit0 of ELVR"
              }
            },
            "NMIRR": {
              "NR": {
                "bit": 0,
                "description": "NMI interrupt request detection bit"
              }
            },
            "NMICL": {
              "NCL": {
                "bit": 0,
                "description": "NMI interrupt cause clear bit"
              }
            }
          }
        },
        "INTREQ": {
          "instances": [
            {
              "name": "INTREQ",
              "base": "0x40031000"
            }
          ],
          "registers": {
            "DRQSEL": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Request Selection Register"
            },
            "ODDPKS": {
              "offset": "0x0B",
              "size": 8,
              "description": "USB ch.0 Odd Packet Size DMA Enable Register"
            },
            "EXC02MON": {
              "offset": "0x10",
              "size": 32,
              "description": "EXC02 batch read register"
            },
            "IRQ00MON": {
              "offset": "0x14",
              "size": 32,
              "description": "IRQ00 Batch Read Register"
            },
            "IRQ01MON": {
              "offset": "0x18",
              "size": 32,
              "description": "IRQ01 Batch Read Register"
            },
            "IRQ02MON": {
              "offset": "0x1C",
              "size": 32,
              "description": "IRQ02 Batch Read Register"
            },
            "IRQ03MON": {
              "offset": "0x20",
              "size": 32,
              "description": "IRQ03 Batch Read Register"
            },
            "IRQ04MON": {
              "offset": "0x24",
              "size": 32,
              "description": "IRQ04 Batch Read Register"
            },
            "IRQ05MON": {
              "offset": "0x28",
              "size": 32,
              "description": "IRQ05 Batch Read Register"
            },
            "IRQ06MON": {
              "offset": "0x2C",
              "size": 32,
              "description": "IRQ06 Batch Read Register"
            },
            "IRQ07MON": {
              "offset": "0x30",
              "size": 32,
              "description": "IRQ07 Batch Read Register"
            },
            "IRQ08MON": {
              "offset": "0x34",
              "size": 32,
              "description": "IRQ08 Batch Read Register"
            },
            "IRQ09MON": {
              "offset": "0x38",
              "size": 32,
              "description": "IRQ09 Batch Read Register"
            },
            "IRQ10MON": {
              "offset": "0x3C",
              "size": 32,
              "description": "IRQ10 Batch Read Register"
            },
            "IRQ11MON": {
              "offset": "0x40",
              "size": 32,
              "description": "IRQ11 Batch Read Register"
            },
            "IRQ12MON": {
              "offset": "0x44",
              "size": 32,
              "description": "IRQ12 Batch Read Register"
            },
            "IRQ13MON": {
              "offset": "0x48",
              "size": 32,
              "description": "IRQ13 Batch Read Register"
            },
            "IRQ14MON": {
              "offset": "0x4C",
              "size": 32,
              "description": "IRQ14 Batch Read Register"
            },
            "IRQ15MON": {
              "offset": "0x50",
              "size": 32,
              "description": "IRQ15 Batch Read Register"
            },
            "IRQ16MON": {
              "offset": "0x54",
              "size": 32,
              "description": "IRQ16 Batch Read Register"
            },
            "IRQ17MON": {
              "offset": "0x58",
              "size": 32,
              "description": "IRQ17 Batch Read Register"
            },
            "IRQ18MON": {
              "offset": "0x5C",
              "size": 32,
              "description": "IRQ18 Batch Read Register"
            },
            "IRQ19MON": {
              "offset": "0x60",
              "size": 32,
              "description": "IRQ19 Batch Read Register"
            },
            "IRQ20MON": {
              "offset": "0x64",
              "size": 32,
              "description": "IRQ20 Batch Read Register"
            },
            "IRQ21MON": {
              "offset": "0x68",
              "size": 32,
              "description": "IRQ21 Batch Read Register"
            },
            "IRQ22MON": {
              "offset": "0x6C",
              "size": 32,
              "description": "IRQ22 Batch Read Register"
            },
            "IRQ23MON": {
              "offset": "0x70",
              "size": 32,
              "description": "IRQ23 Batch Read Register"
            },
            "IRQ24MON": {
              "offset": "0x74",
              "size": 32,
              "description": "IRQ24 Batch Read Register"
            },
            "IRQ25MON": {
              "offset": "0x78",
              "size": 32,
              "description": "IRQ25 Batch Read Register"
            },
            "IRQ26MON": {
              "offset": "0x7C",
              "size": 32,
              "description": "IRQ26 Batch Read Register"
            },
            "IRQ27MON": {
              "offset": "0x80",
              "size": 32,
              "description": "IRQ27 Batch Read Register"
            },
            "IRQ28MON": {
              "offset": "0x84",
              "size": 32,
              "description": "IRQ28 Batch Read Register"
            },
            "IRQ29MON": {
              "offset": "0x88",
              "size": 32,
              "description": "IRQ29 Batch Read Register"
            },
            "IRQ30MON": {
              "offset": "0x8C",
              "size": 32,
              "description": "IRQ30 Batch Read Register"
            },
            "IRQ31MON": {
              "offset": "0x90",
              "size": 32,
              "description": "IRQ31 Batch Read Register"
            },
            "IRQ34MON": {
              "offset": "0x9C",
              "size": 32,
              "description": "IRQ34 Batch Read Register"
            },
            "IRQ35MON": {
              "offset": "0xA0",
              "size": 32,
              "description": "IRQ35 Batch Read Register"
            },
            "IRQ38MON": {
              "offset": "0xAC",
              "size": 32,
              "description": "IRQ38 Batch Read Register"
            },
            "IRQ39MON": {
              "offset": "0xB0",
              "size": 32,
              "description": "IRQ39 Batch Read Register"
            },
            "IRQ40MON": {
              "offset": "0xB4",
              "size": 32,
              "description": "IRQ40 Batch Read Register"
            },
            "IRQ41MON": {
              "offset": "0xB8",
              "size": 32,
              "description": "IRQ41 Batch Read Register"
            },
            "IRQ42MON": {
              "offset": "0xBC",
              "size": 32,
              "description": "IRQ42 Batch Read Register"
            },
            "IRQ43MON": {
              "offset": "0xC0",
              "size": 32,
              "description": "IRQ43 Batch Read Register"
            },
            "IRQ44MON": {
              "offset": "0xC4",
              "size": 32,
              "description": "IRQ44 Batch Read Register"
            },
            "IRQ45MON": {
              "offset": "0xC8",
              "size": 32,
              "description": "IRQ45 Batch Read Register"
            }
          },
          "bits": {
            "DRQSEL": {
              "EXINT3": {
                "bit": 31,
                "description": "The interrupt signal of the external interrupt ch.3 is output as a transfer request to the DMAC (including extension)."
              },
              "EXINT2": {
                "bit": 30,
                "description": "The interrupt signal of the external interrupt ch.2 is output as a transfer request to the DMAC (including extension)."
              },
              "EXINT1": {
                "bit": 29,
                "description": "The interrupt signal of the external interrupt ch.1 is output as a transfer request to the DMAC (including extension)."
              },
              "EXINT0": {
                "bit": 28,
                "description": "The interrupt signal of the external interrupt ch.0 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS7TX": {
                "bit": 27,
                "description": "The transmission interrupt signal of the MFS ch.7 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS7RX": {
                "bit": 26,
                "description": "The reception interrupt signal of the MFS ch.7 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS6TX": {
                "bit": 25,
                "description": "The transmission interrupt signal of the MFS ch.6 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS6RX": {
                "bit": 24,
                "description": "The reception interrupt signal of the MFS ch.6 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS5TX": {
                "bit": 23,
                "description": "The transmission interrupt signal of the MFS ch.5 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS5RX": {
                "bit": 22,
                "description": "The reception interrupt signal of the MFS ch.5 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS4TX": {
                "bit": 21,
                "description": "The transmission interrupt signal of the MFS ch.4 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS4RX": {
                "bit": 20,
                "description": "The reception interrupt signal of the MFS ch.4 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS3TX": {
                "bit": 19,
                "description": "The transmission interrupt signal of the MFS ch.3 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS3RX": {
                "bit": 18,
                "description": "The reception interrupt signal of the MFS ch.3 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS2TX": {
                "bit": 17,
                "description": "The transmission interrupt signal of the MFS ch.2 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS2RX": {
                "bit": 16,
                "description": "The reception interrupt signal of the MFS ch.2 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS1TX": {
                "bit": 15,
                "description": "The transmission interrupt signal of the MFS ch.1 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS1RX": {
                "bit": 14,
                "description": "The reception interrupt signal of the MFS ch.1 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS0TX": {
                "bit": 13,
                "description": "The transmission interrupt signal of the MFS ch.0 is output as a transfer request to the DMAC (including extension)."
              },
              "MFS0RX": {
                "bit": 12,
                "description": "The reception interrupt signal of the MFS ch.0 is output as a transfer request to the DMAC (including extension)."
              },
              "IRQ0BT6": {
                "bit": 11,
                "description": "The IRQ0 interrupt signal of the base timer ch.6 is output as a transfer request to the DMAC."
              },
              "IRQ0BT4": {
                "bit": 10,
                "description": "The IRQ0 interrupt signal of the base timer ch.4 is output as a transfer request to the DMAC."
              },
              "IRQ0BT3": {
                "bit": 9,
                "description": "The IRQ0 interrupt signal of the base timer ch.3 is output as a transfer request to the DMAC."
              },
              "IRQ0BT0": {
                "bit": 8,
                "description": "The IRQ0 interrupt signal of the base timer ch.0 is output as a transfer request to the DMAC."
              },
              "ADCSCAN2": {
                "bit": 7,
                "description": "The scan conversion interrupt signal of the A/D converter unit 2 is output as a transfer request to the DMAC."
              },
              "ADCSCAN1": {
                "bit": 6,
                "description": "The scan conversion interrupt signal of the A/D converter unit 1 is output as a transfer request to the DMAC."
              },
              "ADCSCAN0": {
                "bit": 5,
                "description": "The scan conversion interrupt signal of the A/D converter unit 0 is output as a transfer request to the DMAC."
              },
              "USBEP5": {
                "bit": 4,
                "description": "The EP5 DRQ interrupt signal of the USB ch.0 is output as a transfer request to the DMAC."
              },
              "USBEP4": {
                "bit": 3,
                "description": "The EP4 DRQ interrupt signal of the USB ch.0 is output as a transfer request to the DMAC."
              },
              "USBEP3": {
                "bit": 2,
                "description": "The EP3 DRQ interrupt signal of the USB ch.0 is output as a transfer request to the DMAC."
              },
              "USBEP2": {
                "bit": 1,
                "description": "The EP2 DRQ interrupt signal of the USB ch.0 is output as a transfer request to the DMAC."
              },
              "USBEP1": {
                "bit": 0,
                "description": "The EP1 DRQ interrupt signal of the USB ch.0 is output as a transfer request to the DMAC."
              }
            },
            "ODDPKS": {
              "ODDPKS4": {
                "bit": 4,
                "description": "\"When the transfer destination address of DMAC is USB.EP5DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS3": {
                "bit": 3,
                "description": "\"When the transfer destination address of DMAC is USB.EP4DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS2": {
                "bit": 2,
                "description": "\"When the transfer destination address of DMAC is USB.EP3DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS1": {
                "bit": 1,
                "description": "\"When the transfer destination address of DMAC is USB.EP2DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS0": {
                "bit": 0,
                "description": "\"When the transfer destination address of DMAC is USB.EP1DT, the bit width of the last transfer data is converted to Byte.\""
              }
            },
            "EXC02MON": {
              "HWINT": {
                "bit": 1,
                "description": "Hardware watchdog timer interrupt request"
              },
              "NMI": {
                "bit": 0,
                "description": "External NMIX pin interrupt request"
              }
            },
            "IRQ00MON": {
              "FCSINT": {
                "bit": 0,
                "description": "Anomalous frequency detection by CSV interrupt request"
              }
            },
            "IRQ01MON": {
              "SWWDTINT": {
                "bit": 0,
                "description": "Software watchdog timer interrupt request"
              }
            },
            "IRQ02MON": {
              "LVDINT": {
                "bit": 0,
                "description": "Low voltage detection (LVD) interrupt request"
              }
            },
            "IRQ03MON": {
              "WAVE1INT3": {
                "bit": 7,
                "description": "WFG timer 54 interrupt request in MFT unit 1"
              },
              "WAVE1INT2": {
                "bit": 6,
                "description": "WFG timer 32 interrupt request in MFT unit 1"
              },
              "WAVE1INT1": {
                "bit": 5,
                "description": "WFG timer 10 interrupt request in MFT unit 1"
              },
              "WAVE1INT0": {
                "bit": 4,
                "description": "DTIF (motor emergency stop) interrupt request in MFT unit 1"
              },
              "WAVE0INT3": {
                "bit": 3,
                "description": "WFG timer 54 interrupt request in MFT unit 0"
              },
              "WAVE0INT2": {
                "bit": 2,
                "description": "WFG timer 32 interrupt request in MFT unit 0"
              },
              "WAVE0INT1": {
                "bit": 1,
                "description": "WFG timer 10 interrupt request in MFT unit 0"
              },
              "WAVE0INT0": {
                "bit": 0,
                "description": "DTIF (motor emergency stop) interrupt request in MFT unit 0"
              }
            },
            "IRQ04MON": {
              "EXTINT7": {
                "bit": 7,
                "description": "Interrupt request on external interrupt ch.7"
              },
              "EXTINT6": {
                "bit": 6,
                "description": "Interrupt request on external interrupt ch.6"
              },
              "EXTINT5": {
                "bit": 5,
                "description": "Interrupt request on external interrupt ch.5"
              },
              "EXTINT4": {
                "bit": 4,
                "description": "Interrupt request on external interrupt ch.4"
              },
              "EXTINT3": {
                "bit": 3,
                "description": "Interrupt request on external interrupt ch.3"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "Interrupt request on external interrupt ch.2"
              },
              "EXTINT1": {
                "bit": 1,
                "description": "Interrupt request on external interrupt ch.1"
              },
              "EXTINT0": {
                "bit": 0,
                "description": "Interrupt request on external interrupt ch.0"
              }
            },
            "IRQ05MON": {
              "EXTINT7": {
                "bit": 7,
                "description": "Interrupt request on external interrupt ch.15"
              },
              "EXTINT6": {
                "bit": 6,
                "description": "Interrupt request on external interrupt ch.14"
              },
              "EXTINT5": {
                "bit": 5,
                "description": "Interrupt request on external interrupt ch.13"
              },
              "EXTINT4": {
                "bit": 4,
                "description": "Interrupt request on external interrupt ch.12"
              },
              "EXTINT3": {
                "bit": 3,
                "description": "Interrupt request on external interrupt ch.11"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "Interrupt request on external interrupt ch.10"
              },
              "EXTINT1": {
                "bit": 1,
                "description": "Interrupt request on external interrupt ch.9"
              },
              "EXTINT0": {
                "bit": 0,
                "description": "Interrupt request on external interrupt ch.8"
              }
            },
            "IRQ06MON": {
              "QUD1INT5": {
                "bit": 13,
                "description": "PC match and RC match interrupt request on QPRC ch.1"
              },
              "QUD1INT4": {
                "bit": 12,
                "description": "Interrupt request detected RC out of range on QPRC ch.1"
              },
              "QUD1INT3": {
                "bit": 11,
                "description": "PC count invert interrupt request on QPRC ch.1"
              },
              "QUD1INT2": {
                "bit": 10,
                "description": "Overflow/underflow/zero index interrupt request on QPRC ch.1"
              },
              "QUD1INT1": {
                "bit": 9,
                "description": "PC and RC match interrupt request on QPRC ch.1"
              },
              "QUD1INT0": {
                "bit": 8,
                "description": "PC match interrupt request on QPRC ch.1"
              },
              "QUD0INT5": {
                "bit": 7,
                "description": "PC match and RC match interrupt request on QPRC ch.0"
              },
              "QUD0INT4": {
                "bit": 6,
                "description": "Interrupt request detected RC out of range on QPRC ch.0"
              },
              "QUD0INT3": {
                "bit": 5,
                "description": "PC count invert interrupt request on QPRC ch.0"
              },
              "QUD0INT2": {
                "bit": 4,
                "description": "Overflow/underflow/zero index interrupt request on QPRC ch.0"
              },
              "QUD0INT1": {
                "bit": 3,
                "description": "PC and RC match interrupt request on QPRC ch.0"
              },
              "QUD0INT0": {
                "bit": 2,
                "description": "PC match interrupt request on QPRC ch.0"
              },
              "TIMINT2": {
                "bit": 1,
                "description": "Dual timer 2 interrupt request"
              },
              "TIMINT1": {
                "bit": 0,
                "description": "Dual timer 1 interrupt request"
              }
            },
            "IRQ07MON": {
              "MFSINT": {
                "bit": 0,
                "description": "Reception interrupt request on MFS ch.0"
              }
            },
            "IRQ08MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request on MFS ch.0"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request on MFS ch.0"
              }
            },
            "IRQ09MON": {
              "MFSINT": {
                "bit": 0,
                "description": "Reception interrupt request on MFS ch.1"
              }
            },
            "IRQ10MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request on MFS ch.1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request on MFS ch.1"
              }
            },
            "IRQ11MON": {
              "MFSINT": {
                "bit": 0,
                "description": "Reception interrupt request on MFS ch.2"
              }
            },
            "IRQ12MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request on MFS ch.2"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request on MFS ch.2"
              }
            },
            "IRQ13MON": {
              "MFSINT": {
                "bit": 0,
                "description": "Reception interrupt request on MFS ch.3"
              }
            },
            "IRQ14MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request on MFS ch.3"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request on MFS ch.3"
              }
            },
            "IRQ15MON": {
              "MFSINT": {
                "bit": 0,
                "description": "Reception interrupt request on MFS ch.4"
              }
            },
            "IRQ16MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request on MFS ch.4"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request on MFS ch.4"
              }
            },
            "IRQ17MON": {
              "MFSINT": {
                "bit": 0,
                "description": "Reception interrupt request on MFS ch.5"
              }
            },
            "IRQ18MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request on MFS ch.5"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request on MFS ch.5"
              }
            },
            "IRQ19MON": {
              "MFSINT": {
                "bit": 0,
                "description": "Reception interrupt request on MFS ch.6"
              }
            },
            "IRQ20MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request on MFS ch.6"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request on MFS ch.6"
              }
            },
            "IRQ21MON": {
              "MFSINT": {
                "bit": 0,
                "description": "Reception interrupt request on MFS ch.7"
              }
            },
            "IRQ22MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request on MFS ch.7"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request on MFS ch.7"
              }
            },
            "IRQ23MON": {
              "PPGINT5": {
                "bit": 5,
                "description": "Interrupt request on PPG ch.12"
              },
              "PPGINT4": {
                "bit": 4,
                "description": "Interrupt request on PPG ch.10"
              },
              "PPGINT3": {
                "bit": 3,
                "description": "Interrupt request on PPG ch.8"
              },
              "PPGINT2": {
                "bit": 2,
                "description": "Interrupt request on PPG ch.4"
              },
              "PPGINT1": {
                "bit": 1,
                "description": "Interrupt request on PPG ch.2"
              },
              "PPGINT0": {
                "bit": 0,
                "description": "Interrupt request on PPG ch.0"
              }
            },
            "IRQ24MON": {
              "WCINT": {
                "bit": 4,
                "description": "Watch counter interrupt request"
              },
              "UPLLINT": {
                "bit": 3,
                "description": "Stabilization wait completion interrupt request for USB or USB/Ethernet PLL oscillation."
              },
              "MPLLINT": {
                "bit": 2,
                "description": "Stabilization wait completion interrupt request for main PLL oscillation"
              },
              "SOSCINT": {
                "bit": 1,
                "description": "Stabilization wait completion interrupt request for sub-clock oscillation"
              },
              "MOSCINT": {
                "bit": 0,
                "description": "Stabilization wait completion interrupt request for main clock oscillation"
              }
            },
            "IRQ25MON": {
              "ADCINT3": {
                "bit": 3,
                "description": "Conversion result comparison interrupt request in the corresponding A/D unit 0."
              },
              "ADCINT2": {
                "bit": 2,
                "description": "FIFO overrun interrupt request in the corresponding A/D unit 0."
              },
              "ADCINT1": {
                "bit": 1,
                "description": "Scan conversion interrupt request in the corresponding A/D unit 0."
              },
              "ADCINT0": {
                "bit": 0,
                "description": "Priority conversion interrupt request in the corresponding A/D unit 0."
              }
            },
            "IRQ26MON": {
              "ADCINT3": {
                "bit": 3,
                "description": "Conversion result comparison interrupt request in the corresponding A/D unit 1"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "FIFO overrun interrupt request in the corresponding A/D unit 1"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "Scan conversion interrupt request in the corresponding A/D unit 1"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "Priority conversion interrupt request in the corresponding A/D unit 1"
              }
            },
            "IRQ27MON": {
              "ADCINT3": {
                "bit": 3,
                "description": "Conversion result comparison interrupt request in the corresponding A/D unit 2"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "FIFO overrun interrupt request in the corresponding A/D unit 2"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "Scan conversion interrupt request in the corresponding A/D unit 2"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "Priority conversion interrupt request in the corresponding A/D unit 2"
              }
            },
            "IRQ28MON": {
              "FRT1INT5": {
                "bit": 11,
                "description": "Zero detection interrupt request on the free run timer ch.2 in the MFT unit 1"
              },
              "FRT1INT4": {
                "bit": 10,
                "description": "Zero detection interrupt request on the free run timer ch.1 in the MFT unit 1"
              },
              "FRT1INT3": {
                "bit": 9,
                "description": "Zero detection interrupt request on the free run timer ch.0 in the MFT unit 1"
              },
              "FRT1INT2": {
                "bit": 8,
                "description": "Peak value detection interrupt request on the free run timer ch.2 in the MFT unit 1"
              },
              "FRT1INT1": {
                "bit": 7,
                "description": "Peak value detection interrupt request on the free run timer ch.1 in the MFT unit 1"
              },
              "FRT1INT0": {
                "bit": 6,
                "description": "Peak value detection interrupt request on the free run timer ch.0 in the MFT unit 1"
              },
              "FRT0INT5": {
                "bit": 5,
                "description": "Zero detection interrupt request on the free run timer ch.2 in the MFT unit 0"
              },
              "FRT0INT4": {
                "bit": 4,
                "description": "Zero detection interrupt request on the free run timer ch.1 in the MFT unit 0"
              },
              "FRT0INT3": {
                "bit": 3,
                "description": "Zero detection interrupt request on the free run timer ch.0 in the MFT unit 0"
              },
              "FRT0INT2": {
                "bit": 2,
                "description": "Peak value detection interrupt request on the free run timer ch.2 in the MFT unit 0"
              },
              "FRT0INT1": {
                "bit": 1,
                "description": "Peak value detection interrupt request on the free run timer ch.1 in the MFT unit 0"
              },
              "FRT0INT0": {
                "bit": 0,
                "description": "Peak value detection interrupt request on the free run timer ch.0 in the MFT unit 0"
              }
            },
            "IRQ29MON": {
              "ICU1INT3": {
                "bit": 7,
                "description": "Interrupt request on the input capture ch.3 in the MFT unit 1"
              },
              "ICU1INT2": {
                "bit": 6,
                "description": "Interrupt request on the input capture ch.2 in the MFT unit 1"
              },
              "ICU1INT1": {
                "bit": 5,
                "description": "Interrupt request on the input capture ch.1 in the MFT unit 1"
              },
              "ICU1INT0": {
                "bit": 4,
                "description": "Interrupt request on the input capture ch.0 in the MFT unit 1"
              },
              "ICU0INT3": {
                "bit": 3,
                "description": "Interrupt request on the input capture ch.3 in the MFT unit 0"
              },
              "ICU0INT2": {
                "bit": 2,
                "description": "Interrupt request on the input capture ch.2 in the MFT unit 0"
              },
              "ICU0INT1": {
                "bit": 1,
                "description": "Interrupt request on the input capture ch.1 in the MFT unit 0"
              },
              "ICU0INT0": {
                "bit": 0,
                "description": "Interrupt request on the input capture ch.0 in the MFT unit 0"
              }
            },
            "IRQ30MON": {
              "OCU1INT5": {
                "bit": 11,
                "description": "Interrupt request on the output compare ch.5 in the MFT unit 1"
              },
              "OCU1INT4": {
                "bit": 10,
                "description": "Interrupt request on the output compare ch.4 in the MFT unit 1"
              },
              "OCU1INT3": {
                "bit": 9,
                "description": "Interrupt request on the output compare ch.3 in the MFT unit 1"
              },
              "OCU1INT2": {
                "bit": 8,
                "description": "Interrupt request on the output compare ch.2 in the MFT unit 1"
              },
              "OCU1INT1": {
                "bit": 7,
                "description": "Interrupt request on the output compare ch.1 in the MFT unit 1"
              },
              "OCU1INT0": {
                "bit": 6,
                "description": "Interrupt request on the output compare ch.0 in the MFT unit 1"
              },
              "OCU0INT5": {
                "bit": 5,
                "description": "Interrupt request on the output compare ch.5 in the MFT unit 0"
              },
              "OCU0INT4": {
                "bit": 4,
                "description": "Interrupt request on the output compare ch.4 in the MFT unit 0"
              },
              "OCU0INT3": {
                "bit": 3,
                "description": "Interrupt request on the output compare ch.3 in the MFT unit 0"
              },
              "OCU0INT2": {
                "bit": 2,
                "description": "Interrupt request on the output compare ch.2 in the MFT unit 0"
              },
              "OCU0INT1": {
                "bit": 1,
                "description": "Interrupt request on the output compare ch.1 in the MFT unit 0"
              },
              "OCU0INT0": {
                "bit": 0,
                "description": "Interrupt request on the output compare ch.0 in the MFT unit 0"
              }
            },
            "IRQ31MON": {
              "BTINT15": {
                "bit": 15,
                "description": "IRQ1 interrupt request on the base timer ch.7"
              },
              "BTINT14": {
                "bit": 14,
                "description": "IRQ0 interrupt request on the base timer ch.7"
              },
              "BTINT13": {
                "bit": 13,
                "description": "IRQ1 interrupt request on the base timer ch.6"
              },
              "BTINT12": {
                "bit": 12,
                "description": "IRQ0 interrupt request on the base timer ch.6"
              },
              "BTINT11": {
                "bit": 11,
                "description": "IRQ1 interrupt request on the base timer ch.5"
              },
              "BTINT10": {
                "bit": 10,
                "description": "IRQ0 interrupt request on the base timer ch.5"
              },
              "BTINT9": {
                "bit": 9,
                "description": "IRQ1 interrupt request on the base timer ch.4"
              },
              "BTINT8": {
                "bit": 8,
                "description": "IRQ0 interrupt request on the base timer ch.4"
              },
              "BTINT7": {
                "bit": 7,
                "description": "IRQ1 interrupt request on the base timer ch.3"
              },
              "BTINT6": {
                "bit": 6,
                "description": "IRQ0 interrupt request on the base timer ch.3"
              },
              "BTINT5": {
                "bit": 5,
                "description": "IRQ1 interrupt request on the base timer ch.2"
              },
              "BTINT4": {
                "bit": 4,
                "description": "IRQ0 interrupt request on the base timer ch.2"
              },
              "BTINT3": {
                "bit": 3,
                "description": "IRQ1 interrupt request on the base timer ch.1"
              },
              "BTINT2": {
                "bit": 2,
                "description": "IRQ0 interrupt request on the base timer ch.1"
              },
              "BTINT1": {
                "bit": 1,
                "description": "IRQ1 interrupt request on the base timer ch.0"
              },
              "BTINT0": {
                "bit": 0,
                "description": "IRQ0 interrupt request on the base timer ch.0"
              }
            },
            "IRQ34MON": {
              "USB0INT4": {
                "bit": 4,
                "description": "Endpoint 5 DRQ interrupt request on the USB ch.0"
              },
              "USB0INT3": {
                "bit": 3,
                "description": "Endpoint 4 DRQ interrupt request on the USB ch.0"
              },
              "USB0INT2": {
                "bit": 2,
                "description": "Endpoint 3 DRQ interrupt request on the USB ch.0"
              },
              "USB0INT1": {
                "bit": 1,
                "description": "Endpoint 2 DRQ interrupt request on the USB ch.0"
              },
              "USB0INT0": {
                "bit": 0,
                "description": "Endpoint 1 DRQ interrupt request on the USB ch.0"
              }
            },
            "IRQ35MON": {
              "USB0INT5": {
                "bit": 5,
                "description": "\"Status (SOFIRQ, CMPIRO) interrupt request on the USB ch.0 \""
              },
              "USB0INT4": {
                "bit": 4,
                "description": "\"Status (DIRQ, URIRQ, RWKIRQ, CNNIRQ) interrupt request on the USB ch.0 \""
              },
              "USB0INT3": {
                "bit": 3,
                "description": "Status (SPK) interrupt request on the USB ch.0"
              },
              "USB0INT2": {
                "bit": 2,
                "description": "\"Status (SUSP, SOF, BRST, CONF, WKUP) interrupt request on the USB ch.0 \""
              },
              "USB0INT1": {
                "bit": 1,
                "description": "Endpoint 0 DRQO interrupt request on the USB ch.0"
              },
              "USB0INT0": {
                "bit": 0,
                "description": "Endpoint 0 DRQI interrupt request on the USB ch.0"
              }
            },
            "IRQ38MON": {
              "DMAINT": {
                "bit": 0,
                "description": "Interrupt request on DMA ch.0."
              }
            },
            "IRQ39MON": {
              "DMAINT": {
                "bit": 0,
                "description": "Interrupt request on DMA ch.1."
              }
            },
            "IRQ40MON": {
              "DMAINT": {
                "bit": 0,
                "description": "Interrupt request on DMA ch.2."
              }
            },
            "IRQ41MON": {
              "DMAINT": {
                "bit": 0,
                "description": "Interrupt request on DMA ch.3."
              }
            },
            "IRQ42MON": {
              "DMAINT": {
                "bit": 0,
                "description": "Interrupt request on DMA ch.4."
              }
            },
            "IRQ43MON": {
              "DMAINT": {
                "bit": 0,
                "description": "Interrupt request on DMA ch.5."
              }
            },
            "IRQ44MON": {
              "DMAINT": {
                "bit": 0,
                "description": "Interrupt request on DMA ch.6."
              }
            },
            "IRQ45MON": {
              "DMAINT": {
                "bit": 0,
                "description": "Interrupt request on DMA ch.7."
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x40033000"
            }
          ],
          "registers": {
            "PFR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Port function setting register 0"
            },
            "PFR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Port function setting register 1"
            },
            "PFR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Port function setting register 2"
            },
            "PFR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port function setting register 3"
            },
            "PFR4": {
              "offset": "0x10",
              "size": 32,
              "description": "Port function setting register 4"
            },
            "PFR5": {
              "offset": "0x14",
              "size": 32,
              "description": "Port function setting register 5"
            },
            "PFR6": {
              "offset": "0x18",
              "size": 32,
              "description": "Port function setting register 6"
            },
            "PFR8": {
              "offset": "0x20",
              "size": 32,
              "description": "Port function setting register 8"
            },
            "PFRE": {
              "offset": "0x38",
              "size": 32,
              "description": "Port function setting register E"
            },
            "PCR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Pull-up Setting Register 0"
            },
            "PCR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Pull-up Setting Register 1"
            },
            "PCR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Pull-up Setting Register 2"
            },
            "PCR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Pull-up Setting Register 3"
            },
            "PCR4": {
              "offset": "0x110",
              "size": 32,
              "description": "Pull-up Setting Register 4"
            },
            "PCR5": {
              "offset": "0x114",
              "size": 32,
              "description": "Pull-up Setting Register 5"
            },
            "PCR6": {
              "offset": "0x118",
              "size": 32,
              "description": "Pull-up Setting Register 6"
            },
            "PCRE": {
              "offset": "0x138",
              "size": 32,
              "description": "Pull-up Setting Register E"
            },
            "DDR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Port input/output direction setting register 0"
            },
            "DDR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Port input/output direction setting register 1"
            },
            "DDR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Port input/output direction setting register 2"
            },
            "DDR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Port input/output direction setting register 3"
            },
            "DDR4": {
              "offset": "0x210",
              "size": 32,
              "description": "Port input/output direction setting register 4"
            },
            "DDR5": {
              "offset": "0x214",
              "size": 32,
              "description": "Port input/output direction setting register 5"
            },
            "DDR6": {
              "offset": "0x218",
              "size": 32,
              "description": "Port input/output direction setting register 6"
            },
            "DDR8": {
              "offset": "0x220",
              "size": 32,
              "description": "Port input/output direction setting register 8"
            },
            "DDRE": {
              "offset": "0x238",
              "size": 32,
              "description": "Port input/output direction setting register E"
            },
            "PDIR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Port input data register 0"
            },
            "PDIR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Port input data register 1"
            },
            "PDIR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Port input data register 2"
            },
            "PDIR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Port input data register 3"
            },
            "PDIR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Port input data register 4"
            },
            "PDIR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Port input data register 5"
            },
            "PDIR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Port input data register 6"
            },
            "PDIR8": {
              "offset": "0x320",
              "size": 32,
              "description": "Port input data register 8"
            },
            "PDIRE": {
              "offset": "0x338",
              "size": 32,
              "description": "Port input data register E"
            },
            "PDOR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Port output data register 0"
            },
            "PDOR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Port output data register 1"
            },
            "PDOR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Port output data register 2"
            },
            "PDOR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Port output data register 3"
            },
            "PDOR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Port output data register 4"
            },
            "PDOR5": {
              "offset": "0x414",
              "size": 32,
              "description": "Port output data register 5"
            },
            "PDOR6": {
              "offset": "0x418",
              "size": 32,
              "description": "Port output data register 6"
            },
            "PDOR8": {
              "offset": "0x420",
              "size": 32,
              "description": "Port output data register 8"
            },
            "PDORE": {
              "offset": "0x438",
              "size": 32,
              "description": "Port output data register E"
            },
            "ADE": {
              "offset": "0x500",
              "size": 32,
              "description": "Analog input setting register"
            },
            "SPSR": {
              "offset": "0x580",
              "size": 32,
              "description": "Special port setting register"
            },
            "EPFR00": {
              "offset": "0x600",
              "size": 32,
              "description": "Extended pin function setting register 00"
            },
            "EPFR01": {
              "offset": "0x604",
              "size": 32,
              "description": "Extended pin function setting register 01"
            },
            "EPFR02": {
              "offset": "0x608",
              "size": 32,
              "description": "Extended pin function setting register 02"
            },
            "EPFR04": {
              "offset": "0x610",
              "size": 32,
              "description": "Extended pin function setting register 04"
            },
            "EPFR05": {
              "offset": "0x614",
              "size": 32,
              "description": "Extended pin function setting register 05"
            },
            "EPFR06": {
              "offset": "0x618",
              "size": 32,
              "description": "Extended pin function setting register 06"
            },
            "EPFR07": {
              "offset": "0x61C",
              "size": 32,
              "description": "Extended pin function setting register 07"
            },
            "EPFR08": {
              "offset": "0x620",
              "size": 32,
              "description": "Extended pin function setting register 08"
            },
            "EPFR09": {
              "offset": "0x624",
              "size": 32,
              "description": "Extended pin function setting register 09"
            },
            "EPFR10": {
              "offset": "0x628",
              "size": 32,
              "description": "Extended pin function setting register 10"
            },
            "EPFR11": {
              "offset": "0x62C",
              "size": 32,
              "description": "Extended pin function setting register 11"
            }
          },
          "bits": {
            "PFR0": {
              "PF": {
                "bit": 15,
                "description": "Bit15 of PFR0"
              },
              "PE": {
                "bit": 14,
                "description": "Bit14 of PFR0"
              },
              "PD": {
                "bit": 13,
                "description": "Bit13 of PFR0"
              },
              "PC": {
                "bit": 12,
                "description": "Bit12 of PFR0"
              },
              "PB": {
                "bit": 11,
                "description": "Bit11 of PFR0"
              },
              "PA": {
                "bit": 10,
                "description": "Bit10 of PFR0"
              },
              "P9": {
                "bit": 9,
                "description": "Bit9 of PFR0"
              },
              "P8": {
                "bit": 8,
                "description": "Bit8 of PFR0"
              },
              "P7": {
                "bit": 7,
                "description": "Bit7 of PFR0"
              },
              "P6": {
                "bit": 6,
                "description": "Bit6 of PFR0"
              },
              "P5": {
                "bit": 5,
                "description": "Bit5 of PFR0"
              },
              "P4": {
                "bit": 4,
                "description": "Bit4 of PFR0"
              },
              "P3": {
                "bit": 3,
                "description": "Bit3 of PFR0"
              },
              "P2": {
                "bit": 2,
                "description": "Bit2 of PFR0"
              },
              "P1": {
                "bit": 1,
                "description": "Bit1 of PFR0"
              },
              "P0": {
                "bit": 0,
                "description": "Bit0 of PFR0"
              }
            },
            "PFR1": {
              "PF": {
                "bit": 15,
                "description": "Bit15 of PFR1"
              },
              "PE": {
                "bit": 14,
                "description": "Bit14 of PFR1"
              },
              "PD": {
                "bit": 13,
                "description": "Bit13 of PFR1"
              },
              "PC": {
                "bit": 12,
                "description": "Bit12 of PFR1"
              },
              "PB": {
                "bit": 11,
                "description": "Bit11 of PFR1"
              },
              "PA": {
                "bit": 10,
                "description": "Bit10 of PFR1"
              },
              "P9": {
                "bit": 9,
                "description": "Bit9 of PFR1"
              },
              "P8": {
                "bit": 8,
                "description": "Bit8 of PFR1"
              },
              "P7": {
                "bit": 7,
                "description": "Bit7 of PFR1"
              },
              "P6": {
                "bit": 6,
                "description": "Bit6 of PFR1"
              },
              "P5": {
                "bit": 5,
                "description": "Bit5 of PFR1"
              },
              "P4": {
                "bit": 4,
                "description": "Bit4 of PFR1"
              },
              "P3": {
                "bit": 3,
                "description": "Bit3 of PFR1"
              },
              "P2": {
                "bit": 2,
                "description": "Bit2 of PFR1"
              },
              "P1": {
                "bit": 1,
                "description": "Bit1 of PFR1"
              },
              "P0": {
                "bit": 0,
                "description": "Bit0 of PFR1"
              }
            },
            "PFR2": {
              "P3": {
                "bit": 3,
                "description": "Bit3 of PFR2"
              },
              "P2": {
                "bit": 2,
                "description": "Bit2 of PFR2"
              },
              "P1": {
                "bit": 1,
                "description": "Bit1 of PFR2"
              },
              "P0": {
                "bit": 0,
                "description": "Bit0 of PFR2"
              }
            },
            "PFR3": {
              "PF": {
                "bit": 15,
                "description": "Bit15 of PFR3"
              },
              "PE": {
                "bit": 14,
                "description": "Bit14 of PFR3"
              },
              "PD": {
                "bit": 13,
                "description": "Bit13 of PFR3"
              },
              "PC": {
                "bit": 12,
                "description": "Bit12 of PFR3"
              },
              "PB": {
                "bit": 11,
                "description": "Bit11 of PFR3"
              },
              "PA": {
                "bit": 10,
                "description": "Bit10 of PFR3"
              },
              "P9": {
                "bit": 9,
                "description": "Bit9 of PFR3"
              },
              "P8": {
                "bit": 8,
                "description": "Bit8 of PFR3"
              },
              "P7": {
                "bit": 7,
                "description": "Bit7 of PFR3"
              },
              "P6": {
                "bit": 6,
                "description": "Bit6 of PFR3"
              },
              "P5": {
                "bit": 5,
                "description": "Bit5 of PFR3"
              },
              "P4": {
                "bit": 4,
                "description": "Bit4 of PFR3"
              },
              "P3": {
                "bit": 3,
                "description": "Bit3 of PFR3"
              },
              "P2": {
                "bit": 2,
                "description": "Bit2 of PFR3"
              },
              "P1": {
                "bit": 1,
                "description": "Bit1 of PFR3"
              },
              "P0": {
                "bit": 0,
                "description": "Bit0 of PFR3"
              }
            },
            "PFR4": {
              "PE": {
                "bit": 14,
                "description": "Bit14 of PFR4"
              },
              "PD": {
                "bit": 13,
                "description": "Bit13 of PFR4"
              },
              "PC": {
                "bit": 12,
                "description": "Bit12 of PFR4"
              },
              "PB": {
                "bit": 11,
                "description": "Bit11 of PFR4"
              },
              "PA": {
                "bit": 10,
                "description": "Bit10 of PFR4"
              },
              "P9": {
                "bit": 9,
                "description": "Bit9 of PFR4"
              },
              "P8": {
                "bit": 8,
                "description": "Bit8 of PFR4"
              },
              "P7": {
                "bit": 7,
                "description": "Bit7 of PFR4"
              },
              "P6": {
                "bit": 6,
                "description": "Bit6 of PFR4"
              },
              "P5": {
                "bit": 5,
                "description": "Bit5 of PFR4"
              },
              "P4": {
                "bit": 4,
                "description": "Bit4 of PFR4"
              },
              "P3": {
                "bit": 3,
                "description": "Bit3 of PFR4"
              },
              "P2": {
                "bit": 2,
                "description": "Bit2 of PFR4"
              },
              "P1": {
                "bit": 1,
                "description": "Bit1 of PFR4"
              },
              "P0": {
                "bit": 0,
                "description": "Bit0 of PFR4"
              }
            },
            "PFR5": {
              "P6": {
                "bit": 6,
                "description": "Bit6 of PFR5"
              },
              "P5": {
                "bit": 5,
                "description": "Bit5 of PFR5"
              },
              "P4": {
                "bit": 4,
                "description": "Bit4 of PFR5"
              },
              "P3": {
                "bit": 3,
                "description": "Bit3 of PFR5"
              },
              "P2": {
                "bit": 2,
                "description": "Bit2 of PFR5"
              },
              "P1": {
                "bit": 1,
                "description": "Bit1 of PFR5"
              },
              "P0": {
                "bit": 0,
                "description": "Bit0 of PFR5"
              }
            },
            "PFR6": {
              "P3": {
                "bit": 3,
                "description": "Bit3 of PFR6"
              },
              "P2": {
                "bit": 2,
                "description": "Bit2 of PFR6"
              },
              "P1": {
                "bit": 1,
                "description": "Bit1 of PFR6"
              },
              "P0": {
                "bit": 0,
                "description": "Bit0 of PFR6"
              }
            },
            "PFR8": {
              "P1": {
                "bit": 1,
                "description": "Bit1 of PFR8"
              },
              "P0": {
                "bit": 0,
                "description": "Bit0 of PFR8"
              }
            },
            "PFRE": {
              "P2": {
                "bit": 2,
                "description": "Bit2 of PFRE"
              },
              "P1": {
                "bit": 1,
                "description": "Bit1 of PFRE"
              },
              "P0": {
                "bit": 0,
                "description": "Bit0 of PFRE"
              }
            },
            "DDR0": {
              "PF": {
                "bit": 15,
                "description": "Bit15 of DDR0"
              },
              "PE": {
                "bit": 14,
                "description": "Bit14 of DDR0"
              },
              "PD": {
                "bit": 13,
                "description": "Bit13 of DDR0"
              },
              "PC": {
                "bit": 12,
                "description": "Bit12 of DDR0"
              },
              "PB": {
                "bit": 11,
                "description": "Bit11 of DDR0"
              },
              "PA": {
                "bit": 10,
                "description": "Bit10 of DDR0"
              },
              "P9": {
                "bit": 9,
                "description": "Bit9 of DDR0"
              },
              "P8": {
                "bit": 8,
                "description": "Bit8 of DDR0"
              },
              "P7": {
                "bit": 7,
                "description": "Bit7 of DDR0"
              },
              "P6": {
                "bit": 6,
                "description": "Bit6 of DDR0"
              },
              "P5": {
                "bit": 5,
                "description": "Bit5 of DDR0"
              },
              "P4": {
                "bit": 4,
                "description": "Bit4 of DDR0"
              },
              "P3": {
                "bit": 3,
                "description": "Bit3 of DDR0"
              },
              "P2": {
                "bit": 2,
                "description": "Bit2 of DDR0"
              },
              "P1": {
                "bit": 1,
                "description": "Bit1 of DDR0"
              },
              "P0": {
                "bit": 0,
                "description": "Bit0 of DDR0"
              }
            },
            "ADE": {
              "AN15": {
                "bit": 15,
                "description": "Bit15 of ADE"
              },
              "AN14": {
                "bit": 14,
                "description": "Bit14 of ADE"
              },
              "AN13": {
                "bit": 13,
                "description": "Bit13 of ADE"
              },
              "AN12": {
                "bit": 12,
                "description": "Bit12 of ADE"
              },
              "AN11": {
                "bit": 11,
                "description": "Bit11 of ADE"
              },
              "AN10": {
                "bit": 10,
                "description": "Bit10 of ADE"
              },
              "AN9": {
                "bit": 9,
                "description": "Bit9 of ADE"
              },
              "AN8": {
                "bit": 8,
                "description": "Bit8 of ADE"
              },
              "AN7": {
                "bit": 7,
                "description": "Bit7 of ADE"
              },
              "AN6": {
                "bit": 6,
                "description": "Bit6 of ADE"
              },
              "AN5": {
                "bit": 5,
                "description": "Bit5 of ADE"
              },
              "AN4": {
                "bit": 4,
                "description": "Bit4 of ADE"
              },
              "AN3": {
                "bit": 3,
                "description": "Bit3 of ADE"
              },
              "AN2": {
                "bit": 2,
                "description": "Bit2 of ADE"
              },
              "AN1": {
                "bit": 1,
                "description": "Bit1 of ADE"
              },
              "AN0": {
                "bit": 0,
                "description": "Bit0 of ADE"
              }
            },
            "SPSR": {
              "USB0C": {
                "bit": 4,
                "description": "USBch0 pin setting bit"
              },
              "MAINXC": {
                "bit": 2,
                "description": "Main clock(oscillation) pin setting bit"
              },
              "SUBXC": {
                "bit": 0,
                "description": "Sub clock(oscillation) pin setting bit"
              }
            },
            "EPFR00": {
              "TRC1E": {
                "bit": 25,
                "description": "TRACED function select bit1"
              },
              "TRC0E": {
                "bit": 24,
                "description": "TRACED function select bit0"
              },
              "JTAGEN1S": {
                "bit": 17,
                "description": "JTAG function select bit1"
              },
              "JTAGEN0B": {
                "bit": 16,
                "description": "JTAG function select bit0"
              },
              "USBP0E": {
                "bit": 9,
                "description": "USBch0 function select bit"
              },
              "CROUTE": {
                "bit": 1,
                "description": "Internal high-speed CR oscillation output function select bit",
                "width": 2
              },
              "NMIS": {
                "bit": 0,
                "description": "NMIX function select bit"
              }
            },
            "EPFR01": {
              "IC03S": {
                "bit": 29,
                "description": "IC03 input select bit",
                "width": 3
              },
              "IC02S": {
                "bit": 26,
                "description": "IC02 input select bit",
                "width": 3
              },
              "IC01S": {
                "bit": 23,
                "description": "IC01 input select bit",
                "width": 3
              },
              "IC00S": {
                "bit": 20,
                "description": "IC00 input select bit",
                "width": 3
              },
              "FRCK0S": {
                "bit": 18,
                "description": "FRCK0 input select bit",
                "width": 2
              },
              "DTTI0S": {
                "bit": 16,
                "description": "DTTIX0 input select bit",
                "width": 2
              },
              "DTTI0C": {
                "bit": 12,
                "description": "DTTIX0 function select bit"
              },
              "RTO05E": {
                "bit": 10,
                "description": "RTO05E output select bit",
                "width": 2
              },
              "RTO04E": {
                "bit": 8,
                "description": "RTO04E output select bit",
                "width": 2
              },
              "RTO03E": {
                "bit": 6,
                "description": "RTO03E output select bit",
                "width": 2
              },
              "RTO02E": {
                "bit": 4,
                "description": "RTO02E output select bit",
                "width": 2
              },
              "RTO01E": {
                "bit": 2,
                "description": "RTO01E output select bit",
                "width": 2
              },
              "RTO00E": {
                "bit": 0,
                "description": "RTO00E output select bit",
                "width": 2
              }
            },
            "EPFR02": {
              "IC13S": {
                "bit": 29,
                "description": "IC13 input select bit",
                "width": 3
              },
              "IC12S": {
                "bit": 26,
                "description": "IC12 input select bit",
                "width": 3
              },
              "IC11S": {
                "bit": 23,
                "description": "IC11 input select bit",
                "width": 3
              },
              "IC10S": {
                "bit": 20,
                "description": "IC10 input select bit",
                "width": 3
              },
              "FRCK1S": {
                "bit": 18,
                "description": "FRCK1 input select bit",
                "width": 2
              },
              "DTTI1S": {
                "bit": 16,
                "description": "DTTIX1 input select bit",
                "width": 2
              },
              "DTTI1C": {
                "bit": 12,
                "description": "DTTIX1 function select bit"
              },
              "RTO15E": {
                "bit": 10,
                "description": "RTO15E output select bit",
                "width": 2
              },
              "RTO14E": {
                "bit": 8,
                "description": "RTO14E output select bit",
                "width": 2
              },
              "RTO13E": {
                "bit": 6,
                "description": "RTO13E output select bit",
                "width": 2
              },
              "RTO12E": {
                "bit": 4,
                "description": "RTO12E output select bit",
                "width": 2
              },
              "RTO11E": {
                "bit": 2,
                "description": "RTO11E output select bit",
                "width": 2
              },
              "RTO10E": {
                "bit": 0,
                "description": "RTO10E output select bit",
                "width": 2
              }
            },
            "EPFR04": {
              "TIOB3S": {
                "bit": 28,
                "description": "TIOB3 input select bit",
                "width": 2
              },
              "TIOA3E": {
                "bit": 26,
                "description": "TIOA3E output select bit",
                "width": 2
              },
              "TIOA3S": {
                "bit": 24,
                "description": "TIOA3 input select bit",
                "width": 2
              },
              "TIOB2S": {
                "bit": 20,
                "description": "TIOB2 input select bit",
                "width": 2
              },
              "TIOA2E": {
                "bit": 18,
                "description": "TIOA2 output select bit",
                "width": 2
              },
              "TIOB1S": {
                "bit": 12,
                "description": "TIOB1 input select bit",
                "width": 2
              },
              "TIOA1E": {
                "bit": 10,
                "description": "TIOA1E output select bit",
                "width": 2
              },
              "TIOA1S": {
                "bit": 8,
                "description": "TIOA1 input select bit",
                "width": 2
              },
              "TIOB0S": {
                "bit": 4,
                "description": "TIOB0 input select bit",
                "width": 2
              },
              "TIOA0E": {
                "bit": 2,
                "description": "TIOA0 output select bit",
                "width": 2
              }
            },
            "EPFR05": {
              "TIOB7S": {
                "bit": 28,
                "description": "TIOB7 input select Bit",
                "width": 2
              },
              "TIOA7E": {
                "bit": 26,
                "description": "TIOA7E output select bit",
                "width": 2
              },
              "TIOA7S": {
                "bit": 24,
                "description": "TIOA7 input select bit",
                "width": 2
              },
              "TIOB6S": {
                "bit": 20,
                "description": "TIOB6 input select bit",
                "width": 2
              },
              "TIOA6E": {
                "bit": 18,
                "description": "TIOA6 output select bit",
                "width": 2
              },
              "TIOB5S": {
                "bit": 12,
                "description": "TIOB5 input select bit",
                "width": 2
              },
              "TIOA5E": {
                "bit": 10,
                "description": "TIOA5E output select bit",
                "width": 2
              },
              "TIOA5S": {
                "bit": 8,
                "description": "TIOA5 input select bit",
                "width": 2
              },
              "TIOB4S": {
                "bit": 4,
                "description": "TIOB4 input select bit",
                "width": 2
              },
              "TIOA4E": {
                "bit": 2,
                "description": "TIOA4 output select bit",
                "width": 2
              }
            },
            "EPFR06": {
              "EINT15S": {
                "bit": 30,
                "description": "External interrupt 15 input select bit",
                "width": 2
              },
              "EINT14S": {
                "bit": 28,
                "description": "External interrupt 14 input select bit",
                "width": 2
              },
              "EINT13S": {
                "bit": 26,
                "description": "External interrupt 13 input select bit",
                "width": 2
              },
              "EINT12S": {
                "bit": 24,
                "description": "External interrupt 12 input select bit",
                "width": 2
              },
              "EINT11S": {
                "bit": 22,
                "description": "External interrupt 11 input select bit",
                "width": 2
              },
              "EINT10S": {
                "bit": 20,
                "description": "External interrupt 10 input select bit",
                "width": 2
              },
              "EINT09S": {
                "bit": 18,
                "description": "External interrupt 9 input select bit",
                "width": 2
              },
              "EINT08S": {
                "bit": 16,
                "description": "External interrupt 8 input select bit",
                "width": 2
              },
              "EINT07S": {
                "bit": 14,
                "description": "External interrupt 7 input select bit",
                "width": 2
              },
              "EINT06S": {
                "bit": 12,
                "description": "External interrupt 6 input select bit",
                "width": 2
              },
              "EINT05S": {
                "bit": 10,
                "description": "External interrupt 5 input select bit",
                "width": 2
              },
              "EINT04S": {
                "bit": 8,
                "description": "External interrupt 4 input select bit",
                "width": 2
              },
              "EINT03S": {
                "bit": 6,
                "description": "External interrupt 3 input select bit",
                "width": 2
              },
              "EINT02S": {
                "bit": 4,
                "description": "External interrupt 2 input select bit",
                "width": 2
              },
              "EINT01S": {
                "bit": 2,
                "description": "External interrupt 1 input select bit",
                "width": 2
              },
              "EINT00S": {
                "bit": 0,
                "description": "External interrupt 0 input select bit",
                "width": 2
              }
            },
            "EPFR07": {
              "SCK3B": {
                "bit": 26,
                "description": "SCK3 input/output select bit",
                "width": 2
              },
              "SOT3B": {
                "bit": 24,
                "description": "SOT3B input/output select bit",
                "width": 2
              },
              "SIN3S": {
                "bit": 22,
                "description": "SIN3S input select bit",
                "width": 2
              },
              "SCK2B": {
                "bit": 20,
                "description": "SCK2 input/output select bit",
                "width": 2
              },
              "SOT2B": {
                "bit": 18,
                "description": "SOT2B input/output select bit",
                "width": 2
              },
              "SIN2S": {
                "bit": 16,
                "description": "SIN2S input select bit",
                "width": 2
              },
              "SCK1B": {
                "bit": 14,
                "description": "SCK1 input/output select bit",
                "width": 2
              },
              "SOT1B": {
                "bit": 12,
                "description": "SCK1B input/output select bit",
                "width": 2
              },
              "SIN1S": {
                "bit": 10,
                "description": "SIN1S input select bit",
                "width": 2
              },
              "SCK0B": {
                "bit": 8,
                "description": "SCK0 input/output select bit",
                "width": 2
              },
              "SOT0B": {
                "bit": 6,
                "description": "SOT0B input/output select bit",
                "width": 2
              },
              "SIN0S": {
                "bit": 4,
                "description": "SIN0S input select bit",
                "width": 2
              }
            },
            "EPFR08": {
              "SCK7B": {
                "bit": 26,
                "description": "SCK7 input/output select bit",
                "width": 2
              },
              "SOT7B": {
                "bit": 24,
                "description": "SOT7B input/output select bit",
                "width": 2
              },
              "SIN7S": {
                "bit": 22,
                "description": "SIN7S input select bit",
                "width": 2
              },
              "SCK6B": {
                "bit": 20,
                "description": "SCK6 input/output select bit",
                "width": 2
              },
              "SOT6B": {
                "bit": 18,
                "description": "SOT6B input/output select bit",
                "width": 2
              },
              "SIN6S": {
                "bit": 16,
                "description": "SIN6S input select bit",
                "width": 2
              },
              "SCK5B": {
                "bit": 14,
                "description": "SCK5 input/output select bit",
                "width": 2
              },
              "SOT5B": {
                "bit": 12,
                "description": "SOT5B input/output select bit",
                "width": 2
              },
              "SIN5S": {
                "bit": 10,
                "description": "SIN5S input select bit",
                "width": 2
              },
              "SCK4B": {
                "bit": 8,
                "description": "SCK4 input/output select bit",
                "width": 2
              },
              "SOT4B": {
                "bit": 6,
                "description": "SOT4B input/output select bit",
                "width": 2
              },
              "SIN4S": {
                "bit": 4,
                "description": "SIN4S input select bit",
                "width": 2
              },
              "CTS4S": {
                "bit": 2,
                "description": "CTS4S input select bit",
                "width": 2
              },
              "RTS4E": {
                "bit": 0,
                "description": "RTS4E output select bit",
                "width": 2
              }
            },
            "EPFR09": {
              "ADTRG2S": {
                "bit": 20,
                "description": "ADTRG2 input select bit",
                "width": 4
              },
              "ADTRG1S": {
                "bit": 16,
                "description": "ADTRG1 input select bit",
                "width": 4
              },
              "ADTRG0S": {
                "bit": 12,
                "description": "ADTRG0 input select bit",
                "width": 4
              },
              "QZIN1S": {
                "bit": 10,
                "description": "QZIN1S input select bit",
                "width": 2
              },
              "QBIN1S": {
                "bit": 8,
                "description": "QBIN1S input select bit",
                "width": 2
              },
              "QAIN1S": {
                "bit": 6,
                "description": "QAIN1S input select bit",
                "width": 2
              },
              "QZIN0S": {
                "bit": 4,
                "description": "QZIN0S input select bit",
                "width": 2
              },
              "QBIN0S": {
                "bit": 2,
                "description": "QBIN0S input select bit",
                "width": 2
              },
              "QAIN0S": {
                "bit": 0,
                "description": "QAIN0S input select bit",
                "width": 2
              }
            },
            "EPFR10": {
              "UEA24E": {
                "bit": 31,
                "description": "UEA24E output select bit"
              },
              "UEA23E": {
                "bit": 30,
                "description": "UEA23E output select bit"
              },
              "UEA22E": {
                "bit": 29,
                "description": "UEA22E output select bit"
              },
              "UEA21E": {
                "bit": 28,
                "description": "UEA21E output select bit"
              },
              "UEA20E": {
                "bit": 27,
                "description": "UEA20E output select bit"
              },
              "UEA19E": {
                "bit": 26,
                "description": "UEA19E output select bit"
              },
              "UEA18E": {
                "bit": 25,
                "description": "UEA18E output select bit"
              },
              "UEA17E": {
                "bit": 24,
                "description": "UEA17E output select bit"
              },
              "UEA16E": {
                "bit": 23,
                "description": "UEA16E output select bit"
              },
              "UEA15E": {
                "bit": 22,
                "description": "UEA15E output select bit"
              },
              "UEA14E": {
                "bit": 21,
                "description": "UEA14E output select bit"
              },
              "UEA13E": {
                "bit": 20,
                "description": "UEA13E output select bit"
              },
              "UEA12E": {
                "bit": 19,
                "description": "UEA12E output select bit"
              },
              "UEA11E": {
                "bit": 18,
                "description": "UEA11E output select bit"
              },
              "UEA10E": {
                "bit": 17,
                "description": "UEA10E output select bit"
              },
              "UEA09E": {
                "bit": 16,
                "description": "UEA09E output select bit"
              },
              "UEA08E": {
                "bit": 15,
                "description": "UEA08E output select bit"
              },
              "UEAOOE": {
                "bit": 14,
                "description": "UEAOOE output select bit"
              },
              "UECS7E": {
                "bit": 13,
                "description": "UECS7E output select bit"
              },
              "UECS6E": {
                "bit": 12,
                "description": "UECS6E output select bit"
              },
              "UECS5E": {
                "bit": 11,
                "description": "UECS5E output select bit"
              },
              "UECS4E": {
                "bit": 10,
                "description": "UECS4E output select bit"
              },
              "UECS3E": {
                "bit": 9,
                "description": "UECS3E output select bit"
              },
              "UECS2E": {
                "bit": 8,
                "description": "UECS2E output select bit"
              },
              "UECS1E": {
                "bit": 7,
                "description": "UECS1E output select bit"
              },
              "UEFLSE": {
                "bit": 6,
                "description": "UEFLSE output select bit"
              },
              "UEOEXE": {
                "bit": 5,
                "description": "UEOEXE output select bit"
              },
              "UEDQME": {
                "bit": 4,
                "description": "UEDQME output select bit"
              },
              "UEWEXE": {
                "bit": 3,
                "description": "UEWEXE output select bit"
              },
              "UECLKE": {
                "bit": 2,
                "description": "UECLKE output select bit"
              },
              "UEDTHB": {
                "bit": 1,
                "description": "UEDTHB input/output select bit"
              },
              "UEDEFB": {
                "bit": 0,
                "description": "UEDEFB input/output select bit"
              }
            },
            "EPFR11": {
              "UERLC": {
                "bit": 25,
                "description": "UERLC relocation select bit"
              },
              "UED15B": {
                "bit": 24,
                "description": "UED15B input/output select bit"
              },
              "UED14B": {
                "bit": 23,
                "description": "UED14B output select bit"
              },
              "UED13B": {
                "bit": 22,
                "description": "UED13B output select bit"
              },
              "UED12B": {
                "bit": 21,
                "description": "UED12B output select bit"
              },
              "UED11B": {
                "bit": 20,
                "description": "UED11B output select bit"
              },
              "UED10B": {
                "bit": 19,
                "description": "UED10B output select bit"
              },
              "UED09B": {
                "bit": 18,
                "description": "UED09B output select bit"
              },
              "UED08B": {
                "bit": 17,
                "description": "UED08B output select bit"
              },
              "UED07B": {
                "bit": 16,
                "description": "UED07B output select bit"
              },
              "UED06B": {
                "bit": 15,
                "description": "UED06B output select bit"
              },
              "UED05B": {
                "bit": 14,
                "description": "UED05B output select bit"
              },
              "UED04B": {
                "bit": 13,
                "description": "UED04B output select bit"
              },
              "UED03B": {
                "bit": 12,
                "description": "UED03B output select bit"
              },
              "UED02B": {
                "bit": 11,
                "description": "UED02B output select bit"
              },
              "UED01B": {
                "bit": 10,
                "description": "UED01B output select bit"
              },
              "UED00B": {
                "bit": 9,
                "description": "UED00B output select bit"
              },
              "UEA07E": {
                "bit": 8,
                "description": "UEA07E output select bit"
              },
              "UEA06E": {
                "bit": 7,
                "description": "UEA06E output select bit"
              },
              "UEA05E": {
                "bit": 6,
                "description": "UEA05E output select bit"
              },
              "UEA04E": {
                "bit": 5,
                "description": "UEA04E output select bit"
              },
              "UEA03E": {
                "bit": 4,
                "description": "UEA03E output select bit"
              },
              "UEA02E": {
                "bit": 3,
                "description": "UEA02E output select bit"
              },
              "UEA01E": {
                "bit": 2,
                "description": "UEA01E output select bit"
              },
              "UECS0E": {
                "bit": 1,
                "description": "UECS0E output select bit"
              },
              "UEALEE": {
                "bit": 0,
                "description": "UEALEE output select bit"
              }
            }
          }
        },
        "LVD": {
          "instances": [
            {
              "name": "LVD",
              "base": "0x40035000",
              "irq": 2
            }
          ],
          "registers": {
            "LVD_CTL": {
              "offset": "0x00",
              "size": 8,
              "description": "Low-voltage Detection Voltage Control Register"
            },
            "LVD_STR": {
              "offset": "0x04",
              "size": 8,
              "description": "Low-voltage Detection Interrupt Register"
            },
            "LVD_CLR": {
              "offset": "0x08",
              "size": 8,
              "description": "Low-voltage Detection Interrupt Clear Register"
            },
            "LVD_RLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Low-voltage Detection Voltage Protection Register"
            },
            "LVD_STR2": {
              "offset": "0x10",
              "size": 8,
              "description": "Low-voltage Detection Circuit Status Register"
            }
          },
          "bits": {
            "LVD_CTL": {
              "LVDIE": {
                "bit": 7,
                "description": "Low-voltage detection interrupt enable bit"
              },
              "SVHI": {
                "bit": 2,
                "description": "Low-voltage detection interrupt voltage setting bits",
                "width": 4
              }
            },
            "LVD_STR": {
              "LVDIR": {
                "bit": 7,
                "description": "Low-voltage detection interrupt bit"
              }
            },
            "LVD_CLR": {
              "LVDCL": {
                "bit": 7,
                "description": "Low-voltage detection interrupt clear bit"
              }
            },
            "LVD_RLR": {
              "LVDLCK": {
                "bit": 0,
                "description": "Low-voltage Detection Voltage Control Register protection bits",
                "width": 32
              }
            },
            "LVD_STR2": {
              "LVDIRDY": {
                "bit": 7,
                "description": "Low-voltage detection interrupt status flag"
              }
            }
          }
        },
        "MFS0": {
          "instances": [
            {
              "name": "MFS0",
              "base": "0x40038000",
              "irq": 7
            }
          ],
          "registers": {
            "UART_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "UART_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "UART_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "UART_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "UART_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "UART_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "UART_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "CSIO_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "CSIO_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "CSIO_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "CSIO_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "CSIO_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "CSIO_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "CSIO_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "LIN_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "LIN_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "LIN_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "LIN_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "LIN_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "LIN_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "LIN_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "I2C_IBCR": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register"
            },
            "I2C_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "I2C_IBSR": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Status Register"
            },
            "I2C_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "I2C_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "I2C_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "I2C_ISMK": {
              "offset": "0x11",
              "size": 8,
              "description": "7-bit Slave Address Mask Register"
            },
            "I2C_ISBA": {
              "offset": "0x10",
              "size": 8,
              "description": "7-bit Slave Address Register"
            },
            "I2C_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            }
          },
          "bits": {
            "UART_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable Clear bit"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Received operation enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmission operation enable bit"
              }
            },
            "UART_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode set bit",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "Wake-up control bit"
              },
              "SBL": {
                "bit": 3,
                "description": "Stop bit length select bit"
              },
              "BDS": {
                "bit": 2,
                "description": "Transfer direction select bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "UART_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "PE": {
                "bit": 5,
                "description": "Parity error flag bit (only functions in operation mode 0)"
              },
              "FRE": {
                "bit": 4,
                "description": "Framing error flag bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag"
              }
            },
            "UART_ESCR": {
              "FLWEN": {
                "bit": 7,
                "description": "Flow control enable bit"
              },
              "ESBL": {
                "bit": 6,
                "description": "Extension stop bit length select bit"
              },
              "INV": {
                "bit": 5,
                "description": "Inverted serial data format bit"
              },
              "PEN": {
                "bit": 4,
                "description": "Parity enable bit (only functions in operation mode 0)"
              },
              "P": {
                "bit": 3,
                "description": "Parity select bit (only functions in operation mode 0)"
              },
              "L": {
                "bit": 0,
                "description": "Data length select bit",
                "width": 3
              }
            },
            "UART_BGR": {
              "EXT": {
                "bit": 15,
                "description": "External clock select bit"
              },
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "CSIO_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable clear bit"
              },
              "MS": {
                "bit": 6,
                "description": "Master/Slave function select bit"
              },
              "SPI": {
                "bit": 5,
                "description": "SPI corresponding bit"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Data received enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Data transmission enable bit"
              }
            },
            "CSIO_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode set bits",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "Wake-up control bit"
              },
              "SCINV": {
                "bit": 3,
                "description": "Serial clock invert bit"
              },
              "BDS": {
                "bit": 2,
                "description": "Transfer direction select bit"
              },
              "SCKE": {
                "bit": 1,
                "description": "Master mode serial clock output enable bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "CSIO_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit"
              }
            },
            "CSIO_ESCR": {
              "SOP": {
                "bit": 7,
                "description": "Serial output pin set bit"
              },
              "WT": {
                "bit": 3,
                "description": "Data transmit/received wait select bits",
                "width": 2
              },
              "L": {
                "bit": 0,
                "description": "Data length select bits",
                "width": 3
              }
            },
            "CSIO_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "LIN_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable clear bit"
              },
              "MS": {
                "bit": 6,
                "description": "Master/Slave function select bit"
              },
              "LBR": {
                "bit": 5,
                "description": "LIN Break Field setting bit (valid in master mode only)"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Data reception enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Data transmission enable bit"
              }
            },
            "LIN_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode setting bits",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "Wake-up control bit"
              },
              "SBL": {
                "bit": 3,
                "description": "Stop bit length select bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "LIN_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received Error flag clear bit"
              },
              "LBD": {
                "bit": 5,
                "description": "LIN Break field detection flag bit"
              },
              "FRE": {
                "bit": 4,
                "description": "Framing error flag bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit"
              }
            },
            "LIN_ESCR": {
              "ESBL": {
                "bit": 6,
                "description": "Extended stop bit length select bit"
              },
              "LBIE": {
                "bit": 4,
                "description": "LIN Break field detect interrupt enable bit"
              },
              "LBL": {
                "bit": 2,
                "description": "LIN Break field length select bits (valid in master mode only)",
                "width": 2
              },
              "DEL": {
                "bit": 0,
                "description": "LIN Break delimiter length select bits (valid in master mode only)",
                "width": 2
              }
            },
            "LIN_BGR": {
              "EXT": {
                "bit": 15,
                "description": "External clock select bit"
              },
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "I2C_IBCR": {
              "MSS": {
                "bit": 7,
                "description": "Master/slave select bit"
              },
              "ACT_SCC": {
                "bit": 6,
                "description": "Operation flag/iteration start condition generation bit"
              },
              "ACKE": {
                "bit": 5,
                "description": "Data byte acknowledge enable bit"
              },
              "WSEL": {
                "bit": 4,
                "description": "Wait selection bit"
              },
              "CNDE": {
                "bit": 3,
                "description": "Condition detection interrupt enable bit"
              },
              "INTE": {
                "bit": 2,
                "description": "Interrupt enable bit"
              },
              "BER": {
                "bit": 1,
                "description": "Bus error flag bit"
              },
              "INT": {
                "bit": 0,
                "description": "interrupt flag bit"
              }
            },
            "I2C_SMR": {
              "MD": {
                "bit": 5,
                "description": "operation mode set bits",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "Wake-up control bit"
              },
              "RIE": {
                "bit": 3,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 2,
                "description": "Transmit interrupt enable bit"
              }
            },
            "I2C_IBSR": {
              "FBT": {
                "bit": 7,
                "description": "First byte bit"
              },
              "RACK": {
                "bit": 6,
                "description": "Acknowledge flag bit"
              },
              "RSA": {
                "bit": 5,
                "description": "Reserved address detection bit"
              },
              "TRX": {
                "bit": 4,
                "description": "Data direction bit"
              },
              "AL": {
                "bit": 3,
                "description": "Arbitration lost bit"
              },
              "RSC": {
                "bit": 2,
                "description": "Iteration start condition check bit"
              },
              "SPC": {
                "bit": 1,
                "description": "Stop condition check bit"
              },
              "BB": {
                "bit": 0,
                "description": "Bus state bit"
              }
            },
            "I2C_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "TSET": {
                "bit": 6,
                "description": "Transmit empty flag set bit"
              },
              "DMA": {
                "bit": 5,
                "description": "DMA mode enable bit"
              },
              "TBIE": {
                "bit": 4,
                "description": "Transmit bus idle interrupt enable bit (Effective only when DMA mode is enabled)"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit (Effective only when DMA mode is enabled)"
              }
            },
            "I2C_ISMK": {
              "EN": {
                "bit": 7,
                "description": "I2C interface operation enable bit"
              },
              "SM": {
                "bit": 0,
                "description": "Slave address mask bits",
                "width": 7
              }
            },
            "I2C_ISBA": {
              "SAEN": {
                "bit": 7,
                "description": "Slave address enable bit"
              },
              "SA": {
                "bit": 0,
                "description": "7-bit slave address",
                "width": 7
              }
            },
            "I2C_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            }
          }
        },
        "MFS1": {
          "instances": [
            {
              "name": "MFS1",
              "base": "0x40038100",
              "irq": 9
            }
          ],
          "registers": {}
        },
        "MFS2": {
          "instances": [
            {
              "name": "MFS2",
              "base": "0x40038200",
              "irq": 11
            }
          ],
          "registers": {}
        },
        "MFS3": {
          "instances": [
            {
              "name": "MFS3",
              "base": "0x40038300",
              "irq": 13
            }
          ],
          "registers": {}
        },
        "MFS4": {
          "instances": [
            {
              "name": "MFS4",
              "base": "0x40038400",
              "irq": 15
            }
          ],
          "registers": {
            "UART_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "UART_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "UART_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "UART_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "UART_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "UART_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "UART_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "UART_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "UART_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "UART_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "UART_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            },
            "CSIO_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "CSIO_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "CSIO_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "CSIO_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "CSIO_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "CSIO_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "CSIO_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "CSIO_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "CSIO_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "CSIO_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "CSIO_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            },
            "LIN_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "LIN_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "LIN_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "LIN_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "LIN_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "LIN_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "LIN_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "LIN_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "LIN_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "LIN_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "LIN_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            },
            "I2C_IBCR": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register"
            },
            "I2C_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "I2C_IBSR": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Status Register"
            },
            "I2C_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "I2C_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "I2C_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "I2C_ISMK": {
              "offset": "0x11",
              "size": 8,
              "description": "7-bit Slave Address Mask Register"
            },
            "I2C_ISBA": {
              "offset": "0x10",
              "size": 8,
              "description": "7-bit Slave Address Register"
            },
            "I2C_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "I2C_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "I2C_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "I2C_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "I2C_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            }
          },
          "bits": {
            "UART_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable Clear bit"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Received operation enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmission operation enable bit"
              }
            },
            "UART_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode set bit",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "Wake-up control bit"
              },
              "SBL": {
                "bit": 3,
                "description": "Stop bit length select bit"
              },
              "BDS": {
                "bit": 2,
                "description": "Transfer direction select bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "UART_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "PE": {
                "bit": 5,
                "description": "Parity error flag bit (only functions in operation mode 0)"
              },
              "FRE": {
                "bit": 4,
                "description": "Framing error flag bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag"
              }
            },
            "UART_ESCR": {
              "FLWEN": {
                "bit": 7,
                "description": "Flow control enable bit"
              },
              "ESBL": {
                "bit": 6,
                "description": "Extension stop bit length select bit"
              },
              "INV": {
                "bit": 5,
                "description": "Inverted serial data format bit"
              },
              "PEN": {
                "bit": 4,
                "description": "Parity enable bit (only functions in operation mode 0)"
              },
              "P": {
                "bit": 3,
                "description": "Parity select bit (only functions in operation mode 0)"
              },
              "L": {
                "bit": 0,
                "description": "Data length select bit",
                "width": 3
              }
            },
            "UART_BGR": {
              "EXT": {
                "bit": 15,
                "description": "External clock select bit"
              },
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "UART_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "UART_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            },
            "CSIO_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable clear bit"
              },
              "MS": {
                "bit": 6,
                "description": "Master/Slave function select bit"
              },
              "SPI": {
                "bit": 5,
                "description": "SPI corresponding bit"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Data received enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Data transmission enable bit"
              }
            },
            "CSIO_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode set bits",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "Wake-up control bit"
              },
              "SCINV": {
                "bit": 3,
                "description": "Serial clock invert bit"
              },
              "BDS": {
                "bit": 2,
                "description": "Transfer direction select bit"
              },
              "SCKE": {
                "bit": 1,
                "description": "Master mode serial clock output enable bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "CSIO_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit"
              }
            },
            "CSIO_ESCR": {
              "SOP": {
                "bit": 7,
                "description": "Serial output pin set bit"
              },
              "WT": {
                "bit": 3,
                "description": "Data transmit/received wait select bits",
                "width": 2
              },
              "L": {
                "bit": 0,
                "description": "Data length select bits",
                "width": 3
              }
            },
            "CSIO_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "CSIO_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "CSIO_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            },
            "LIN_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable clear bit"
              },
              "MS": {
                "bit": 6,
                "description": "Master/Slave function select bit"
              },
              "LBR": {
                "bit": 5,
                "description": "LIN Break Field setting bit (valid in master mode only)"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Data reception enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Data transmission enable bit"
              }
            },
            "LIN_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode setting bits",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "Wake-up control bit"
              },
              "SBL": {
                "bit": 3,
                "description": "Stop bit length select bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "LIN_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received Error flag clear bit"
              },
              "LBD": {
                "bit": 5,
                "description": "LIN Break field detection flag bit"
              },
              "FRE": {
                "bit": 4,
                "description": "Framing error flag bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit"
              }
            },
            "LIN_ESCR": {
              "ESBL": {
                "bit": 6,
                "description": "Extended stop bit length select bit"
              },
              "LBIE": {
                "bit": 4,
                "description": "LIN Break field detect interrupt enable bit"
              },
              "LBL": {
                "bit": 2,
                "description": "LIN Break field length select bits (valid in master mode only)",
                "width": 2
              },
              "DEL": {
                "bit": 0,
                "description": "LIN Break delimiter length select bits (valid in master mode only)",
                "width": 2
              }
            },
            "LIN_BGR": {
              "EXT": {
                "bit": 15,
                "description": "External clock select bit"
              },
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "LIN_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "LIN_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            },
            "I2C_IBCR": {
              "MSS": {
                "bit": 7,
                "description": "Master/slave select bit"
              },
              "ACT_SCC": {
                "bit": 6,
                "description": "Operation flag/iteration start condition generation bit"
              },
              "ACKE": {
                "bit": 5,
                "description": "Data byte acknowledge enable bit"
              },
              "WSEL": {
                "bit": 4,
                "description": "Wait selection bit"
              },
              "CNDE": {
                "bit": 3,
                "description": "Condition detection interrupt enable bit"
              },
              "INTE": {
                "bit": 2,
                "description": "Interrupt enable bit"
              },
              "BER": {
                "bit": 1,
                "description": "Bus error flag bit"
              },
              "INT": {
                "bit": 0,
                "description": "interrupt flag bit"
              }
            },
            "I2C_SMR": {
              "MD": {
                "bit": 5,
                "description": "operation mode set bits",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "Wake-up control bit"
              },
              "RIE": {
                "bit": 3,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 2,
                "description": "Transmit interrupt enable bit"
              }
            },
            "I2C_IBSR": {
              "FBT": {
                "bit": 7,
                "description": "First byte bit"
              },
              "RACK": {
                "bit": 6,
                "description": "Acknowledge flag bit"
              },
              "RSA": {
                "bit": 5,
                "description": "Reserved address detection bit"
              },
              "TRX": {
                "bit": 4,
                "description": "Data direction bit"
              },
              "AL": {
                "bit": 3,
                "description": "Arbitration lost bit"
              },
              "RSC": {
                "bit": 2,
                "description": "Iteration start condition check bit"
              },
              "SPC": {
                "bit": 1,
                "description": "Stop condition check bit"
              },
              "BB": {
                "bit": 0,
                "description": "Bus state bit"
              }
            },
            "I2C_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "TSET": {
                "bit": 6,
                "description": "Transmit empty flag set bit"
              },
              "DMA": {
                "bit": 5,
                "description": "DMA mode enable bit"
              },
              "TBIE": {
                "bit": 4,
                "description": "Transmit bus idle interrupt enable bit (Effective only when DMA mode is enabled)"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit (Effective only when DMA mode is enabled)"
              }
            },
            "I2C_ISMK": {
              "EN": {
                "bit": 7,
                "description": "I2C interface operation enable bit"
              },
              "SM": {
                "bit": 0,
                "description": "Slave address mask bits",
                "width": 7
              }
            },
            "I2C_ISBA": {
              "SAEN": {
                "bit": 7,
                "description": "Slave address enable bit"
              },
              "SA": {
                "bit": 0,
                "description": "7-bit slave address",
                "width": 7
              }
            },
            "I2C_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "I2C_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "I2C_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            }
          }
        },
        "MFS5": {
          "instances": [
            {
              "name": "MFS5",
              "base": "0x40038500",
              "irq": 17
            }
          ],
          "registers": {}
        },
        "MFS6": {
          "instances": [
            {
              "name": "MFS6",
              "base": "0x40038600",
              "irq": 19
            }
          ],
          "registers": {}
        },
        "MFS7": {
          "instances": [
            {
              "name": "MFS7",
              "base": "0x40038700",
              "irq": 21
            }
          ],
          "registers": {}
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40039000"
            }
          ],
          "registers": {
            "CRCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC Control Register"
            },
            "CRCINIT": {
              "offset": "0x04",
              "size": 32,
              "description": "Initial Value Register"
            },
            "CRCIN": {
              "offset": "0x08",
              "size": 32,
              "description": "Input Data Register"
            },
            "CRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "CRC Register"
            }
          },
          "bits": {
            "CRCCR": {
              "FXOR": {
                "bit": 6,
                "description": "Initialization bit"
              },
              "CRCLSF": {
                "bit": 5,
                "description": "Final XOR control bit"
              },
              "CRCLTE": {
                "bit": 4,
                "description": "CRC result bit-order setting bit"
              },
              "LSBFST": {
                "bit": 3,
                "description": "CRC result byte-order setting bit"
              },
              "LTLEND": {
                "bit": 2,
                "description": "Bit-order setting bit"
              },
              "CRC32": {
                "bit": 1,
                "description": "Byte-order setting bit"
              },
              "INIT": {
                "bit": 0,
                "description": "CRC mode selection bit"
              }
            },
            "CRCINIT": {
              "D": {
                "bit": 0,
                "description": "Initial value",
                "width": 32
              }
            },
            "CRCIN": {
              "D": {
                "bit": 0,
                "description": "Input data",
                "width": 32
              }
            },
            "CRCR": {
              "D": {
                "bit": 0,
                "description": "CRC Data",
                "width": 32
              }
            }
          }
        },
        "EXBUS": {
          "instances": [
            {
              "name": "EXBUS",
              "base": "0x4003F000"
            }
          ],
          "registers": {
            "MODE0": {
              "offset": "0x00",
              "size": 32,
              "description": "Mode Register 0"
            },
            "MODE1": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register 1"
            },
            "MODE2": {
              "offset": "0x08",
              "size": 32,
              "description": "Mode Register 2"
            },
            "MODE3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Mode Register 3"
            },
            "MODE4": {
              "offset": "0x10",
              "size": 32,
              "description": "Mode Register 4"
            },
            "MODE5": {
              "offset": "0x14",
              "size": 32,
              "description": "Mode Register 5"
            },
            "MODE6": {
              "offset": "0x18",
              "size": 32,
              "description": "Mode Register 6"
            },
            "MODE7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Mode Register 7"
            },
            "TIM0": {
              "offset": "0x20",
              "size": 32,
              "description": "Timing Register 0"
            },
            "TIM1": {
              "offset": "0x24",
              "size": 32,
              "description": "Timing Register 1"
            },
            "TIM2": {
              "offset": "0x28",
              "size": 32,
              "description": "Timing Register 2"
            },
            "TIM3": {
              "offset": "0x2C",
              "size": 32,
              "description": "Timing Register 3"
            },
            "TIM4": {
              "offset": "0x30",
              "size": 32,
              "description": "Timing Register 4"
            },
            "TIM5": {
              "offset": "0x34",
              "size": 32,
              "description": "Timing Register 5"
            },
            "TIM6": {
              "offset": "0x38",
              "size": 32,
              "description": "Timing Register 6"
            },
            "TIM7": {
              "offset": "0x3C",
              "size": 32,
              "description": "Timing Register 7"
            },
            "AREA0": {
              "offset": "0x40",
              "size": 32,
              "description": "Area Register 0"
            },
            "AREA1": {
              "offset": "0x44",
              "size": 32,
              "description": "Area Register 1"
            },
            "AREA2": {
              "offset": "0x48",
              "size": 32,
              "description": "Area Register 2"
            },
            "AREA3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Area Register 3"
            },
            "AREA4": {
              "offset": "0x50",
              "size": 32,
              "description": "Area Register 4"
            },
            "AREA5": {
              "offset": "0x54",
              "size": 32,
              "description": "Area Register 5"
            },
            "AREA6": {
              "offset": "0x58",
              "size": 32,
              "description": "Area Register 6"
            },
            "AREA7": {
              "offset": "0x5C",
              "size": 32,
              "description": "Area Register 7"
            },
            "ATIM0": {
              "offset": "0x60",
              "size": 32,
              "description": "ALE Timing Register 0"
            },
            "ATIM1": {
              "offset": "0x64",
              "size": 32,
              "description": "ALE Timing Register 1"
            },
            "ATIM2": {
              "offset": "0x68",
              "size": 32,
              "description": "ALE Timing Register 2"
            },
            "ATIM3": {
              "offset": "0x6C",
              "size": 32,
              "description": "ALE Timing Register 3"
            },
            "ATIM4": {
              "offset": "0x70",
              "size": 32,
              "description": "ALE Timing Register 4"
            },
            "ATIM5": {
              "offset": "0x74",
              "size": 32,
              "description": "ALE Timing Register 5"
            },
            "ATIM6": {
              "offset": "0x78",
              "size": 32,
              "description": "ALE Timing Register 6"
            },
            "ATIM7": {
              "offset": "0x7C",
              "size": 32,
              "description": "ALE Timing Register 7"
            },
            "DCLKR": {
              "offset": "0x300",
              "size": 32,
              "description": "Division Clock Register"
            }
          },
          "bits": {
            "MODE0": {
              "MOEXEUP": {
                "bit": 13,
                "description": "select how to set the MOEX width"
              },
              "MPXCSOF": {
                "bit": 12,
                "description": "select a CS assertion from the start of accessing to the end of address output"
              },
              "MPXDOFF": {
                "bit": 11,
                "description": "select whether or not the address is output to the data lines in multiplex mode"
              },
              "ALEINV": {
                "bit": 9,
                "description": "set up the polarity of the ALE signal"
              },
              "MPXMODE": {
                "bit": 8,
                "description": "select operation bus mode"
              },
              "SHRTDOUT": {
                "bit": 7,
                "description": "select to which idle cycle the write data output is extended"
              },
              "RDY": {
                "bit": 6,
                "description": "control the external RDY function"
              },
              "PAGE": {
                "bit": 5,
                "description": "NOR Flash memory page access mode"
              },
              "NAND": {
                "bit": 4,
                "description": "NAND Flash memory mode"
              },
              "WEOFF": {
                "bit": 3,
                "description": "disable the write enable signal (MWEX) operation"
              },
              "RBMON": {
                "bit": 2,
                "description": "Read Byte Mask ON"
              },
              "WDTH": {
                "bit": 0,
                "description": "specify Data Width",
                "width": 2
              }
            },
            "TIM0": {
              "WIDLC": {
                "bit": 28,
                "description": "Write Idle Cycle",
                "width": 4
              },
              "WWEC": {
                "bit": 24,
                "description": "Write Enable Cycle",
                "width": 4
              },
              "WADC": {
                "bit": 20,
                "description": "Write Address Setup cycle",
                "width": 4
              },
              "WACC": {
                "bit": 16,
                "description": "Write Access Cycle",
                "width": 4
              },
              "RIDLC": {
                "bit": 12,
                "description": "Read Idle Cycle",
                "width": 4
              },
              "FRADC": {
                "bit": 8,
                "description": "First Read Address Cycle",
                "width": 4
              },
              "RADC": {
                "bit": 4,
                "description": "Read Address Setup cycle",
                "width": 4
              },
              "RACC": {
                "bit": 0,
                "description": "Read Access Cycle",
                "width": 4
              }
            },
            "AREA0": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA1": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA2": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA3": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA4": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA5": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA6": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA7": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "ATIM0": {
              "ALEW": {
                "bit": 8,
                "description": "Address Latch Enable Width",
                "width": 4
              },
              "ALES": {
                "bit": 4,
                "description": "Address Latch Enable Setup cycle",
                "width": 4
              },
              "ALC": {
                "bit": 0,
                "description": "Address Latch Cycle",
                "width": 4
              }
            },
            "DCLKR": {
              "MCLKON": {
                "bit": 4,
                "description": "MCLK ON"
              },
              "MDIV": {
                "bit": 0,
                "description": "MCLK Division Ratio Setup",
                "width": 4
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USBCLK",
              "base": "0x40036000"
            },
            {
              "name": "USB0",
              "base": "0x40040000",
              "irq": 34
            }
          ],
          "registers": {
            "UCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "USB Clock Control Register"
            },
            "UPCR1": {
              "offset": "0x04",
              "size": 8,
              "description": "USB-PLL Control Register 1"
            },
            "UPCR2": {
              "offset": "0x08",
              "size": 8,
              "description": "USB-PLL Control Register 2"
            },
            "UPCR3": {
              "offset": "0x0C",
              "size": 8,
              "description": "USB-PLL Control Register 3"
            },
            "UPCR4": {
              "offset": "0x10",
              "size": 8,
              "description": "USB-PLL Control Register 4"
            },
            "UPCR5": {
              "offset": "0x24",
              "size": 8,
              "description": "USB-PLL Control Register 5"
            },
            "UP_STR": {
              "offset": "0x14",
              "size": 8,
              "description": "USB-PLL Status Register"
            },
            "UPINT_ENR": {
              "offset": "0x18",
              "size": 8,
              "description": "USB-PLL Interrupt Source Enable Register"
            },
            "UPINT_STR": {
              "offset": "0x20",
              "size": 8,
              "description": "USB-PLL Interrupt Source Status Register"
            },
            "UPINT_CLR": {
              "offset": "0x1C",
              "size": 8,
              "description": "USB-PLL Interrupt Source Clear Register"
            },
            "USBEN": {
              "offset": "0x30",
              "size": 8,
              "description": "USB Enable Register"
            }
          },
          "bits": {
            "UCCR": {
              "UCSEL": {
                "bit": 1,
                "description": "USB clock selection bit"
              },
              "UCEN": {
                "bit": 0,
                "description": "USB clock output enable bit"
              }
            },
            "UPCR1": {
              "UPINC": {
                "bit": 1,
                "description": "USB-PLL input clock selection bit"
              },
              "UPLLEN": {
                "bit": 0,
                "description": "USB-PLL oscillation enable bit"
              }
            },
            "UPCR2": {
              "UPOWT": {
                "bit": 0,
                "description": "USB-PLL oscillation stabilization wait time setting bit",
                "width": 3
              }
            },
            "UPCR3": {
              "UPLLK": {
                "bit": 0,
                "description": "Frequency division ratio (K) setting bit of the USB-PLL clock",
                "width": 5
              }
            },
            "UPCR4": {
              "UPLLN": {
                "bit": 0,
                "description": "Frequency division ratio (N) setting bit of the USB-PLL clock",
                "width": 7
              }
            },
            "UPCR5": {
              "UPLLM": {
                "bit": 0,
                "description": "Frequency division ratio (M) setting bit of the USB-PLL clock",
                "width": 4
              }
            },
            "UP_STR": {
              "UPRDY": {
                "bit": 0,
                "description": "USB-PLL oscillation stabilization bit"
              }
            },
            "UPINT_ENR": {
              "UPCSE": {
                "bit": 0,
                "description": "USB-PLL oscillation stabilization wait complete interrupt enable bit"
              }
            },
            "UPINT_STR": {
              "UPCSI": {
                "bit": 0,
                "description": "USB-PLL interrupt source status bit"
              }
            },
            "UPINT_CLR": {
              "UPCSC": {
                "bit": 0,
                "description": "USB-PLL oscillation stabilization interrupt source clear bit"
              }
            },
            "USBEN": {
              "USBEN": {
                "bit": 0,
                "description": "USB enable bit"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAC",
              "base": "0x40060000",
              "irq": 38
            }
          ],
          "registers": {
            "DMACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Entire DMAC Configuration Register"
            },
            "DMACA0": {
              "offset": "0x10",
              "size": 32,
              "description": "Configuration A Register"
            },
            "DMACB0": {
              "offset": "0x14",
              "size": 32,
              "description": "Configuration B Register"
            },
            "DMACSA0": {
              "offset": "0x18",
              "size": 32,
              "description": "Transfer Source Address Register"
            },
            "DMACDA0": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transfer Destination Address Register"
            },
            "DMACA1": {
              "offset": "0x20",
              "size": 32,
              "description": "Configuration A Register 1"
            },
            "DMACB1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration B Register 1"
            },
            "DMACSA1": {
              "offset": "0x28",
              "size": 32,
              "description": "Transfer Source Address Register 1"
            },
            "DMACDA1": {
              "offset": "0x2C",
              "size": 32,
              "description": "Transfer Destination Address Register 1"
            },
            "DMACA2": {
              "offset": "0x30",
              "size": 32,
              "description": "Configuration A Register 2"
            },
            "DMACB2": {
              "offset": "0x34",
              "size": 32,
              "description": "Configuration B Register 2"
            },
            "DMACSA2": {
              "offset": "0x38",
              "size": 32,
              "description": "Transfer Source Address Register 2"
            },
            "DMACDA2": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transfer Destination Address Register 2"
            },
            "DMACA3": {
              "offset": "0x40",
              "size": 32,
              "description": "Configuration A Register 3"
            },
            "DMACB3": {
              "offset": "0x44",
              "size": 32,
              "description": "Configuration B Register 3"
            },
            "DMACSA3": {
              "offset": "0x48",
              "size": 32,
              "description": "Transfer Source Address Register 3"
            },
            "DMACDA3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Transfer Destination Address Register 3"
            },
            "DMACA4": {
              "offset": "0x50",
              "size": 32,
              "description": "Configuration A Register 4"
            },
            "DMACB4": {
              "offset": "0x54",
              "size": 32,
              "description": "Configuration B Register 4"
            },
            "DMACSA4": {
              "offset": "0x58",
              "size": 32,
              "description": "Transfer Source Address Register 4"
            },
            "DMACDA4": {
              "offset": "0x5C",
              "size": 32,
              "description": "Transfer Destination Address Register 4"
            },
            "DMACA5": {
              "offset": "0x60",
              "size": 32,
              "description": "Configuration A Register 5"
            },
            "DMACB5": {
              "offset": "0x64",
              "size": 32,
              "description": "Configuration B Register 5"
            },
            "DMACSA5": {
              "offset": "0x68",
              "size": 32,
              "description": "Transfer Source Address Register 5"
            },
            "DMACDA5": {
              "offset": "0x6C",
              "size": 32,
              "description": "Transfer Destination Address Register 5"
            },
            "DMACA6": {
              "offset": "0x70",
              "size": 32,
              "description": "Configuration A Register 6"
            },
            "DMACB6": {
              "offset": "0x74",
              "size": 32,
              "description": "Configuration B Register 6"
            },
            "DMACSA6": {
              "offset": "0x78",
              "size": 32,
              "description": "Transfer Source Address Register 6"
            },
            "DMACDA6": {
              "offset": "0x7C",
              "size": 32,
              "description": "Transfer Destination Address Register 6"
            },
            "DMACA7": {
              "offset": "0x80",
              "size": 32,
              "description": "Configuration A Register 7"
            },
            "DMACB7": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration B Register 7"
            },
            "DMACSA7": {
              "offset": "0x88",
              "size": 32,
              "description": "Transfer Source Address Register 7"
            },
            "DMACDA7": {
              "offset": "0x8C",
              "size": 32,
              "description": "Transfer Destination Address Register 7"
            }
          },
          "bits": {
            "DMACR": {
              "DE": {
                "bit": 31,
                "description": "DMA Enable (all-channel operation enable bit)"
              },
              "DS": {
                "bit": 30,
                "description": "DMA Stop"
              },
              "PR": {
                "bit": 28,
                "description": "Priority Rotation"
              },
              "DH": {
                "bit": 24,
                "description": "DMA Halt (All-channel pause bit)",
                "width": 4
              }
            },
            "DMACA0": {
              "EB": {
                "bit": 31,
                "description": "Enable bit (individual-channel operation enable bit)"
              },
              "PB": {
                "bit": 30,
                "description": "Pause bit (individual-channel pause bit)"
              },
              "ST": {
                "bit": 29,
                "description": "Software Trigger"
              },
              "IS": {
                "bit": 23,
                "description": "Input Select",
                "width": 6
              },
              "BC": {
                "bit": 16,
                "description": "Block Count",
                "width": 4
              },
              "TC": {
                "bit": 0,
                "description": "Transfer Count",
                "width": 16
              }
            },
            "DMACB0": {
              "MS": {
                "bit": 28,
                "description": "Mode Select",
                "width": 2
              },
              "TW": {
                "bit": 26,
                "description": "Transfer Width",
                "width": 2
              },
              "FS": {
                "bit": 25,
                "description": "Fixed Source"
              },
              "FD": {
                "bit": 24,
                "description": "Fixed Destination"
              },
              "RC": {
                "bit": 23,
                "description": "Reload Count (BC/TC reload)"
              },
              "RS": {
                "bit": 22,
                "description": "Reload Source"
              },
              "RD": {
                "bit": 21,
                "description": "Reload Destination"
              },
              "EI": {
                "bit": 20,
                "description": "Error Interrupt (unsuccessful transfer completion interrupt enable)"
              },
              "CI": {
                "bit": 19,
                "description": "Completion Interrupt (successful transfer completion interrupt enable)"
              },
              "SS": {
                "bit": 16,
                "description": "Stop Status (stop status notification)",
                "width": 3
              },
              "EM": {
                "bit": 0,
                "description": "Enable bit Mask (EB bit clear mask)"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 62,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "CSV_IRQHandler"
          },
          {
            "number": 17,
            "name": "SWDT_IRQHandler"
          },
          {
            "number": 18,
            "name": "LVD_IRQHandler"
          },
          {
            "number": 19,
            "name": "WFG_IRQHandler"
          },
          {
            "number": 20,
            "name": "EXTINT0_7_IRQHandler"
          },
          {
            "number": 21,
            "name": "EXTINT8_15_IRQHandler"
          },
          {
            "number": 22,
            "name": "DTIM_QDU_IRQHandler"
          },
          {
            "number": 23,
            "name": "MFS0RX_IRQHandler"
          },
          {
            "number": 24,
            "name": "MFS0TX_IRQHandler"
          },
          {
            "number": 25,
            "name": "MFS1RX_IRQHandler"
          },
          {
            "number": 26,
            "name": "MFS1TX_IRQHandler"
          },
          {
            "number": 27,
            "name": "MFS2RX_IRQHandler"
          },
          {
            "number": 28,
            "name": "MFS2TX_IRQHandler"
          },
          {
            "number": 29,
            "name": "MFS3RX_IRQHandler"
          },
          {
            "number": 30,
            "name": "MFS3TX_IRQHandler"
          },
          {
            "number": 31,
            "name": "MFS4RX_IRQHandler"
          },
          {
            "number": 32,
            "name": "MFS4TX_IRQHandler"
          },
          {
            "number": 33,
            "name": "MFS5RX_IRQHandler"
          },
          {
            "number": 34,
            "name": "MFS5TX_IRQHandler"
          },
          {
            "number": 35,
            "name": "MFS6RX_IRQHandler"
          },
          {
            "number": 36,
            "name": "MFS6TX_IRQHandler"
          },
          {
            "number": 37,
            "name": "MFS7RX_IRQHandler"
          },
          {
            "number": 38,
            "name": "MFS7TX_IRQHandler"
          },
          {
            "number": 39,
            "name": "PPG_IRQHandler"
          },
          {
            "number": 40,
            "name": "OSC_PLL_WC_IRQHandler"
          },
          {
            "number": 41,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 42,
            "name": "ADC1_IRQHandler"
          },
          {
            "number": 43,
            "name": "ADC2_IRQHandler"
          },
          {
            "number": 44,
            "name": "FRTIM_IRQHandler"
          },
          {
            "number": 45,
            "name": "INCAP_IRQHandler"
          },
          {
            "number": 46,
            "name": "OUTCOMP_IRQHandler"
          },
          {
            "number": 47,
            "name": "BTIM0_7_IRQHandler"
          },
          {
            "number": 50,
            "name": "USBF_IRQHandler"
          },
          {
            "number": 51,
            "name": "USBF_USBH_IRQHandler"
          },
          {
            "number": 54,
            "name": "DMAC0_IRQHandler"
          },
          {
            "number": 55,
            "name": "DMAC1_IRQHandler"
          },
          {
            "number": 56,
            "name": "DMAC2_IRQHandler"
          },
          {
            "number": 57,
            "name": "DMAC3_IRQHandler"
          },
          {
            "number": 58,
            "name": "DMAC4_IRQHandler"
          },
          {
            "number": 59,
            "name": "DMAC5_IRQHandler"
          },
          {
            "number": 60,
            "name": "DMAC6_IRQHandler"
          },
          {
            "number": 61,
            "name": "DMAC7_IRQHandler"
          }
        ]
      }
    }
  }
}