{
  "design": {
    "design_info": {
      "boundary_crc": "0x51A170ABE054322B",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FPGA.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlslice_0": "",
      "spi_0": ""
    },
    "ports": {
      "sclk": {
        "direction": "I"
      },
      "sdi": {
        "direction": "I"
      },
      "ss": {
        "direction": "I"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "sdo": {
        "direction": "O"
      },
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "state": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_0_0",
        "xci_path": "ip/system_xlconstant_0_0/system_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0b11010111"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_1_0",
        "xci_path": "ip/system_xlconstant_1_0/system_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "system_xlslice_0_0",
        "xci_path": "ip/system_xlslice_0_0/system_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "spi_0": {
        "vlnv": "xilinx.com:module_ref:spi:1.0",
        "xci_name": "system_spi_0_1",
        "xci_path": "ip/system_spi_0_1/system_spi_0_1.xci",
        "inst_hier_path": "spi_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "sclk": {
            "direction": "I"
          },
          "ss": {
            "direction": "I"
          },
          "sdi": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "sdo": {
            "direction": "O"
          },
          "state": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "led"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "spi_0/rst"
        ]
      },
      "sck_1": {
        "ports": [
          "sclk",
          "spi_0/sclk"
        ]
      },
      "ss_1": {
        "ports": [
          "ss",
          "spi_0/ss"
        ]
      },
      "mosi_1": {
        "ports": [
          "sdi",
          "spi_0/sdi"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "spi_0/data_in"
        ]
      },
      "spi_0_data_out": {
        "ports": [
          "spi_0/data_out",
          "xlslice_0/Din"
        ]
      },
      "spi_0_state": {
        "ports": [
          "spi_0/state",
          "state"
        ]
      },
      "spi_0_sdo": {
        "ports": [
          "spi_0/sdo",
          "sdo"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "spi_0/clk"
        ]
      }
    }
  }
}