Verilator Tree Dump (format 0x3900) from <e613> to <e686>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f7330 <e228> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab5f76f0 <e232> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7a90 <e237> {c3al} @dt=0xaaaaab5f5120@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7e30 <e243> {c4ar} @dt=0xaaaaab5ecc80@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f81d0 <e249> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab5ffa60 <e364> {c1ai}
    1:2:2: SCOPE 0xaaaaab5ff960 <e429> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5f7330]
    1:2:2:1: VARSCOPE 0xaaaaab5ffb20 <e366> {c2al} @dt=0xaaaaab5f5120@(G/w1)  TOP->clock -> VAR 0xaaaaab5f76f0 <e232> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffc00 <e369> {c3al} @dt=0xaaaaab5f5120@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7a90 <e237> {c3al} @dt=0xaaaaab5f5120@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffce0 <e372> {c4ar} @dt=0xaaaaab5ecc80@(G/w2)  TOP->D -> VAR 0xaaaaab5f7e30 <e243> {c4ar} @dt=0xaaaaab5ecc80@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffdc0 <e375> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  TOP->Q -> VAR 0xaaaaab5f81d0 <e249> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab60ef90 <e644#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60ed30 <e641#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab5f9be0 <e451> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0xaaaaab5f9f00 <e454> {c1ai} traceInitSub0 => CFUNC 0xaaaaab5f9d70 <e453> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0xaaaaab5f9d70 <e453> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa250 <e458> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock
    1:2:2:2:3:1: VARREF 0xaaaaab5fa130 <e456> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffb20 <e366> {c2al} @dt=0xaaaaab5f5120@(G/w1)  TOP->clock -> VAR 0xaaaaab5f76f0 <e232> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa5a0 <e465> {c3al} @dt=0xaaaaab5f5120@(G/w1)  reset
    1:2:2:2:3:1: VARREF 0xaaaaab5fa480 <e462> {c3al} @dt=0xaaaaab5f5120@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffc00 <e369> {c3al} @dt=0xaaaaab5f5120@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7a90 <e237> {c3al} @dt=0xaaaaab5f5120@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa8f0 <e472> {c4ar} @dt=0xaaaaab5ecc80@(G/w2)  D
    1:2:2:2:3:1: VARREF 0xaaaaab5fa7d0 <e469> {c4ar} @dt=0xaaaaab5ecc80@(G/w2)  D [RV] <- VARSCOPE 0xaaaaab5ffce0 <e372> {c4ar} @dt=0xaaaaab5ecc80@(G/w2)  TOP->D -> VAR 0xaaaaab5f7e30 <e243> {c4ar} @dt=0xaaaaab5ecc80@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fac40 <e479> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  Q
    1:2:2:2:3:1: VARREF 0xaaaaab5fab20 <e476> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab5ffdc0 <e375> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  TOP->Q -> VAR 0xaaaaab5f81d0 <e249> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fafe0 <e486> {c2al} @dt=0xaaaaab5f5120@(G/w1)  ArithmeticLeftShiftRegister_PosEdge_2Bit clock
    1:2:2:2:3:1: VARREF 0xaaaaab60bff0 <e511> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffb20 <e366> {c2al} @dt=0xaaaaab5f5120@(G/w1)  TOP->clock -> VAR 0xaaaaab5f76f0 <e232> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609940 <e493> {c3al} @dt=0xaaaaab5f5120@(G/w1)  ArithmeticLeftShiftRegister_PosEdge_2Bit reset
    1:2:2:2:3:1: VARREF 0xaaaaab60c110 <e516> {c3al} @dt=0xaaaaab5f5120@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffc00 <e369> {c3al} @dt=0xaaaaab5f5120@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7a90 <e237> {c3al} @dt=0xaaaaab5f5120@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609c90 <e500> {c4ar} @dt=0xaaaaab5ecc80@(G/w2)  ArithmeticLeftShiftRegister_PosEdge_2Bit D
    1:2:2:2:3:1: VARREF 0xaaaaab60c2c0 <e521> {c4ar} @dt=0xaaaaab5ecc80@(G/w2)  D [RV] <- VARSCOPE 0xaaaaab5ffce0 <e372> {c4ar} @dt=0xaaaaab5ecc80@(G/w2)  TOP->D -> VAR 0xaaaaab5f7e30 <e243> {c4ar} @dt=0xaaaaab5ecc80@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609fe0 <e507> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  ArithmeticLeftShiftRegister_PosEdge_2Bit Q
    1:2:2:2:3:1: VARREF 0xaaaaab60c3e0 <e526> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab5ffdc0 <e375> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  TOP->Q -> VAR 0xaaaaab5f81d0 <e249> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab60e200 <e599> {c7af}  _sequent__TOP__1
    1:2:2:2:3: ASSIGN 0xaaaaab601490 <e605> {c10ap} @dt=0xaaaaab5ecc80@(G/w2)
    1:2:2:2:3:1: COND 0xaaaaab601550 <e264> {c10ar} @dt=0xaaaaab5ecc80@(G/w2)
    1:2:2:2:3:1:1: VARREF 0xaaaaab601610 <e260> {c9an} @dt=0xaaaaab5f5120@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffc00 <e369> {c3al} @dt=0xaaaaab5f5120@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7a90 <e237> {c3al} @dt=0xaaaaab5f5120@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: CONST 0xaaaaab601730 <e261> {c10ar} @dt=0xaaaaab5ecc80@(G/w2)  2'h0
    1:2:2:2:3:1:3: SHIFTL 0xaaaaab601870 <e262> {c12at} @dt=0xaaaaab5ecc80@(G/w2)
    1:2:2:2:3:1:3:1: VARREF 0xaaaaab601930 <e213> {c12ar} @dt=0xaaaaab5ecc80@(G/w2)  Q [RV] <- VARSCOPE 0xaaaaab5ffdc0 <e375> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  TOP->Q -> VAR 0xaaaaab5f81d0 <e249> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:3:2: CONST 0xaaaaab601a50 <e222> {c12aw} @dt=0xaaaaab5f5700@(G/sw32)  32'sh1
    1:2:2:2:3:2: VARREF 0xaaaaab601b90 <e211> {c10an} @dt=0xaaaaab5ecc80@(G/w2)  Q [LV] => VARSCOPE 0xaaaaab5ffdc0 <e375> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  TOP->Q -> VAR 0xaaaaab5f81d0 <e249> {c5aw} @dt=0xaaaaab5ecc80@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab60cbe0 <e615#> {c1ai}  _eval
    1:2:2:2:3: IF 0xaaaaab60fd00 <e672#> {c7am}
    1:2:2:2:3:1: AND 0xaaaaab60fc40 <e673#> {c7ao} @dt=0xaaaaab5f5120@(G/w1)
    1:2:2:2:3:1:1: VARREF 0xaaaaab60f5b0 <e669#> {c7ao} @dt=0xaaaaab5f5120@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffb20 <e366> {c2al} @dt=0xaaaaab5f5120@(G/w1)  TOP->clock -> VAR 0xaaaaab5f76f0 <e232> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: NOT 0xaaaaab60f7f0 <e670#> {c7ao} @dt=0xaaaaab5f5120@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0xaaaaab60f6d0 <e667#> {c7ao} @dt=0xaaaaab5f5120@(G/w1)  __Vclklast__TOP__clock [RV] <- VARSCOPE 0xaaaaab60ef90 <e644#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60ed30 <e641#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2:3:2: CCALL 0xaaaaab60e390 <e634#> {c7af} _sequent__TOP__1 => CFUNC 0xaaaaab60e200 <e599> {c7af}  _sequent__TOP__1
    1:2:2:2:4: ASSIGN 0xaaaaab60f4f0 <e660#> {c2al} @dt=0xaaaaab5f5120@(G/w1)
    1:2:2:2:4:1: VARREF 0xaaaaab60f3d0 <e658#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffb20 <e366> {c2al} @dt=0xaaaaab5f5120@(G/w1)  TOP->clock -> VAR 0xaaaaab5f76f0 <e232> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:4:2: VARREF 0xaaaaab60f2b0 <e659#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  __Vclklast__TOP__clock [LV] => VARSCOPE 0xaaaaab60ef90 <e644#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60ed30 <e641#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab60cda0 <e617#> {c1ai}  _eval_initial [SLOW]
    1:2:2:2:3: ASSIGN 0xaaaaab60ddc0 <e652#> {c2al} @dt=0xaaaaab5f5120@(G/w1)
    1:2:2:2:3:1: VARREF 0xaaaaab60f070 <e650#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffb20 <e366> {c2al} @dt=0xaaaaab5f5120@(G/w1)  TOP->clock -> VAR 0xaaaaab5f76f0 <e232> {c2al} @dt=0xaaaaab5f5120@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0xaaaaab60f190 <e651#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  __Vclklast__TOP__clock [LV] => VARSCOPE 0xaaaaab60ef90 <e644#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60ed30 <e641#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab60ea10 <e619#> {c1ai}  _eval_settle [SLOW]
    1:2:2:2: CFUNC 0xaaaaab60eba0 <e621#> {c1ai}  _final [SLOW]
    1:2: VAR 0xaaaaab60ed30 <e641#> {c2al} @dt=0xaaaaab5f5120@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f5120 <e165> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5ecc80 <e181> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f5700 <e217> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f5120 <e165> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ecc80 <e181> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab5f5700 <e217> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e430> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
