PPA Report for ResetDetectorWithEnable_ValidReady.v (Module: ResetDetectorWithEnable_ValidReady)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 10
IO Count: 8
Cell Count: 44

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 775.80 MHz
Reg-to-Reg Critical Path Delay: 1.152 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
