<stg><name>Loop_VITIS_LOOP_709_1_proc</name>


<trans_list>

<trans id="112" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="32">
<![CDATA[
entry:1 %global_count2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="global_count2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:2 %p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:3 %p_read_2 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:4 %p_read_3 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:5 %p_read_4 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:6 %p_read_5 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:7 %p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:8 %p_read_7 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:9 %p_read_8 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:10 %p_read_9 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:11 %p_read_10 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:12 %p_read_11 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:13 %store_ln0 = store i2 0, i2 %global_count2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:14 %store_ln0 = store i4 0, i4 %i1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln709 = br void %for.inc.split.i

]]></Node>
<StgValue><ssdm name="br_ln709"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split.i:0 %i1_load = load i4 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc.split.i:5 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i1_load, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split.i:6 %icmp_ln712 = icmp_ne  i7 %shl_ln, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln712"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:7 %tmp = partselect i128 @llvm.part.select.i128, i128 %p_read_11, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split.i:8 %xor_ln712 = xor i7 %shl_ln, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln712"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split.i:9 %select_ln712 = select i1 %icmp_ln712, i128 %tmp, i128 %p_read_11

]]></Node>
<StgValue><ssdm name="select_ln712"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.split.i:10 %select_ln712_1 = select i1 %icmp_ln712, i7 %xor_ln712, i7 0

]]></Node>
<StgValue><ssdm name="select_ln712_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="7">
<![CDATA[
for.inc.split.i:11 %zext_ln712 = zext i7 %select_ln712_1

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.split.i:12 %lshr_ln712 = lshr i128 %select_ln712, i128 %zext_ln712

]]></Node>
<StgValue><ssdm name="lshr_ln712"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="128">
<![CDATA[
for.inc.split.i:13 %trunc_ln712 = trunc i128 %lshr_ln712

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split.i:14 %select_ln712_2 = select i1 %icmp_ln712, i8 3, i8 255

]]></Node>
<StgValue><ssdm name="select_ln712_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:15 %and_ln712 = and i8 %trunc_ln712, i8 %select_ln712_2

]]></Node>
<StgValue><ssdm name="and_ln712"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:16 %tmp_7 = partselect i128 @llvm.part.select.i128, i128 %p_read_10, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split.i:17 %select_ln713 = select i1 %icmp_ln712, i128 %tmp_7, i128 %p_read_10

]]></Node>
<StgValue><ssdm name="select_ln713"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.split.i:18 %lshr_ln713 = lshr i128 %select_ln713, i128 %zext_ln712

]]></Node>
<StgValue><ssdm name="lshr_ln713"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="128">
<![CDATA[
for.inc.split.i:19 %trunc_ln713 = trunc i128 %lshr_ln713

]]></Node>
<StgValue><ssdm name="trunc_ln713"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:20 %and_ln713 = and i8 %trunc_ln713, i8 %select_ln712_2

]]></Node>
<StgValue><ssdm name="and_ln713"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:21 %tmp_8 = partselect i128 @llvm.part.select.i128, i128 %p_read_9, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split.i:22 %select_ln713_1 = select i1 %icmp_ln712, i128 %tmp_8, i128 %p_read_9

]]></Node>
<StgValue><ssdm name="select_ln713_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.split.i:23 %lshr_ln713_1 = lshr i128 %select_ln713_1, i128 %zext_ln712

]]></Node>
<StgValue><ssdm name="lshr_ln713_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="128">
<![CDATA[
for.inc.split.i:24 %trunc_ln713_1 = trunc i128 %lshr_ln713_1

]]></Node>
<StgValue><ssdm name="trunc_ln713_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:25 %and_ln713_1 = and i8 %trunc_ln713_1, i8 %select_ln712_2

]]></Node>
<StgValue><ssdm name="and_ln713_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:26 %tmp_9 = partselect i128 @llvm.part.select.i128, i128 %p_read_8, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split.i:27 %select_ln713_2 = select i1 %icmp_ln712, i128 %tmp_9, i128 %p_read_8

]]></Node>
<StgValue><ssdm name="select_ln713_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.split.i:28 %lshr_ln713_2 = lshr i128 %select_ln713_2, i128 %zext_ln712

]]></Node>
<StgValue><ssdm name="lshr_ln713_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="128">
<![CDATA[
for.inc.split.i:29 %trunc_ln713_2 = trunc i128 %lshr_ln713_2

]]></Node>
<StgValue><ssdm name="trunc_ln713_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:30 %and_ln713_2 = and i8 %trunc_ln713_2, i8 %select_ln712_2

]]></Node>
<StgValue><ssdm name="and_ln713_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:31 %tmp_10 = partselect i128 @llvm.part.select.i128, i128 %p_read_7, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split.i:32 %select_ln713_3 = select i1 %icmp_ln712, i128 %tmp_10, i128 %p_read_7

]]></Node>
<StgValue><ssdm name="select_ln713_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.split.i:33 %lshr_ln713_3 = lshr i128 %select_ln713_3, i128 %zext_ln712

]]></Node>
<StgValue><ssdm name="lshr_ln713_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="128">
<![CDATA[
for.inc.split.i:34 %trunc_ln713_3 = trunc i128 %lshr_ln713_3

]]></Node>
<StgValue><ssdm name="trunc_ln713_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:35 %and_ln713_3 = and i8 %trunc_ln713_3, i8 %select_ln712_2

]]></Node>
<StgValue><ssdm name="and_ln713_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:36 %tmp_11 = partselect i128 @llvm.part.select.i128, i128 %p_read_6, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split.i:37 %select_ln713_4 = select i1 %icmp_ln712, i128 %tmp_11, i128 %p_read_6

]]></Node>
<StgValue><ssdm name="select_ln713_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.split.i:38 %lshr_ln713_4 = lshr i128 %select_ln713_4, i128 %zext_ln712

]]></Node>
<StgValue><ssdm name="lshr_ln713_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="128">
<![CDATA[
for.inc.split.i:39 %trunc_ln713_4 = trunc i128 %lshr_ln713_4

]]></Node>
<StgValue><ssdm name="trunc_ln713_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:40 %and_ln713_4 = and i8 %trunc_ln713_4, i8 %select_ln712_2

]]></Node>
<StgValue><ssdm name="and_ln713_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:41 %tmp_12 = partselect i128 @llvm.part.select.i128, i128 %p_read_5, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split.i:42 %select_ln714 = select i1 %icmp_ln712, i128 %tmp_12, i128 %p_read_5

]]></Node>
<StgValue><ssdm name="select_ln714"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.split.i:43 %lshr_ln714 = lshr i128 %select_ln714, i128 %zext_ln712

]]></Node>
<StgValue><ssdm name="lshr_ln714"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="128">
<![CDATA[
for.inc.split.i:44 %trunc_ln714 = trunc i128 %lshr_ln714

]]></Node>
<StgValue><ssdm name="trunc_ln714"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:45 %and_ln714 = and i8 %trunc_ln714, i8 %select_ln712_2

]]></Node>
<StgValue><ssdm name="and_ln714"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:46 %tmp_13 = partselect i128 @llvm.part.select.i128, i128 %p_read_4, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split.i:47 %select_ln714_1 = select i1 %icmp_ln712, i128 %tmp_13, i128 %p_read_4

]]></Node>
<StgValue><ssdm name="select_ln714_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.split.i:48 %lshr_ln714_1 = lshr i128 %select_ln714_1, i128 %zext_ln712

]]></Node>
<StgValue><ssdm name="lshr_ln714_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="128">
<![CDATA[
for.inc.split.i:49 %trunc_ln714_1 = trunc i128 %lshr_ln714_1

]]></Node>
<StgValue><ssdm name="trunc_ln714_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:50 %and_ln714_1 = and i8 %trunc_ln714_1, i8 %select_ln712_2

]]></Node>
<StgValue><ssdm name="and_ln714_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:51 %tmp_14 = partselect i128 @llvm.part.select.i128, i128 %p_read_3, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split.i:52 %select_ln714_2 = select i1 %icmp_ln712, i128 %tmp_14, i128 %p_read_3

]]></Node>
<StgValue><ssdm name="select_ln714_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.split.i:53 %lshr_ln714_2 = lshr i128 %select_ln714_2, i128 %zext_ln712

]]></Node>
<StgValue><ssdm name="lshr_ln714_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="128">
<![CDATA[
for.inc.split.i:54 %trunc_ln714_2 = trunc i128 %lshr_ln714_2

]]></Node>
<StgValue><ssdm name="trunc_ln714_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:55 %and_ln714_2 = and i8 %trunc_ln714_2, i8 %select_ln712_2

]]></Node>
<StgValue><ssdm name="and_ln714_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:56 %tmp_15 = partselect i128 @llvm.part.select.i128, i128 %p_read_2, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split.i:57 %select_ln714_3 = select i1 %icmp_ln712, i128 %tmp_15, i128 %p_read_2

]]></Node>
<StgValue><ssdm name="select_ln714_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.split.i:58 %lshr_ln714_3 = lshr i128 %select_ln714_3, i128 %zext_ln712

]]></Node>
<StgValue><ssdm name="lshr_ln714_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="128">
<![CDATA[
for.inc.split.i:59 %trunc_ln714_3 = trunc i128 %lshr_ln714_3

]]></Node>
<StgValue><ssdm name="trunc_ln714_3"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:60 %and_ln714_3 = and i8 %trunc_ln714_3, i8 %select_ln712_2

]]></Node>
<StgValue><ssdm name="and_ln714_3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split.i:61 %tmp_16 = partselect i128 @llvm.part.select.i128, i128 %p_read_1, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split.i:62 %select_ln714_4 = select i1 %icmp_ln712, i128 %tmp_16, i128 %p_read_1

]]></Node>
<StgValue><ssdm name="select_ln714_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.split.i:63 %lshr_ln714_4 = lshr i128 %select_ln714_4, i128 %zext_ln712

]]></Node>
<StgValue><ssdm name="lshr_ln714_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="128">
<![CDATA[
for.inc.split.i:64 %trunc_ln714_4 = trunc i128 %lshr_ln714_4

]]></Node>
<StgValue><ssdm name="trunc_ln714_4"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split.i:65 %and_ln714_4 = and i8 %trunc_ln714_4, i8 %select_ln712_2

]]></Node>
<StgValue><ssdm name="and_ln714_4"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split.i:68 %i = add i4 %i1_load, i4 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split.i:69 %icmp_ln709 = icmp_eq  i4 %i1_load, i4 11

]]></Node>
<StgValue><ssdm name="icmp_ln709"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:71 %store_ln709 = store i4 %i, i4 %i1

]]></Node>
<StgValue><ssdm name="store_ln709"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.i:72 %br_ln709 = br i1 %icmp_ln709, void %for.inc.split.i, void %Loop_VITIS_LOOP_709_1_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln709"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="91" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.inc.split.i:66 %trunc_ln712_1_i = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4

]]></Node>
<StgValue><ssdm name="trunc_ln712_1_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="92" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.inc.split.i:66 %trunc_ln712_1_i = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4

]]></Node>
<StgValue><ssdm name="trunc_ln712_1_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="93" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.inc.split.i:66 %trunc_ln712_1_i = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4

]]></Node>
<StgValue><ssdm name="trunc_ln712_1_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="94" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.inc.split.i:66 %trunc_ln712_1_i = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4

]]></Node>
<StgValue><ssdm name="trunc_ln712_1_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc.split.i:1 %global_count2_load = load i2 %global_count2

]]></Node>
<StgValue><ssdm name="global_count2_load"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:2 %specpipeline_ln708 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln708"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split.i:3 %speclooptripcount_ln708 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln708"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:4 %specloopname_ln709 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln709"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
for.inc.split.i:66 %trunc_ln712_1_i = call i2 @after_neighbohood, i8 %and_ln712, i8 %and_ln713, i8 %and_ln713_1, i8 %and_ln713_2, i8 %and_ln713_3, i8 %and_ln713_4, i8 %and_ln714, i8 %and_ln714_1, i8 %and_ln714_2, i8 %and_ln714_3, i8 %and_ln714_4

]]></Node>
<StgValue><ssdm name="trunc_ln712_1_i"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.split.i:67 %global_count = add i2 %trunc_ln712_1_i, i2 %global_count2_load

]]></Node>
<StgValue><ssdm name="global_count"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:70 %store_ln712 = store i2 %global_count, i2 %global_count2

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln709" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="2">
<![CDATA[
Loop_VITIS_LOOP_709_1_proc.exit:0 %ret_ln708 = ret i2 %global_count

]]></Node>
<StgValue><ssdm name="ret_ln708"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
