digraph "CFG for '_Z11toGrayScalePhS_iii' function" {
	label="CFG for '_Z11toGrayScalePhS_iii' function";

	Node0x459b610 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %22 = add i32 %20, %21\l  %23 = icmp slt i32 %22, %3\l  %24 = icmp slt i32 %14, %2\l  %25 = select i1 %23, i1 %24, i1 false\l  br i1 %25, label %26, label %48\l|{<s0>T|<s1>F}}"];
	Node0x459b610:s0 -> Node0x459f080;
	Node0x459b610:s1 -> Node0x459f110;
	Node0x459f080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%26:\l26:                                               \l  %27 = mul nsw i32 %22, %2\l  %28 = add nsw i32 %27, %14\l  %29 = mul nsw i32 %28, %4\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %30\l  %32 = sext i32 %28 to i64\l  %33 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %32\l  %34 = load i8, i8 addrspace(1)* %31, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %35 = uitofp i8 %34 to float\l  %36 = fmul contract float %35, 0x3FBD2F1AA0000000\l  %37 = getelementptr inbounds i8, i8 addrspace(1)* %31, i64 1\l  %38 = load i8, i8 addrspace(1)* %37, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %39 = uitofp i8 %38 to float\l  %40 = fmul contract float %39, 0x3FE2C8B440000000\l  %41 = fadd contract float %36, %40\l  %42 = getelementptr inbounds i8, i8 addrspace(1)* %31, i64 2\l  %43 = load i8, i8 addrspace(1)* %42, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %44 = uitofp i8 %43 to float\l  %45 = fmul contract float %44, 0x3FD322D0E0000000\l  %46 = fadd contract float %41, %45\l  %47 = fptoui float %46 to i8\l  store i8 %47, i8 addrspace(1)* %33, align 1, !tbaa !7\l  br label %48\l}"];
	Node0x459f080 -> Node0x459f110;
	Node0x459f110 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  ret void\l}"];
}
