<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>E:\repos\ECEN5863_HW\HW7\HW7P3\HW7P3\synthesis\synlog\skewCounter_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>DFF_0_1|q_inferred_clock</data>
<data>100.0 MHz</data>
<data>290.8 MHz</data>
<data>6.561</data>
</row>
<row>
<data>DFF_0_2|q_inferred_clock</data>
<data>100.0 MHz</data>
<data>290.8 MHz</data>
<data>6.561</data>
</row>
<row>
<data>DFF_0_3|q_inferred_clock</data>
<data>100.0 MHz</data>
<data>290.8 MHz</data>
<data>6.561</data>
</row>
<row>
<data>skewCounter|clk</data>
<data>100.0 MHz</data>
<data>104.5 MHz</data>
<data>0.428</data>
</row>
</report_table>
