// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/21/2025 18:27:17"

// 
// Device: Altera EP4CE55F23A7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	done,
	SRAM_A_L0,
	SRAM_D_L0,
	SRAM_Q_L0,
	SRAM_ceb_L0,
	SRAM_web_L0,
	SRAM_A_L1,
	SRAM_D_L1,
	SRAM_Q_L1,
	SRAM_ceb_L1,
	SRAM_web_L1,
	ROM_A_IMG,
	ROM_rd_IMG,
	ROM_Q_IMG);
input 	clk;
input 	rst;
output 	done;
output 	[11:0] SRAM_A_L0;
output 	[15:0] SRAM_D_L0;
input 	[15:0] SRAM_Q_L0;
output 	SRAM_ceb_L0;
output 	SRAM_web_L0;
output 	[11:0] SRAM_A_L1;
output 	[15:0] SRAM_D_L1;
input 	[15:0] SRAM_Q_L1;
output 	SRAM_ceb_L1;
output 	SRAM_web_L1;
output 	[11:0] ROM_A_IMG;
output 	ROM_rd_IMG;
input 	[15:0] ROM_Q_IMG;

// Design Ports Information
// done	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[0]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[1]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[2]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[3]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[4]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[5]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[6]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[7]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[8]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[9]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[10]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[11]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[0]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[1]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[2]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[3]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[4]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[5]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[6]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[7]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[8]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[9]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[10]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[12]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[13]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[14]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[15]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L0	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L0	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[0]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[1]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[2]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[3]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[4]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[5]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[6]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[7]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[8]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[9]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[10]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[11]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[0]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[1]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[3]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[4]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[5]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[7]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[8]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[9]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[10]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[11]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[12]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[13]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[14]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[15]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L1	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L1	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[0]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[1]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[2]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[3]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[4]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[5]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[7]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[8]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[9]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[10]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[11]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_rd_IMG	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[4]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[15]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[15]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[15]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[14]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[14]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[14]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[13]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[13]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[13]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[12]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[12]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[12]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[11]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[11]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[11]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[10]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[10]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[10]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[9]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[9]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[9]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[8]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[8]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[8]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[7]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[7]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[6]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[5]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[5]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[5]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[3]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[3]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[2]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[2]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[2]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[1]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[1]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[0]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \Master_0|Mult0|auto_generated|mac_out2~0 ;
wire \Master_0|Mult0|auto_generated|mac_out2~1 ;
wire \Master_0|Mult0|auto_generated|mac_out2~2 ;
wire \Master_0|Mult0|auto_generated|mac_out2~3 ;
wire \Master_0|Mult0|auto_generated|mac_out2~4 ;
wire \Master_0|Mult0|auto_generated|mac_out2~5 ;
wire \Master_0|Mult0|auto_generated|mac_out2~6 ;
wire \Master_0|Mult0|auto_generated|mac_out2~7 ;
wire \Master_0|Mult0|auto_generated|mac_out2~8 ;
wire \Master_0|Mult0|auto_generated|mac_out2~9 ;
wire \Master_0|Mult0|auto_generated|mac_out2~10 ;
wire \Master_0|Mult0|auto_generated|mac_out2~11 ;
wire \Master_0|Mult0|auto_generated|mac_out2~12 ;
wire \Master_0|Mult0|auto_generated|mac_out2~13 ;
wire \done~output_o ;
wire \SRAM_A_L0[0]~output_o ;
wire \SRAM_A_L0[1]~output_o ;
wire \SRAM_A_L0[2]~output_o ;
wire \SRAM_A_L0[3]~output_o ;
wire \SRAM_A_L0[4]~output_o ;
wire \SRAM_A_L0[5]~output_o ;
wire \SRAM_A_L0[6]~output_o ;
wire \SRAM_A_L0[7]~output_o ;
wire \SRAM_A_L0[8]~output_o ;
wire \SRAM_A_L0[9]~output_o ;
wire \SRAM_A_L0[10]~output_o ;
wire \SRAM_A_L0[11]~output_o ;
wire \SRAM_D_L0[0]~output_o ;
wire \SRAM_D_L0[1]~output_o ;
wire \SRAM_D_L0[2]~output_o ;
wire \SRAM_D_L0[3]~output_o ;
wire \SRAM_D_L0[4]~output_o ;
wire \SRAM_D_L0[5]~output_o ;
wire \SRAM_D_L0[6]~output_o ;
wire \SRAM_D_L0[7]~output_o ;
wire \SRAM_D_L0[8]~output_o ;
wire \SRAM_D_L0[9]~output_o ;
wire \SRAM_D_L0[10]~output_o ;
wire \SRAM_D_L0[11]~output_o ;
wire \SRAM_D_L0[12]~output_o ;
wire \SRAM_D_L0[13]~output_o ;
wire \SRAM_D_L0[14]~output_o ;
wire \SRAM_D_L0[15]~output_o ;
wire \SRAM_ceb_L0~output_o ;
wire \SRAM_web_L0~output_o ;
wire \SRAM_A_L1[0]~output_o ;
wire \SRAM_A_L1[1]~output_o ;
wire \SRAM_A_L1[2]~output_o ;
wire \SRAM_A_L1[3]~output_o ;
wire \SRAM_A_L1[4]~output_o ;
wire \SRAM_A_L1[5]~output_o ;
wire \SRAM_A_L1[6]~output_o ;
wire \SRAM_A_L1[7]~output_o ;
wire \SRAM_A_L1[8]~output_o ;
wire \SRAM_A_L1[9]~output_o ;
wire \SRAM_A_L1[10]~output_o ;
wire \SRAM_A_L1[11]~output_o ;
wire \SRAM_D_L1[0]~output_o ;
wire \SRAM_D_L1[1]~output_o ;
wire \SRAM_D_L1[2]~output_o ;
wire \SRAM_D_L1[3]~output_o ;
wire \SRAM_D_L1[4]~output_o ;
wire \SRAM_D_L1[5]~output_o ;
wire \SRAM_D_L1[6]~output_o ;
wire \SRAM_D_L1[7]~output_o ;
wire \SRAM_D_L1[8]~output_o ;
wire \SRAM_D_L1[9]~output_o ;
wire \SRAM_D_L1[10]~output_o ;
wire \SRAM_D_L1[11]~output_o ;
wire \SRAM_D_L1[12]~output_o ;
wire \SRAM_D_L1[13]~output_o ;
wire \SRAM_D_L1[14]~output_o ;
wire \SRAM_D_L1[15]~output_o ;
wire \SRAM_ceb_L1~output_o ;
wire \SRAM_web_L1~output_o ;
wire \ROM_A_IMG[0]~output_o ;
wire \ROM_A_IMG[1]~output_o ;
wire \ROM_A_IMG[2]~output_o ;
wire \ROM_A_IMG[3]~output_o ;
wire \ROM_A_IMG[4]~output_o ;
wire \ROM_A_IMG[5]~output_o ;
wire \ROM_A_IMG[6]~output_o ;
wire \ROM_A_IMG[7]~output_o ;
wire \ROM_A_IMG[8]~output_o ;
wire \ROM_A_IMG[9]~output_o ;
wire \ROM_A_IMG[10]~output_o ;
wire \ROM_A_IMG[11]~output_o ;
wire \ROM_rd_IMG~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \Slave_2|state.WRITE~q ;
wire \Slave_1|state.WRITE~q ;
wire \Master_0|Add5~0_combout ;
wire \Master_0|ID_M[1]~0_combout ;
wire \Slave_0|state.READ~q ;
wire \Slave_0|Selector0~0_combout ;
wire \Slave_0|state.IDLE~q ;
wire \Slave_0|next_state.HANDSHAKE~0_combout ;
wire \Slave_0|state.HANDSHAKE~q ;
wire \u_BUS|Mux0~10_combout ;
wire \Master_0|nextstate.POOL1~0_combout ;
wire \Master_0|state.POOL1~q ;
wire \Master_0|state.POOL2~q ;
wire \Master_0|state.POOL3~q ;
wire \Master_0|state.POOL4~q ;
wire \Master_0|WideNor4~0_combout ;
wire \Master_0|WideOr17~combout ;
wire \u_BUS|Mux1~2_combout ;
wire \Master_0|nextstate.WRITE_L0~0_combout ;
wire \Master_0|state.WRITE_L0~q ;
wire \Master_0|Add5~1 ;
wire \Master_0|Add5~3 ;
wire \Master_0|Add5~5 ;
wire \Master_0|Add5~6_combout ;
wire \Master_0|Selector34~0_combout ;
wire \Master_0|Selector34~1_combout ;
wire \Master_0|WideNor7~combout ;
wire \Master_0|Add5~7 ;
wire \Master_0|Add5~8_combout ;
wire \Master_0|Add2~0_combout ;
wire \Master_0|Selector33~0_combout ;
wire \Master_0|Add5~9 ;
wire \Master_0|Add5~10_combout ;
wire \Master_0|Selector32~0_combout ;
wire \Master_0|Selector32~1_combout ;
wire \Master_0|pos[1]~3_combout ;
wire \Master_0|Add5~2_combout ;
wire \Master_0|Selector36~0_combout ;
wire \Master_0|Selector35~0_combout ;
wire \Master_0|Add5~4_combout ;
wire \Master_0|Selector35~1_combout ;
wire \Master_0|Equal0~2_combout ;
wire \Master_0|Equal0~3_combout ;
wire \Master_0|Add4~0_combout ;
wire \Master_0|pos[6]~0_combout ;
wire \Master_0|pos[6]~4_combout ;
wire \Master_0|Equal0~4_combout ;
wire \Master_0|pos[7]~2_combout ;
wire \Master_0|Add4~1 ;
wire \Master_0|Add4~2_combout ;
wire \Master_0|Selector30~0_combout ;
wire \Master_0|pos[7]~1_combout ;
wire \Master_0|Add4~3 ;
wire \Master_0|Add4~4_combout ;
wire \Master_0|Selector29~0_combout ;
wire \Master_0|Selector29~1_combout ;
wire \Master_0|Add4~5 ;
wire \Master_0|Add4~6_combout ;
wire \Master_0|Selector28~0_combout ;
wire \Master_0|Selector28~1_combout ;
wire \Master_0|Add4~7 ;
wire \Master_0|Add4~8_combout ;
wire \Master_0|Add3~0_combout ;
wire \Master_0|Selector27~0_combout ;
wire \Master_0|Equal0~0_combout ;
wire \Master_0|Add4~9 ;
wire \Master_0|Add4~10_combout ;
wire \Master_0|Selector26~0_combout ;
wire \Master_0|Selector26~1_combout ;
wire \Master_0|Equal0~1_combout ;
wire \Master_0|Equal1~0_combout ;
wire \Master_0|Selector11~0_combout ;
wire \Master_0|state.IDLE2~q ;
wire \Master_0|Selector12~0_combout ;
wire \Master_0|state.WAIT_POOL1~q ;
wire \Master_0|state.START~0_combout ;
wire \Master_0|state.START~q ;
wire \Master_0|Selector0~0_combout ;
wire \Master_0|state.IDLE1~q ;
wire \Master_0|Selector1~0_combout ;
wire \Master_0|state.WAIT1~q ;
wire \Master_0|nextstate.CONV1~0_combout ;
wire \Master_0|state.CONV1~q ;
wire \Master_0|Selector2~0_combout ;
wire \Master_0|state.WAIT2~q ;
wire \Master_0|nextstate.CONV2~0_combout ;
wire \Master_0|state.CONV2~q ;
wire \Master_0|Selector3~0_combout ;
wire \Master_0|state.WAIT3~q ;
wire \Master_0|nextstate.CONV3~0_combout ;
wire \Master_0|state.CONV3~q ;
wire \Master_0|Selector4~0_combout ;
wire \Master_0|state.WAIT4~q ;
wire \Master_0|nextstate.CONV4~0_combout ;
wire \Master_0|state.CONV4~q ;
wire \Master_0|Selector5~0_combout ;
wire \Master_0|state.WAIT5~q ;
wire \Master_0|nextstate.CONV5~0_combout ;
wire \Master_0|state.CONV5~q ;
wire \Master_0|Selector6~0_combout ;
wire \Master_0|state.WAIT6~q ;
wire \Master_0|nextstate.CONV6~0_combout ;
wire \Master_0|state.CONV6~q ;
wire \Master_0|Selector7~0_combout ;
wire \Master_0|state.WAIT7~q ;
wire \Master_0|nextstate.CONV7~0_combout ;
wire \Master_0|state.CONV7~q ;
wire \Master_0|Selector8~0_combout ;
wire \Master_0|state.WAIT8~q ;
wire \Master_0|WideNor5~1_combout ;
wire \Master_0|WideNor5~0_combout ;
wire \Master_0|nextstate.CONV8~0_combout ;
wire \Master_0|state.CONV8~q ;
wire \Master_0|Selector9~0_combout ;
wire \Master_0|state.WAIT9~q ;
wire \Master_0|WideNor5~2_combout ;
wire \Slave_1|next_state.HANDSHAKE_READ~0_combout ;
wire \Slave_1|state.HANDSHAKE_READ~q ;
wire \Slave_1|state.READ1~feeder_combout ;
wire \Slave_1|state.READ1~q ;
wire \Slave_1|state.READ2~q ;
wire \Slave_1|state.READ3~q ;
wire \Slave_1|state.READ4~q ;
wire \Slave_1|Selector0~0_combout ;
wire \Slave_1|Selector0~1_combout ;
wire \Slave_1|state.IDLE~q ;
wire \Slave_1|next_state.HANDSHAKE_WRITE~0_combout ;
wire \Slave_1|state.HANDSHAKE_WRITE~q ;
wire \Master_0|nextstate.CONV9~0_combout ;
wire \Master_0|state.CONV9~q ;
wire \Master_0|state.RELU~q ;
wire \Master_0|Selector10~0_combout ;
wire \Master_0|state.WAIT_WRITE0~q ;
wire \Master_0|WideNor6~combout ;
wire \u_BUS|Decoder0~2_combout ;
wire \Slave_2|Selector0~0_combout ;
wire \Slave_2|state.IDLE~q ;
wire \Slave_2|next_state.HANDSHAKE_WRITE~0_combout ;
wire \Slave_2|state.HANDSHAKE_WRITE~q ;
wire \Master_0|Selector13~0_combout ;
wire \Master_0|state.WAIT_WRITE1~q ;
wire \Master_0|nextstate.WRITE_L1~0_combout ;
wire \Master_0|state.WRITE_L1~q ;
wire \Master_0|nextstate.DONE~0_combout ;
wire \Master_0|state.DONE~q ;
wire \Slave_1|SRAM_A~16_combout ;
wire \Slave_1|Add0~1_combout ;
wire \Slave_1|Add0~0_combout ;
wire \Slave_1|SRAM_A[0]~17_combout ;
wire \Master_0|Selector122~0_combout ;
wire \Master_0|WideNor0~0_combout ;
wire \Master_0|Selector25~0_combout ;
wire \Master_0|WideNor0~combout ;
wire \Master_0|LessThan1~0_combout ;
wire \Master_0|iaddr[1]~1_combout ;
wire \Master_0|Selector25~2_combout ;
wire \Master_0|Selector25~3_combout ;
wire \Master_0|iaddr[1]~0_combout ;
wire \Master_0|Selector25~1_combout ;
wire \Master_0|Selector25~4_combout ;
wire \Master_0|Selector133~0_combout ;
wire \Master_0|max_count[0]~12_combout ;
wire \Master_0|Selector133~1_combout ;
wire \Slave_1|SRAM_A[11]~41_combout ;
wire \Slave_1|WideNor0~0_combout ;
wire \Slave_1|Add0~2_combout ;
wire \Slave_1|SRAM_A[0]~18 ;
wire \Slave_1|SRAM_A[1]~19_combout ;
wire \Master_0|max_count[0]~13 ;
wire \Master_0|max_count[1]~14_combout ;
wire \Master_0|Selector24~0_combout ;
wire \Master_0|Selector24~1_combout ;
wire \Master_0|Add1~0_combout ;
wire \Master_0|Selector24~2_combout ;
wire \Master_0|Selector132~0_combout ;
wire \Master_0|Selector132~1_combout ;
wire \Slave_1|Add0~3_combout ;
wire \Slave_1|SRAM_A[1]~20 ;
wire \Slave_1|SRAM_A[2]~21_combout ;
wire \Master_0|max_count[1]~15 ;
wire \Master_0|max_count[2]~16_combout ;
wire \Master_0|Add1~1 ;
wire \Master_0|Add1~2_combout ;
wire \Master_0|Selector23~0_combout ;
wire \Master_0|Selector23~1_combout ;
wire \Master_0|Selector131~0_combout ;
wire \Master_0|Selector131~1_combout ;
wire \Slave_1|Add0~4_combout ;
wire \Slave_1|SRAM_A[2]~22 ;
wire \Slave_1|SRAM_A[3]~23_combout ;
wire \Master_0|max_count[2]~17 ;
wire \Master_0|max_count[3]~18_combout ;
wire \Master_0|Selector22~0_combout ;
wire \Master_0|Add1~3 ;
wire \Master_0|Add1~4_combout ;
wire \Master_0|Selector22~1_combout ;
wire \Master_0|Selector130~0_combout ;
wire \Master_0|Selector130~1_combout ;
wire \Slave_1|Add0~5_combout ;
wire \Slave_1|SRAM_A[3]~24 ;
wire \Slave_1|SRAM_A[4]~25_combout ;
wire \Master_0|Selector21~0_combout ;
wire \Master_0|Add1~5 ;
wire \Master_0|Add1~6_combout ;
wire \Master_0|Selector21~1_combout ;
wire \Master_0|Selector129~0_combout ;
wire \Master_0|max_count[3]~19 ;
wire \Master_0|max_count[4]~20_combout ;
wire \Master_0|Selector129~1_combout ;
wire \Slave_1|Add0~6_combout ;
wire \Slave_1|SRAM_A[4]~26 ;
wire \Slave_1|SRAM_A[5]~27_combout ;
wire \Master_0|max_count[4]~21 ;
wire \Master_0|max_count[5]~22_combout ;
wire \Master_0|Selector20~0_combout ;
wire \Master_0|Add1~7 ;
wire \Master_0|Add1~8_combout ;
wire \Master_0|Selector20~1_combout ;
wire \Master_0|Selector128~0_combout ;
wire \Master_0|Selector128~1_combout ;
wire \Slave_1|Add0~7_combout ;
wire \Slave_1|SRAM_A[5]~28 ;
wire \Slave_1|SRAM_A[6]~29_combout ;
wire \Master_0|max_count[5]~23 ;
wire \Master_0|max_count[6]~24_combout ;
wire \Master_0|iaddr[8]~2_combout ;
wire \Master_0|LessThan0~0_combout ;
wire \Master_0|Selector19~2_combout ;
wire \Master_0|Selector19~3_combout ;
wire \Master_0|Selector19~4_combout ;
wire \Master_0|Selector19~5_combout ;
wire \Master_0|Selector127~0_combout ;
wire \Master_0|Selector127~1_combout ;
wire \Slave_1|SRAM_A[6]~30 ;
wire \Slave_1|SRAM_A[7]~31_combout ;
wire \Master_0|Add0~0_combout ;
wire \Master_0|Selector18~1_combout ;
wire \Master_0|Selector18~0_combout ;
wire \Master_0|Selector18~2_combout ;
wire \Master_0|Selector126~0_combout ;
wire \Master_0|max_count[6]~25 ;
wire \Master_0|max_count[7]~26_combout ;
wire \Master_0|Selector126~1_combout ;
wire \Slave_1|SRAM_A[7]~32 ;
wire \Slave_1|SRAM_A[8]~33_combout ;
wire \Master_0|max_count[7]~27 ;
wire \Master_0|max_count[8]~28_combout ;
wire \Master_0|Selector17~0_combout ;
wire \Master_0|Add0~1 ;
wire \Master_0|Add0~2_combout ;
wire \Master_0|Selector17~1_combout ;
wire \Master_0|Selector125~0_combout ;
wire \Master_0|Selector125~1_combout ;
wire \Slave_1|SRAM_A[8]~34 ;
wire \Slave_1|SRAM_A[9]~35_combout ;
wire \Master_0|Add0~3 ;
wire \Master_0|Add0~4_combout ;
wire \Master_0|Selector16~0_combout ;
wire \Master_0|Selector16~1_combout ;
wire \Master_0|Selector124~0_combout ;
wire \Master_0|max_count[8]~29 ;
wire \Master_0|max_count[9]~30_combout ;
wire \Master_0|Selector124~1_combout ;
wire \Slave_1|SRAM_A[9]~36 ;
wire \Slave_1|SRAM_A[10]~37_combout ;
wire \Master_0|max_count[9]~31 ;
wire \Master_0|max_count[10]~32_combout ;
wire \Master_0|Add0~5 ;
wire \Master_0|Add0~6_combout ;
wire \Master_0|Selector15~0_combout ;
wire \Master_0|Selector15~1_combout ;
wire \Master_0|Selector123~0_combout ;
wire \Master_0|Selector123~1_combout ;
wire \Slave_1|SRAM_A[10]~38 ;
wire \Slave_1|SRAM_A[11]~39_combout ;
wire \Master_0|Selector14~0_combout ;
wire \Master_0|Add0~7 ;
wire \Master_0|Add0~8_combout ;
wire \Master_0|Selector14~1_combout ;
wire \Master_0|Selector122~1_combout ;
wire \Master_0|max_count[10]~33 ;
wire \Master_0|max_count[11]~34_combout ;
wire \Master_0|Selector122~2_combout ;
wire \SRAM_Q_L1[0]~input_o ;
wire \ROM_Q_IMG[0]~input_o ;
wire \SRAM_Q_L0[0]~input_o ;
wire \u_BUS|Mux17~2_combout ;
wire \u_BUS|Mux17~0_combout ;
wire \u_BUS|Mux17~1_combout ;
wire \u_BUS|Mux17~3_combout ;
wire \SRAM_Q_L1[1]~input_o ;
wire \SRAM_Q_L0[1]~input_o ;
wire \ROM_Q_IMG[1]~input_o ;
wire \u_BUS|Mux16~0_combout ;
wire \u_BUS|Mux16~1_combout ;
wire \SRAM_Q_L1[2]~input_o ;
wire \ROM_Q_IMG[2]~input_o ;
wire \SRAM_Q_L0[2]~input_o ;
wire \u_BUS|Mux15~0_combout ;
wire \u_BUS|Mux15~1_combout ;
wire \SRAM_Q_L1[3]~input_o ;
wire \ROM_Q_IMG[3]~input_o ;
wire \SRAM_Q_L0[3]~input_o ;
wire \u_BUS|Mux14~0_combout ;
wire \u_BUS|Mux14~1_combout ;
wire \SRAM_Q_L1[4]~input_o ;
wire \ROM_Q_IMG[4]~input_o ;
wire \SRAM_Q_L0[4]~input_o ;
wire \u_BUS|Mux13~0_combout ;
wire \u_BUS|Mux13~1_combout ;
wire \SRAM_Q_L1[5]~input_o ;
wire \SRAM_Q_L0[5]~input_o ;
wire \ROM_Q_IMG[5]~input_o ;
wire \u_BUS|Mux12~0_combout ;
wire \u_BUS|Mux12~1_combout ;
wire \SRAM_Q_L1[6]~input_o ;
wire \SRAM_Q_L0[6]~input_o ;
wire \ROM_Q_IMG[6]~input_o ;
wire \u_BUS|Mux11~0_combout ;
wire \u_BUS|Mux11~1_combout ;
wire \SRAM_Q_L1[7]~input_o ;
wire \ROM_Q_IMG[7]~input_o ;
wire \SRAM_Q_L0[7]~input_o ;
wire \u_BUS|Mux10~0_combout ;
wire \u_BUS|Mux10~1_combout ;
wire \SRAM_Q_L1[8]~input_o ;
wire \ROM_Q_IMG[8]~input_o ;
wire \SRAM_Q_L0[8]~input_o ;
wire \u_BUS|Mux9~0_combout ;
wire \u_BUS|Mux9~1_combout ;
wire \SRAM_Q_L0[9]~input_o ;
wire \ROM_Q_IMG[9]~input_o ;
wire \u_BUS|Mux8~0_combout ;
wire \SRAM_Q_L1[9]~input_o ;
wire \u_BUS|Mux8~1_combout ;
wire \SRAM_Q_L1[10]~input_o ;
wire \SRAM_Q_L0[10]~input_o ;
wire \ROM_Q_IMG[10]~input_o ;
wire \u_BUS|Mux7~0_combout ;
wire \u_BUS|Mux7~1_combout ;
wire \SRAM_Q_L1[11]~input_o ;
wire \SRAM_Q_L0[11]~input_o ;
wire \ROM_Q_IMG[11]~input_o ;
wire \u_BUS|Mux6~0_combout ;
wire \u_BUS|Mux6~1_combout ;
wire \SRAM_Q_L1[12]~input_o ;
wire \ROM_Q_IMG[12]~input_o ;
wire \SRAM_Q_L0[12]~input_o ;
wire \u_BUS|Mux5~0_combout ;
wire \u_BUS|Mux5~1_combout ;
wire \SRAM_Q_L1[13]~input_o ;
wire \ROM_Q_IMG[13]~input_o ;
wire \SRAM_Q_L0[13]~input_o ;
wire \u_BUS|Mux4~0_combout ;
wire \u_BUS|Mux4~1_combout ;
wire \ROM_Q_IMG[14]~input_o ;
wire \SRAM_Q_L0[14]~input_o ;
wire \u_BUS|Mux3~0_combout ;
wire \SRAM_Q_L1[14]~input_o ;
wire \u_BUS|Mux3~1_combout ;
wire \ROM_Q_IMG[15]~input_o ;
wire \SRAM_Q_L0[15]~input_o ;
wire \u_BUS|Mux2~0_combout ;
wire \SRAM_Q_L1[15]~input_o ;
wire \u_BUS|Mux2~1_combout ;
wire \Master_0|Selector89~0_combout ;
wire \Master_0|WideNor2~0_combout ;
wire \Master_0|WideNor2~combout ;
wire \Master_0|Selector88~0_combout ;
wire \Master_0|WideNor1~0_combout ;
wire \Master_0|Selector74~0_combout ;
wire \Master_0|Mult0|auto_generated|mac_mult1~dataout ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~0 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~1 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~2 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~3 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~4 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~5 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~6 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~7 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~8 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~9 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~10 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~11 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~12 ;
wire \Master_0|Mult0|auto_generated|mac_mult1~13 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Master_0|product_sum[9]~0_combout ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Master_0|Mult0|auto_generated|mac_out2~dataout ;
wire \Master_0|Add7~0_combout ;
wire \Master_0|Selector73~0_combout ;
wire \Master_0|Selector38~0_combout ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Master_0|Add6~1 ;
wire \Master_0|Add6~3 ;
wire \Master_0|Add6~5 ;
wire \Master_0|Add6~7 ;
wire \Master_0|Add6~9 ;
wire \Master_0|Add6~11 ;
wire \Master_0|Add6~13 ;
wire \Master_0|Add6~15 ;
wire \Master_0|Add6~17 ;
wire \Master_0|Add6~19 ;
wire \Master_0|Add6~21 ;
wire \Master_0|Add6~23 ;
wire \Master_0|Add6~25 ;
wire \Master_0|Add6~27 ;
wire \Master_0|Add6~29 ;
wire \Master_0|Add6~31 ;
wire \Master_0|Add6~32_combout ;
wire \Master_0|Selector38~1_combout ;
wire \Master_0|Add6~26_combout ;
wire \Master_0|Add6~24_combout ;
wire \Master_0|Add6~22_combout ;
wire \Master_0|Add6~20_combout ;
wire \Master_0|Add6~18_combout ;
wire \Master_0|Add6~16_combout ;
wire \Master_0|Add6~14_combout ;
wire \Master_0|Add6~12_combout ;
wire \Master_0|Add6~10_combout ;
wire \Master_0|Add6~8_combout ;
wire \Master_0|Add6~4_combout ;
wire \Master_0|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Master_0|Add7~9 ;
wire \Master_0|Add7~10_combout ;
wire \Master_0|Selector68~0_combout ;
wire \Master_0|Add7~11 ;
wire \Master_0|Add7~12_combout ;
wire \Master_0|Add6~0_combout ;
wire \Master_0|Selector67~0_combout ;
wire \Master_0|Add7~13 ;
wire \Master_0|Add7~14_combout ;
wire \Master_0|Add6~2_combout ;
wire \Master_0|Selector66~0_combout ;
wire \Master_0|Add7~15 ;
wire \Master_0|Add7~16_combout ;
wire \Master_0|Selector65~0_combout ;
wire \Master_0|Add7~17 ;
wire \Master_0|Add7~18_combout ;
wire \Master_0|Add6~6_combout ;
wire \Master_0|Selector64~0_combout ;
wire \Master_0|Add7~19 ;
wire \Master_0|Add7~20_combout ;
wire \Master_0|Selector63~0_combout ;
wire \Master_0|Add7~21 ;
wire \Master_0|Add7~22_combout ;
wire \Master_0|Selector62~0_combout ;
wire \Master_0|Add7~23 ;
wire \Master_0|Add7~24_combout ;
wire \Master_0|Selector61~0_combout ;
wire \Master_0|Add7~25 ;
wire \Master_0|Add7~26_combout ;
wire \Master_0|Selector60~0_combout ;
wire \Master_0|Add7~27 ;
wire \Master_0|Add7~28_combout ;
wire \Master_0|Selector59~0_combout ;
wire \Master_0|Add7~29 ;
wire \Master_0|Add7~30_combout ;
wire \Master_0|Selector58~0_combout ;
wire \Master_0|Add7~31 ;
wire \Master_0|Add7~32_combout ;
wire \Master_0|Selector57~0_combout ;
wire \Master_0|Add7~33 ;
wire \Master_0|Add7~34_combout ;
wire \Master_0|Selector56~0_combout ;
wire \Master_0|Add7~35 ;
wire \Master_0|Add7~36_combout ;
wire \Master_0|Selector55~0_combout ;
wire \Master_0|Add7~37 ;
wire \Master_0|Add7~38_combout ;
wire \Master_0|Selector54~0_combout ;
wire \Master_0|Add7~39 ;
wire \Master_0|Add7~40_combout ;
wire \Master_0|Add6~28_combout ;
wire \Master_0|Selector53~0_combout ;
wire \Master_0|Add7~41 ;
wire \Master_0|Add7~42_combout ;
wire \Master_0|Add6~30_combout ;
wire \Master_0|Selector52~0_combout ;
wire \Master_0|Add7~43 ;
wire \Master_0|Add7~44_combout ;
wire \Master_0|Selector51~0_combout ;
wire \Master_0|Add7~45 ;
wire \Master_0|Add7~46_combout ;
wire \Master_0|Selector50~0_combout ;
wire \Master_0|Add7~47 ;
wire \Master_0|Add7~48_combout ;
wire \Master_0|Selector49~0_combout ;
wire \Master_0|Add7~49 ;
wire \Master_0|Add7~50_combout ;
wire \Master_0|Selector48~0_combout ;
wire \Master_0|Add7~51 ;
wire \Master_0|Add7~52_combout ;
wire \Master_0|Selector47~2_combout ;
wire \Master_0|Add7~53 ;
wire \Master_0|Add7~54_combout ;
wire \Master_0|Selector46~2_combout ;
wire \Master_0|Add7~55 ;
wire \Master_0|Add7~56_combout ;
wire \Master_0|Selector45~2_combout ;
wire \Master_0|Add7~57 ;
wire \Master_0|Add7~58_combout ;
wire \Master_0|Selector44~2_combout ;
wire \Master_0|Add7~59 ;
wire \Master_0|Add7~60_combout ;
wire \Master_0|Selector43~2_combout ;
wire \Master_0|Add7~61 ;
wire \Master_0|Add7~62_combout ;
wire \Master_0|Selector42~2_combout ;
wire \Master_0|Add7~63 ;
wire \Master_0|Add7~64_combout ;
wire \Master_0|Selector41~2_combout ;
wire \Master_0|Add7~65 ;
wire \Master_0|Add7~66_combout ;
wire \Master_0|Selector40~2_combout ;
wire \Master_0|Add7~67 ;
wire \Master_0|Add7~68_combout ;
wire \Master_0|Selector39~2_combout ;
wire \Master_0|Add7~69 ;
wire \Master_0|Add7~70_combout ;
wire \Master_0|Selector38~2_combout ;
wire \Master_0|product_sum[9]~1_combout ;
wire \Master_0|Add7~1 ;
wire \Master_0|Add7~2_combout ;
wire \Master_0|Selector72~0_combout ;
wire \Master_0|Add7~3 ;
wire \Master_0|Add7~4_combout ;
wire \Master_0|Selector71~0_combout ;
wire \Master_0|Add7~5 ;
wire \Master_0|Add7~6_combout ;
wire \Master_0|Selector70~0_combout ;
wire \Master_0|Add7~7 ;
wire \Master_0|Add7~8_combout ;
wire \Master_0|Selector69~0_combout ;
wire \Master_0|Selector121~0_combout ;
wire \Master_0|Selector120~0_combout ;
wire \Master_0|Selector119~0_combout ;
wire \Master_0|Selector118~0_combout ;
wire \u_BUS|WDATA_S1[4]~0_combout ;
wire \u_BUS|WDATA_S1[5]~1_combout ;
wire \u_BUS|WDATA_S1[6]~2_combout ;
wire \u_BUS|WDATA_S1[7]~3_combout ;
wire \u_BUS|WDATA_S1[8]~4_combout ;
wire \u_BUS|WDATA_S1[9]~5_combout ;
wire \u_BUS|WDATA_S1[10]~6_combout ;
wire \u_BUS|WDATA_S1[11]~7_combout ;
wire \u_BUS|WDATA_S1[12]~8_combout ;
wire \u_BUS|WDATA_S1[13]~9_combout ;
wire \u_BUS|WDATA_S1[14]~10_combout ;
wire \u_BUS|WDATA_S1[15]~11_combout ;
wire \Slave_2|Selector12~0_combout ;
wire \Slave_2|WideNor0~0_combout ;
wire \Slave_2|Selector11~0_combout ;
wire \Slave_2|Selector10~0_combout ;
wire \Slave_2|Selector9~0_combout ;
wire \Slave_2|Selector8~0_combout ;
wire \Slave_2|Selector7~0_combout ;
wire \Slave_2|Selector6~0_combout ;
wire \Slave_2|Selector5~0_combout ;
wire \Slave_2|Selector4~0_combout ;
wire \Slave_2|Selector3~0_combout ;
wire \Slave_2|Selector2~0_combout ;
wire \Slave_2|Selector1~0_combout ;
wire \u_BUS|WDATA_S2[4]~0_combout ;
wire \Master_0|Selector90~0_combout ;
wire \Master_0|Selector102~0_combout ;
wire \Master_0|max_pixel[0]~0_combout ;
wire \Master_0|Selector90~1_combout ;
wire \Master_0|Selector91~0_combout ;
wire \Master_0|Selector92~0_combout ;
wire \Master_0|Selector93~0_combout ;
wire \Master_0|Selector94~0_combout ;
wire \Master_0|Selector95~0_combout ;
wire \Master_0|Selector96~0_combout ;
wire \Master_0|Selector97~0_combout ;
wire \Master_0|Selector98~0_combout ;
wire \Master_0|Selector99~0_combout ;
wire \Master_0|Selector100~0_combout ;
wire \Master_0|Selector101~0_combout ;
wire \Master_0|Selector103~0_combout ;
wire \Master_0|Selector104~0_combout ;
wire \Master_0|Selector105~0_combout ;
wire \Master_0|LessThan4~1_cout ;
wire \Master_0|LessThan4~3_cout ;
wire \Master_0|LessThan4~5_cout ;
wire \Master_0|LessThan4~7_cout ;
wire \Master_0|LessThan4~9_cout ;
wire \Master_0|LessThan4~11_cout ;
wire \Master_0|LessThan4~13_cout ;
wire \Master_0|LessThan4~15_cout ;
wire \Master_0|LessThan4~17_cout ;
wire \Master_0|LessThan4~19_cout ;
wire \Master_0|LessThan4~21_cout ;
wire \Master_0|LessThan4~23_cout ;
wire \Master_0|LessThan4~25_cout ;
wire \Master_0|LessThan4~27_cout ;
wire \Master_0|LessThan4~29_cout ;
wire \Master_0|LessThan4~30_combout ;
wire \Master_0|max_pixel[0]~1_combout ;
wire \Master_0|Equal4~0_combout ;
wire \Master_0|Add8~0_combout ;
wire \u_BUS|WDATA_S2[4]~1_combout ;
wire \Master_0|Add8~1 ;
wire \Master_0|Add8~2_combout ;
wire \u_BUS|WDATA_S2[5]~2_combout ;
wire \u_BUS|WDATA_S2[5]~3_combout ;
wire \u_BUS|WDATA_S2[6]~4_combout ;
wire \Master_0|Add8~3 ;
wire \Master_0|Add8~4_combout ;
wire \u_BUS|WDATA_S2[6]~5_combout ;
wire \Master_0|Add8~5 ;
wire \Master_0|Add8~6_combout ;
wire \u_BUS|WDATA_S2[7]~6_combout ;
wire \u_BUS|WDATA_S2[7]~7_combout ;
wire \Master_0|Add8~7 ;
wire \Master_0|Add8~8_combout ;
wire \u_BUS|WDATA_S2[8]~8_combout ;
wire \u_BUS|WDATA_S2[8]~9_combout ;
wire \u_BUS|WDATA_S2[9]~10_combout ;
wire \Master_0|Add8~9 ;
wire \Master_0|Add8~10_combout ;
wire \u_BUS|WDATA_S2[9]~11_combout ;
wire \Master_0|Add8~11 ;
wire \Master_0|Add8~12_combout ;
wire \u_BUS|WDATA_S2[10]~12_combout ;
wire \u_BUS|WDATA_S2[10]~13_combout ;
wire \u_BUS|WDATA_S2[11]~14_combout ;
wire \Master_0|Add8~13 ;
wire \Master_0|Add8~14_combout ;
wire \u_BUS|WDATA_S2[11]~15_combout ;
wire \Master_0|Add8~15 ;
wire \Master_0|Add8~16_combout ;
wire \u_BUS|WDATA_S2[12]~16_combout ;
wire \u_BUS|WDATA_S2[12]~17_combout ;
wire \Master_0|Add8~17 ;
wire \Master_0|Add8~18_combout ;
wire \u_BUS|WDATA_S2[13]~18_combout ;
wire \u_BUS|WDATA_S2[13]~19_combout ;
wire \Master_0|Add8~19 ;
wire \Master_0|Add8~20_combout ;
wire \u_BUS|WDATA_S2[14]~20_combout ;
wire \u_BUS|WDATA_S2[14]~21_combout ;
wire \u_BUS|WDATA_S2[15]~22_combout ;
wire \Master_0|Add8~21 ;
wire \Master_0|Add8~22_combout ;
wire \u_BUS|WDATA_S2[15]~23_combout ;
wire \Slave_0|Selector1~3_combout ;
wire \Slave_0|Selector12~0_combout ;
wire \Slave_0|Selector11~0_combout ;
wire \Slave_0|Selector10~0_combout ;
wire \Slave_0|Selector9~0_combout ;
wire \Slave_0|Selector8~0_combout ;
wire \Slave_0|Selector7~0_combout ;
wire \Slave_0|Selector6~0_combout ;
wire \Slave_0|Selector5~0_combout ;
wire \Slave_0|Selector4~0_combout ;
wire \Slave_0|Selector3~0_combout ;
wire \Slave_0|Selector2~0_combout ;
wire \Slave_0|Selector1~2_combout ;
wire [11:0] \Master_0|iaddr ;
wire [11:0] \Slave_1|SRAM_A ;
wire [11:0] \Master_0|max_count ;
wire [35:0] \Master_0|product_sum ;
wire [15:0] \Master_0|max_pixel ;
wire [11:0] \Slave_2|SRAM_A ;
wire [11:0] \Master_0|pos ;
wire [11:0] \Slave_0|ROM_A ;

wire [35:0] \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \Master_0|Mult0|auto_generated|mac_out2~0  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Master_0|Mult0|auto_generated|mac_out2~1  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Master_0|Mult0|auto_generated|mac_out2~2  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Master_0|Mult0|auto_generated|mac_out2~3  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Master_0|Mult0|auto_generated|mac_out2~4  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Master_0|Mult0|auto_generated|mac_out2~5  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Master_0|Mult0|auto_generated|mac_out2~6  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Master_0|Mult0|auto_generated|mac_out2~7  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Master_0|Mult0|auto_generated|mac_out2~8  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Master_0|Mult0|auto_generated|mac_out2~9  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Master_0|Mult0|auto_generated|mac_out2~10  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Master_0|Mult0|auto_generated|mac_out2~11  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Master_0|Mult0|auto_generated|mac_out2~12  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Master_0|Mult0|auto_generated|mac_out2~13  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Master_0|Mult0|auto_generated|mac_out2~dataout  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT2  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT4  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT5  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT6  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT8  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT10  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT12  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT14  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT16  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT18  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT20  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  = \Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Master_0|Mult0|auto_generated|mac_mult1~0  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Master_0|Mult0|auto_generated|mac_mult1~1  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Master_0|Mult0|auto_generated|mac_mult1~2  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Master_0|Mult0|auto_generated|mac_mult1~3  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Master_0|Mult0|auto_generated|mac_mult1~4  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Master_0|Mult0|auto_generated|mac_mult1~5  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Master_0|Mult0|auto_generated|mac_mult1~6  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Master_0|Mult0|auto_generated|mac_mult1~7  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Master_0|Mult0|auto_generated|mac_mult1~8  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Master_0|Mult0|auto_generated|mac_mult1~9  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Master_0|Mult0|auto_generated|mac_mult1~10  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Master_0|Mult0|auto_generated|mac_mult1~11  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Master_0|Mult0|auto_generated|mac_mult1~12  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Master_0|Mult0|auto_generated|mac_mult1~13  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Master_0|Mult0|auto_generated|mac_mult1~dataout  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT1  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT2  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT3  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT4  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT5  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT6  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT7  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT8  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT9  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT10  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT11  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT12  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT13  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT14  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT15  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT16  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT17  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT18  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT19  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT20  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Master_0|Mult0|auto_generated|mac_mult1~DATAOUT21  = \Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \done~output (
	.i(\Master_0|state.DONE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_A_L0[0]~output (
	.i(\Slave_1|SRAM_A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[0]~output .bus_hold = "false";
defparam \SRAM_A_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \SRAM_A_L0[1]~output (
	.i(\Slave_1|SRAM_A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[1]~output .bus_hold = "false";
defparam \SRAM_A_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \SRAM_A_L0[2]~output (
	.i(\Slave_1|SRAM_A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[2]~output .bus_hold = "false";
defparam \SRAM_A_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \SRAM_A_L0[3]~output (
	.i(\Slave_1|SRAM_A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[3]~output .bus_hold = "false";
defparam \SRAM_A_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_A_L0[4]~output (
	.i(\Slave_1|SRAM_A [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[4]~output .bus_hold = "false";
defparam \SRAM_A_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \SRAM_A_L0[5]~output (
	.i(\Slave_1|SRAM_A [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[5]~output .bus_hold = "false";
defparam \SRAM_A_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_A_L0[6]~output (
	.i(\Slave_1|SRAM_A [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[6]~output .bus_hold = "false";
defparam \SRAM_A_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \SRAM_A_L0[7]~output (
	.i(\Slave_1|SRAM_A [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[7]~output .bus_hold = "false";
defparam \SRAM_A_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \SRAM_A_L0[8]~output (
	.i(\Slave_1|SRAM_A [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[8]~output .bus_hold = "false";
defparam \SRAM_A_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \SRAM_A_L0[9]~output (
	.i(\Slave_1|SRAM_A [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[9]~output .bus_hold = "false";
defparam \SRAM_A_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneive_io_obuf \SRAM_A_L0[10]~output (
	.i(\Slave_1|SRAM_A [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[10]~output .bus_hold = "false";
defparam \SRAM_A_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \SRAM_A_L0[11]~output (
	.i(\Slave_1|SRAM_A [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[11]~output .bus_hold = "false";
defparam \SRAM_A_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \SRAM_D_L0[0]~output (
	.i(\Master_0|Selector121~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[0]~output .bus_hold = "false";
defparam \SRAM_D_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \SRAM_D_L0[1]~output (
	.i(\Master_0|Selector120~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[1]~output .bus_hold = "false";
defparam \SRAM_D_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \SRAM_D_L0[2]~output (
	.i(\Master_0|Selector119~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[2]~output .bus_hold = "false";
defparam \SRAM_D_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \SRAM_D_L0[3]~output (
	.i(\Master_0|Selector118~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[3]~output .bus_hold = "false";
defparam \SRAM_D_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N2
cycloneive_io_obuf \SRAM_D_L0[4]~output (
	.i(\u_BUS|WDATA_S1[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[4]~output .bus_hold = "false";
defparam \SRAM_D_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[5]~output (
	.i(\u_BUS|WDATA_S1[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[5]~output .bus_hold = "false";
defparam \SRAM_D_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[6]~output (
	.i(\u_BUS|WDATA_S1[6]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[6]~output .bus_hold = "false";
defparam \SRAM_D_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N9
cycloneive_io_obuf \SRAM_D_L0[7]~output (
	.i(\u_BUS|WDATA_S1[7]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[7]~output .bus_hold = "false";
defparam \SRAM_D_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[8]~output (
	.i(\u_BUS|WDATA_S1[8]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[8]~output .bus_hold = "false";
defparam \SRAM_D_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[9]~output (
	.i(\u_BUS|WDATA_S1[9]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[9]~output .bus_hold = "false";
defparam \SRAM_D_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[10]~output (
	.i(\u_BUS|WDATA_S1[10]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[10]~output .bus_hold = "false";
defparam \SRAM_D_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[11]~output (
	.i(\u_BUS|WDATA_S1[11]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[11]~output .bus_hold = "false";
defparam \SRAM_D_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[12]~output (
	.i(\u_BUS|WDATA_S1[12]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[12]~output .bus_hold = "false";
defparam \SRAM_D_L0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[13]~output (
	.i(\u_BUS|WDATA_S1[13]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[13]~output .bus_hold = "false";
defparam \SRAM_D_L0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N9
cycloneive_io_obuf \SRAM_D_L0[14]~output (
	.i(\u_BUS|WDATA_S1[14]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[14]~output .bus_hold = "false";
defparam \SRAM_D_L0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y53_N9
cycloneive_io_obuf \SRAM_D_L0[15]~output (
	.i(\u_BUS|WDATA_S1[15]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[15]~output .bus_hold = "false";
defparam \SRAM_D_L0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N23
cycloneive_io_obuf \SRAM_ceb_L0~output (
	.i(\Slave_1|state.IDLE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L0~output .bus_hold = "false";
defparam \SRAM_ceb_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \SRAM_web_L0~output (
	.i(!\Slave_1|state.WRITE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L0~output .bus_hold = "false";
defparam \SRAM_web_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N16
cycloneive_io_obuf \SRAM_A_L1[0]~output (
	.i(\Slave_2|SRAM_A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[0]~output .bus_hold = "false";
defparam \SRAM_A_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N9
cycloneive_io_obuf \SRAM_A_L1[1]~output (
	.i(\Slave_2|SRAM_A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[1]~output .bus_hold = "false";
defparam \SRAM_A_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N23
cycloneive_io_obuf \SRAM_A_L1[2]~output (
	.i(\Slave_2|SRAM_A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[2]~output .bus_hold = "false";
defparam \SRAM_A_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \SRAM_A_L1[3]~output (
	.i(\Slave_2|SRAM_A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[3]~output .bus_hold = "false";
defparam \SRAM_A_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_A_L1[4]~output (
	.i(\Slave_2|SRAM_A [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[4]~output .bus_hold = "false";
defparam \SRAM_A_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
cycloneive_io_obuf \SRAM_A_L1[5]~output (
	.i(\Slave_2|SRAM_A [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[5]~output .bus_hold = "false";
defparam \SRAM_A_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \SRAM_A_L1[6]~output (
	.i(\Slave_2|SRAM_A [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[6]~output .bus_hold = "false";
defparam \SRAM_A_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \SRAM_A_L1[7]~output (
	.i(\Slave_2|SRAM_A [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[7]~output .bus_hold = "false";
defparam \SRAM_A_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \SRAM_A_L1[8]~output (
	.i(\Slave_2|SRAM_A [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[8]~output .bus_hold = "false";
defparam \SRAM_A_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y53_N9
cycloneive_io_obuf \SRAM_A_L1[9]~output (
	.i(\Slave_2|SRAM_A [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[9]~output .bus_hold = "false";
defparam \SRAM_A_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \SRAM_A_L1[10]~output (
	.i(\Slave_2|SRAM_A [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[10]~output .bus_hold = "false";
defparam \SRAM_A_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N2
cycloneive_io_obuf \SRAM_A_L1[11]~output (
	.i(\Slave_2|SRAM_A [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[11]~output .bus_hold = "false";
defparam \SRAM_A_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N9
cycloneive_io_obuf \SRAM_D_L1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[0]~output .bus_hold = "false";
defparam \SRAM_D_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \SRAM_D_L1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[1]~output .bus_hold = "false";
defparam \SRAM_D_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y53_N23
cycloneive_io_obuf \SRAM_D_L1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[2]~output .bus_hold = "false";
defparam \SRAM_D_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y6_N23
cycloneive_io_obuf \SRAM_D_L1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[3]~output .bus_hold = "false";
defparam \SRAM_D_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N23
cycloneive_io_obuf \SRAM_D_L1[4]~output (
	.i(\u_BUS|WDATA_S2[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[4]~output .bus_hold = "false";
defparam \SRAM_D_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[5]~output (
	.i(\u_BUS|WDATA_S2[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[5]~output .bus_hold = "false";
defparam \SRAM_D_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[6]~output (
	.i(\u_BUS|WDATA_S2[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[6]~output .bus_hold = "false";
defparam \SRAM_D_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[7]~output (
	.i(\u_BUS|WDATA_S2[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[7]~output .bus_hold = "false";
defparam \SRAM_D_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y53_N16
cycloneive_io_obuf \SRAM_D_L1[8]~output (
	.i(\u_BUS|WDATA_S2[8]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[8]~output .bus_hold = "false";
defparam \SRAM_D_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_D_L1[9]~output (
	.i(\u_BUS|WDATA_S2[9]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[9]~output .bus_hold = "false";
defparam \SRAM_D_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[10]~output (
	.i(\u_BUS|WDATA_S2[10]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[10]~output .bus_hold = "false";
defparam \SRAM_D_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N9
cycloneive_io_obuf \SRAM_D_L1[11]~output (
	.i(\u_BUS|WDATA_S2[11]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[11]~output .bus_hold = "false";
defparam \SRAM_D_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N23
cycloneive_io_obuf \SRAM_D_L1[12]~output (
	.i(\u_BUS|WDATA_S2[12]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[12]~output .bus_hold = "false";
defparam \SRAM_D_L1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[13]~output (
	.i(\u_BUS|WDATA_S2[13]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[13]~output .bus_hold = "false";
defparam \SRAM_D_L1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N23
cycloneive_io_obuf \SRAM_D_L1[14]~output (
	.i(\u_BUS|WDATA_S2[14]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[14]~output .bus_hold = "false";
defparam \SRAM_D_L1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
cycloneive_io_obuf \SRAM_D_L1[15]~output (
	.i(\u_BUS|WDATA_S2[15]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[15]~output .bus_hold = "false";
defparam \SRAM_D_L1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \SRAM_ceb_L1~output (
	.i(\Slave_2|state.IDLE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L1~output .bus_hold = "false";
defparam \SRAM_ceb_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \SRAM_web_L1~output (
	.i(!\Slave_2|state.WRITE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L1~output .bus_hold = "false";
defparam \SRAM_web_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \ROM_A_IMG[0]~output (
	.i(\Slave_0|ROM_A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[0]~output .bus_hold = "false";
defparam \ROM_A_IMG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \ROM_A_IMG[1]~output (
	.i(\Slave_0|ROM_A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[1]~output .bus_hold = "false";
defparam \ROM_A_IMG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \ROM_A_IMG[2]~output (
	.i(\Slave_0|ROM_A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[2]~output .bus_hold = "false";
defparam \ROM_A_IMG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N2
cycloneive_io_obuf \ROM_A_IMG[3]~output (
	.i(\Slave_0|ROM_A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[3]~output .bus_hold = "false";
defparam \ROM_A_IMG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \ROM_A_IMG[4]~output (
	.i(\Slave_0|ROM_A [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[4]~output .bus_hold = "false";
defparam \ROM_A_IMG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \ROM_A_IMG[5]~output (
	.i(\Slave_0|ROM_A [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[5]~output .bus_hold = "false";
defparam \ROM_A_IMG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N2
cycloneive_io_obuf \ROM_A_IMG[6]~output (
	.i(\Slave_0|ROM_A [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[6]~output .bus_hold = "false";
defparam \ROM_A_IMG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N9
cycloneive_io_obuf \ROM_A_IMG[7]~output (
	.i(\Slave_0|ROM_A [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[7]~output .bus_hold = "false";
defparam \ROM_A_IMG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \ROM_A_IMG[8]~output (
	.i(\Slave_0|ROM_A [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[8]~output .bus_hold = "false";
defparam \ROM_A_IMG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \ROM_A_IMG[9]~output (
	.i(\Slave_0|ROM_A [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[9]~output .bus_hold = "false";
defparam \ROM_A_IMG[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \ROM_A_IMG[10]~output (
	.i(\Slave_0|ROM_A [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[10]~output .bus_hold = "false";
defparam \ROM_A_IMG[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y53_N2
cycloneive_io_obuf \ROM_A_IMG[11]~output (
	.i(\Slave_0|ROM_A [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[11]~output .bus_hold = "false";
defparam \ROM_A_IMG[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N9
cycloneive_io_obuf \ROM_rd_IMG~output (
	.i(\Slave_0|state.IDLE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_rd_IMG~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_rd_IMG~output .bus_hold = "false";
defparam \ROM_rd_IMG~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X7_Y32_N19
dffeas \Slave_2|state.WRITE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|state.WRITE .is_wysiwyg = "true";
defparam \Slave_2|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y30_N9
dffeas \Slave_1|state.WRITE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Slave_1|state.HANDSHAKE_WRITE~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|state.WRITE .is_wysiwyg = "true";
defparam \Slave_1|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N16
cycloneive_lcell_comb \Master_0|Add5~0 (
// Equation(s):
// \Master_0|Add5~0_combout  = \Master_0|pos [0] $ (VCC)
// \Master_0|Add5~1  = CARRY(\Master_0|pos [0])

	.dataa(gnd),
	.datab(\Master_0|pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add5~0_combout ),
	.cout(\Master_0|Add5~1 ));
// synopsys translate_off
defparam \Master_0|Add5~0 .lut_mask = 16'h33CC;
defparam \Master_0|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N28
cycloneive_lcell_comb \Master_0|ID_M[1]~0 (
// Equation(s):
// \Master_0|ID_M[1]~0_combout  = (!\Master_0|state.WAIT_WRITE1~q  & !\Master_0|state.WRITE_L1~q )

	.dataa(\Master_0|state.WAIT_WRITE1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\Master_0|ID_M[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ID_M[1]~0 .lut_mask = 16'h0055;
defparam \Master_0|ID_M[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N31
dffeas \Slave_0|state.READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Slave_0|state.HANDSHAKE~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|state.READ .is_wysiwyg = "true";
defparam \Slave_0|state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N12
cycloneive_lcell_comb \Slave_0|Selector0~0 (
// Equation(s):
// \Slave_0|Selector0~0_combout  = (!\Slave_0|state.READ~q  & ((\Slave_0|state.IDLE~q ) # (!\Master_0|WideNor5~2_combout )))

	.dataa(gnd),
	.datab(\Master_0|WideNor5~2_combout ),
	.datac(\Slave_0|state.IDLE~q ),
	.datad(\Slave_0|state.READ~q ),
	.cin(gnd),
	.combout(\Slave_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector0~0 .lut_mask = 16'h00F3;
defparam \Slave_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N13
dffeas \Slave_0|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|state.IDLE .is_wysiwyg = "true";
defparam \Slave_0|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N22
cycloneive_lcell_comb \Slave_0|next_state.HANDSHAKE~0 (
// Equation(s):
// \Slave_0|next_state.HANDSHAKE~0_combout  = (!\Master_0|WideNor5~2_combout  & !\Slave_0|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|WideNor5~2_combout ),
	.datad(\Slave_0|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_0|next_state.HANDSHAKE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|next_state.HANDSHAKE~0 .lut_mask = 16'h000F;
defparam \Slave_0|next_state.HANDSHAKE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N23
dffeas \Slave_0|state.HANDSHAKE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|next_state.HANDSHAKE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|state.HANDSHAKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|state.HANDSHAKE .is_wysiwyg = "true";
defparam \Slave_0|state.HANDSHAKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N16
cycloneive_lcell_comb \u_BUS|Mux0~10 (
// Equation(s):
// \u_BUS|Mux0~10_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & ((\Slave_1|state.HANDSHAKE_READ~q ))) # (!\Master_0|WideOr17~combout  & (\Slave_0|state.HANDSHAKE~q ))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\Slave_0|state.HANDSHAKE~q ),
	.datac(\Slave_1|state.HANDSHAKE_READ~q ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux0~10 .lut_mask = 16'hA088;
defparam \u_BUS|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N26
cycloneive_lcell_comb \Master_0|nextstate.POOL1~0 (
// Equation(s):
// \Master_0|nextstate.POOL1~0_combout  = (\Master_0|state.WAIT_POOL1~q  & \u_BUS|Mux0~10_combout )

	.dataa(gnd),
	.datab(\Master_0|state.WAIT_POOL1~q ),
	.datac(gnd),
	.datad(\u_BUS|Mux0~10_combout ),
	.cin(gnd),
	.combout(\Master_0|nextstate.POOL1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.POOL1~0 .lut_mask = 16'hCC00;
defparam \Master_0|nextstate.POOL1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N27
dffeas \Master_0|state.POOL1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.POOL1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.POOL1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.POOL1 .is_wysiwyg = "true";
defparam \Master_0|state.POOL1 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N5
dffeas \Master_0|state.POOL2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|state.POOL1~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.POOL2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.POOL2 .is_wysiwyg = "true";
defparam \Master_0|state.POOL2 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N15
dffeas \Master_0|state.POOL3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|state.POOL2~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.POOL3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.POOL3 .is_wysiwyg = "true";
defparam \Master_0|state.POOL3 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N29
dffeas \Master_0|state.POOL4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|state.POOL3~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.POOL4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.POOL4 .is_wysiwyg = "true";
defparam \Master_0|state.POOL4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N14
cycloneive_lcell_comb \Master_0|WideNor4~0 (
// Equation(s):
// \Master_0|WideNor4~0_combout  = (!\Master_0|state.POOL1~q  & (!\Master_0|state.POOL2~q  & (!\Master_0|state.POOL3~q  & !\Master_0|state.POOL4~q )))

	.dataa(\Master_0|state.POOL1~q ),
	.datab(\Master_0|state.POOL2~q ),
	.datac(\Master_0|state.POOL3~q ),
	.datad(\Master_0|state.POOL4~q ),
	.cin(gnd),
	.combout(\Master_0|WideNor4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor4~0 .lut_mask = 16'h0001;
defparam \Master_0|WideNor4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N18
cycloneive_lcell_comb \Master_0|WideOr17 (
// Equation(s):
// \Master_0|WideOr17~combout  = (\Master_0|state.WAIT_WRITE0~q ) # ((\Master_0|state.WAIT_POOL1~q ) # ((\Master_0|state.WRITE_L0~q ) # (!\Master_0|WideNor4~0_combout )))

	.dataa(\Master_0|state.WAIT_WRITE0~q ),
	.datab(\Master_0|state.WAIT_POOL1~q ),
	.datac(\Master_0|WideNor4~0_combout ),
	.datad(\Master_0|state.WRITE_L0~q ),
	.cin(gnd),
	.combout(\Master_0|WideOr17~combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideOr17 .lut_mask = 16'hFFEF;
defparam \Master_0|WideOr17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N24
cycloneive_lcell_comb \u_BUS|Mux1~2 (
// Equation(s):
// \u_BUS|Mux1~2_combout  = (\Master_0|ID_M[1]~0_combout  & (((\Slave_1|state.HANDSHAKE_WRITE~q  & \Master_0|WideOr17~combout )))) # (!\Master_0|ID_M[1]~0_combout  & (\Slave_2|state.HANDSHAKE_WRITE~q  & ((!\Master_0|WideOr17~combout ))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datac(\Slave_1|state.HANDSHAKE_WRITE~q ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux1~2 .lut_mask = 16'hA044;
defparam \u_BUS|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N2
cycloneive_lcell_comb \Master_0|nextstate.WRITE_L0~0 (
// Equation(s):
// \Master_0|nextstate.WRITE_L0~0_combout  = (\Master_0|state.WAIT_WRITE0~q  & \u_BUS|Mux1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WAIT_WRITE0~q ),
	.datad(\u_BUS|Mux1~2_combout ),
	.cin(gnd),
	.combout(\Master_0|nextstate.WRITE_L0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.WRITE_L0~0 .lut_mask = 16'hF000;
defparam \Master_0|nextstate.WRITE_L0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N3
dffeas \Master_0|state.WRITE_L0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.WRITE_L0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WRITE_L0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WRITE_L0 .is_wysiwyg = "true";
defparam \Master_0|state.WRITE_L0 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y32_N17
dffeas \Master_0|pos[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Add5~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[0] .is_wysiwyg = "true";
defparam \Master_0|pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N18
cycloneive_lcell_comb \Master_0|Add5~2 (
// Equation(s):
// \Master_0|Add5~2_combout  = (\Master_0|pos [1] & (!\Master_0|Add5~1 )) # (!\Master_0|pos [1] & ((\Master_0|Add5~1 ) # (GND)))
// \Master_0|Add5~3  = CARRY((!\Master_0|Add5~1 ) # (!\Master_0|pos [1]))

	.dataa(\Master_0|pos [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~1 ),
	.combout(\Master_0|Add5~2_combout ),
	.cout(\Master_0|Add5~3 ));
// synopsys translate_off
defparam \Master_0|Add5~2 .lut_mask = 16'h5A5F;
defparam \Master_0|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N20
cycloneive_lcell_comb \Master_0|Add5~4 (
// Equation(s):
// \Master_0|Add5~4_combout  = (\Master_0|pos [2] & (\Master_0|Add5~3  $ (GND))) # (!\Master_0|pos [2] & (!\Master_0|Add5~3  & VCC))
// \Master_0|Add5~5  = CARRY((\Master_0|pos [2] & !\Master_0|Add5~3 ))

	.dataa(gnd),
	.datab(\Master_0|pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~3 ),
	.combout(\Master_0|Add5~4_combout ),
	.cout(\Master_0|Add5~5 ));
// synopsys translate_off
defparam \Master_0|Add5~4 .lut_mask = 16'hC30C;
defparam \Master_0|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N22
cycloneive_lcell_comb \Master_0|Add5~6 (
// Equation(s):
// \Master_0|Add5~6_combout  = (\Master_0|pos [3] & (!\Master_0|Add5~5 )) # (!\Master_0|pos [3] & ((\Master_0|Add5~5 ) # (GND)))
// \Master_0|Add5~7  = CARRY((!\Master_0|Add5~5 ) # (!\Master_0|pos [3]))

	.dataa(gnd),
	.datab(\Master_0|pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~5 ),
	.combout(\Master_0|Add5~6_combout ),
	.cout(\Master_0|Add5~7 ));
// synopsys translate_off
defparam \Master_0|Add5~6 .lut_mask = 16'h3C3F;
defparam \Master_0|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N0
cycloneive_lcell_comb \Master_0|Selector34~0 (
// Equation(s):
// \Master_0|Selector34~0_combout  = (\Master_0|state.WRITE_L1~q  & (\Master_0|pos [3] $ (((\Master_0|pos [1] & \Master_0|pos [2])))))

	.dataa(\Master_0|pos [1]),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|pos [3]),
	.datad(\Master_0|pos [2]),
	.cin(gnd),
	.combout(\Master_0|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector34~0 .lut_mask = 16'h48C0;
defparam \Master_0|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N8
cycloneive_lcell_comb \Master_0|Selector34~1 (
// Equation(s):
// \Master_0|Selector34~1_combout  = (!\Master_0|pos[1]~3_combout  & ((\Master_0|Selector34~0_combout ) # ((!\Master_0|state.WRITE_L1~q  & \Master_0|Add5~6_combout ))))

	.dataa(\Master_0|pos[1]~3_combout ),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|Add5~6_combout ),
	.datad(\Master_0|Selector34~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector34~1 .lut_mask = 16'h5510;
defparam \Master_0|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N30
cycloneive_lcell_comb \Master_0|WideNor7 (
// Equation(s):
// \Master_0|WideNor7~combout  = (\Master_0|state.WRITE_L1~q ) # (\Master_0|state.WRITE_L0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|state.WRITE_L0~q ),
	.cin(gnd),
	.combout(\Master_0|WideNor7~combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor7 .lut_mask = 16'hFFF0;
defparam \Master_0|WideNor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y32_N9
dffeas \Master_0|pos[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[3] .is_wysiwyg = "true";
defparam \Master_0|pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N24
cycloneive_lcell_comb \Master_0|Add5~8 (
// Equation(s):
// \Master_0|Add5~8_combout  = (\Master_0|pos [4] & (\Master_0|Add5~7  $ (GND))) # (!\Master_0|pos [4] & (!\Master_0|Add5~7  & VCC))
// \Master_0|Add5~9  = CARRY((\Master_0|pos [4] & !\Master_0|Add5~7 ))

	.dataa(\Master_0|pos [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add5~7 ),
	.combout(\Master_0|Add5~8_combout ),
	.cout(\Master_0|Add5~9 ));
// synopsys translate_off
defparam \Master_0|Add5~8 .lut_mask = 16'hA50A;
defparam \Master_0|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N26
cycloneive_lcell_comb \Master_0|Add2~0 (
// Equation(s):
// \Master_0|Add2~0_combout  = \Master_0|pos [4] $ (((\Master_0|pos [3] & (\Master_0|pos [2] & \Master_0|pos [1]))))

	.dataa(\Master_0|pos [3]),
	.datab(\Master_0|pos [2]),
	.datac(\Master_0|pos [4]),
	.datad(\Master_0|pos [1]),
	.cin(gnd),
	.combout(\Master_0|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add2~0 .lut_mask = 16'h78F0;
defparam \Master_0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N10
cycloneive_lcell_comb \Master_0|Selector33~0 (
// Equation(s):
// \Master_0|Selector33~0_combout  = (!\Master_0|pos[1]~3_combout  & ((\Master_0|state.WRITE_L1~q  & ((\Master_0|Add2~0_combout ))) # (!\Master_0|state.WRITE_L1~q  & (\Master_0|Add5~8_combout ))))

	.dataa(\Master_0|pos[1]~3_combout ),
	.datab(\Master_0|Add5~8_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|Add2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector33~0 .lut_mask = 16'h5404;
defparam \Master_0|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y32_N11
dffeas \Master_0|pos[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[4] .is_wysiwyg = "true";
defparam \Master_0|pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N26
cycloneive_lcell_comb \Master_0|Add5~10 (
// Equation(s):
// \Master_0|Add5~10_combout  = \Master_0|Add5~9  $ (\Master_0|pos [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|pos [5]),
	.cin(\Master_0|Add5~9 ),
	.combout(\Master_0|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add5~10 .lut_mask = 16'h0FF0;
defparam \Master_0|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N14
cycloneive_lcell_comb \Master_0|Selector32~0 (
// Equation(s):
// \Master_0|Selector32~0_combout  = (\Master_0|state.WRITE_L1~q  & (\Master_0|Equal0~2_combout  $ (\Master_0|pos [5])))

	.dataa(gnd),
	.datab(\Master_0|Equal0~2_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|pos [5]),
	.cin(gnd),
	.combout(\Master_0|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector32~0 .lut_mask = 16'h30C0;
defparam \Master_0|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N28
cycloneive_lcell_comb \Master_0|Selector32~1 (
// Equation(s):
// \Master_0|Selector32~1_combout  = (!\Master_0|pos[1]~3_combout  & ((\Master_0|Selector32~0_combout ) # ((\Master_0|Add5~10_combout  & !\Master_0|state.WRITE_L1~q ))))

	.dataa(\Master_0|Add5~10_combout ),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|Selector32~0_combout ),
	.datad(\Master_0|pos[1]~3_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector32~1 .lut_mask = 16'h00F2;
defparam \Master_0|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y32_N29
dffeas \Master_0|pos[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[5] .is_wysiwyg = "true";
defparam \Master_0|pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N12
cycloneive_lcell_comb \Master_0|pos[1]~3 (
// Equation(s):
// \Master_0|pos[1]~3_combout  = (\Master_0|Equal0~2_combout  & (\Master_0|pos [5] & (\Master_0|pos [0] $ (\Master_0|state.WRITE_L1~q ))))

	.dataa(\Master_0|pos [0]),
	.datab(\Master_0|Equal0~2_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|pos [5]),
	.cin(gnd),
	.combout(\Master_0|pos[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pos[1]~3 .lut_mask = 16'h4800;
defparam \Master_0|pos[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N4
cycloneive_lcell_comb \Master_0|Selector36~0 (
// Equation(s):
// \Master_0|Selector36~0_combout  = (!\Master_0|pos[1]~3_combout  & ((\Master_0|state.WRITE_L1~q  & (!\Master_0|pos [1])) # (!\Master_0|state.WRITE_L1~q  & ((\Master_0|Add5~2_combout )))))

	.dataa(\Master_0|pos[1]~3_combout ),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|pos [1]),
	.datad(\Master_0|Add5~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector36~0 .lut_mask = 16'h1504;
defparam \Master_0|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y32_N5
dffeas \Master_0|pos[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[1] .is_wysiwyg = "true";
defparam \Master_0|pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N6
cycloneive_lcell_comb \Master_0|Selector35~0 (
// Equation(s):
// \Master_0|Selector35~0_combout  = (\Master_0|state.WRITE_L1~q  & (\Master_0|pos [2] $ (\Master_0|pos [1])))

	.dataa(gnd),
	.datab(\Master_0|pos [2]),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|pos [1]),
	.cin(gnd),
	.combout(\Master_0|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector35~0 .lut_mask = 16'h30C0;
defparam \Master_0|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N2
cycloneive_lcell_comb \Master_0|Selector35~1 (
// Equation(s):
// \Master_0|Selector35~1_combout  = (!\Master_0|pos[1]~3_combout  & ((\Master_0|Selector35~0_combout ) # ((\Master_0|Add5~4_combout  & !\Master_0|state.WRITE_L1~q ))))

	.dataa(\Master_0|Selector35~0_combout ),
	.datab(\Master_0|Add5~4_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|pos[1]~3_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector35~1 .lut_mask = 16'h00AE;
defparam \Master_0|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y32_N3
dffeas \Master_0|pos[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[2] .is_wysiwyg = "true";
defparam \Master_0|pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N24
cycloneive_lcell_comb \Master_0|Equal0~2 (
// Equation(s):
// \Master_0|Equal0~2_combout  = (\Master_0|pos [2] & (\Master_0|pos [3] & (\Master_0|pos [4] & \Master_0|pos [1])))

	.dataa(\Master_0|pos [2]),
	.datab(\Master_0|pos [3]),
	.datac(\Master_0|pos [4]),
	.datad(\Master_0|pos [1]),
	.cin(gnd),
	.combout(\Master_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal0~2 .lut_mask = 16'h8000;
defparam \Master_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N16
cycloneive_lcell_comb \Master_0|Equal0~3 (
// Equation(s):
// \Master_0|Equal0~3_combout  = (\Master_0|Equal0~2_combout  & \Master_0|pos [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|Equal0~2_combout ),
	.datad(\Master_0|pos [5]),
	.cin(gnd),
	.combout(\Master_0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal0~3 .lut_mask = 16'hF000;
defparam \Master_0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N8
cycloneive_lcell_comb \Master_0|Add4~0 (
// Equation(s):
// \Master_0|Add4~0_combout  = \Master_0|pos [6] $ (VCC)
// \Master_0|Add4~1  = CARRY(\Master_0|pos [6])

	.dataa(\Master_0|pos [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add4~0_combout ),
	.cout(\Master_0|Add4~1 ));
// synopsys translate_off
defparam \Master_0|Add4~0 .lut_mask = 16'h55AA;
defparam \Master_0|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N6
cycloneive_lcell_comb \Master_0|pos[6]~0 (
// Equation(s):
// \Master_0|pos[6]~0_combout  = (\Master_0|state.WRITE_L0~q  & (\Master_0|pos [0] & (\Master_0|Equal0~2_combout  & \Master_0|pos [5])))

	.dataa(\Master_0|state.WRITE_L0~q ),
	.datab(\Master_0|pos [0]),
	.datac(\Master_0|Equal0~2_combout ),
	.datad(\Master_0|pos [5]),
	.cin(gnd),
	.combout(\Master_0|pos[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pos[6]~0 .lut_mask = 16'h8000;
defparam \Master_0|pos[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N14
cycloneive_lcell_comb \Master_0|pos[6]~4 (
// Equation(s):
// \Master_0|pos[6]~4_combout  = (\Master_0|pos[6]~0_combout  & (\Master_0|Add4~0_combout )) # (!\Master_0|pos[6]~0_combout  & ((\Master_0|pos [6])))

	.dataa(gnd),
	.datab(\Master_0|Add4~0_combout ),
	.datac(\Master_0|pos [6]),
	.datad(\Master_0|pos[6]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|pos[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pos[6]~4 .lut_mask = 16'hCCF0;
defparam \Master_0|pos[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y31_N15
dffeas \Master_0|pos[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|pos[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[6] .is_wysiwyg = "true";
defparam \Master_0|pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N20
cycloneive_lcell_comb \Master_0|Equal0~4 (
// Equation(s):
// \Master_0|Equal0~4_combout  = (\Master_0|Equal0~3_combout  & (\Master_0|Equal0~1_combout  & (\Master_0|pos [6] & \Master_0|pos [0])))

	.dataa(\Master_0|Equal0~3_combout ),
	.datab(\Master_0|Equal0~1_combout ),
	.datac(\Master_0|pos [6]),
	.datad(\Master_0|pos [0]),
	.cin(gnd),
	.combout(\Master_0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal0~4 .lut_mask = 16'h8000;
defparam \Master_0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N16
cycloneive_lcell_comb \Master_0|pos[7]~2 (
// Equation(s):
// \Master_0|pos[7]~2_combout  = (\Master_0|state.WRITE_L1~q  & (\Master_0|Equal1~0_combout )) # (!\Master_0|state.WRITE_L1~q  & ((\Master_0|Equal0~4_combout )))

	.dataa(\Master_0|Equal1~0_combout ),
	.datab(\Master_0|Equal0~4_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|pos[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pos[7]~2 .lut_mask = 16'hACAC;
defparam \Master_0|pos[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N10
cycloneive_lcell_comb \Master_0|Add4~2 (
// Equation(s):
// \Master_0|Add4~2_combout  = (\Master_0|pos [7] & (!\Master_0|Add4~1 )) # (!\Master_0|pos [7] & ((\Master_0|Add4~1 ) # (GND)))
// \Master_0|Add4~3  = CARRY((!\Master_0|Add4~1 ) # (!\Master_0|pos [7]))

	.dataa(\Master_0|pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~1 ),
	.combout(\Master_0|Add4~2_combout ),
	.cout(\Master_0|Add4~3 ));
// synopsys translate_off
defparam \Master_0|Add4~2 .lut_mask = 16'h5A5F;
defparam \Master_0|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N30
cycloneive_lcell_comb \Master_0|Selector30~0 (
// Equation(s):
// \Master_0|Selector30~0_combout  = (!\Master_0|pos[7]~2_combout  & ((\Master_0|state.WRITE_L1~q  & (!\Master_0|pos [7])) # (!\Master_0|state.WRITE_L1~q  & ((\Master_0|Add4~2_combout )))))

	.dataa(\Master_0|pos[7]~2_combout ),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|pos [7]),
	.datad(\Master_0|Add4~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector30~0 .lut_mask = 16'h1504;
defparam \Master_0|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N6
cycloneive_lcell_comb \Master_0|pos[7]~1 (
// Equation(s):
// \Master_0|pos[7]~1_combout  = (\Master_0|pos[6]~0_combout ) # ((\Master_0|state.WRITE_L1~q  & (\Master_0|Equal0~3_combout  & !\Master_0|pos [0])))

	.dataa(\Master_0|pos[6]~0_combout ),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|Equal0~3_combout ),
	.datad(\Master_0|pos [0]),
	.cin(gnd),
	.combout(\Master_0|pos[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|pos[7]~1 .lut_mask = 16'hAAEA;
defparam \Master_0|pos[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y31_N31
dffeas \Master_0|pos[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[7] .is_wysiwyg = "true";
defparam \Master_0|pos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N12
cycloneive_lcell_comb \Master_0|Add4~4 (
// Equation(s):
// \Master_0|Add4~4_combout  = (\Master_0|pos [8] & (\Master_0|Add4~3  $ (GND))) # (!\Master_0|pos [8] & (!\Master_0|Add4~3  & VCC))
// \Master_0|Add4~5  = CARRY((\Master_0|pos [8] & !\Master_0|Add4~3 ))

	.dataa(gnd),
	.datab(\Master_0|pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~3 ),
	.combout(\Master_0|Add4~4_combout ),
	.cout(\Master_0|Add4~5 ));
// synopsys translate_off
defparam \Master_0|Add4~4 .lut_mask = 16'hC30C;
defparam \Master_0|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N28
cycloneive_lcell_comb \Master_0|Selector29~0 (
// Equation(s):
// \Master_0|Selector29~0_combout  = (\Master_0|state.WRITE_L1~q  & (\Master_0|pos [7] $ (\Master_0|pos [8])))

	.dataa(\Master_0|pos [7]),
	.datab(\Master_0|pos [8]),
	.datac(gnd),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\Master_0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector29~0 .lut_mask = 16'h6600;
defparam \Master_0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N4
cycloneive_lcell_comb \Master_0|Selector29~1 (
// Equation(s):
// \Master_0|Selector29~1_combout  = (!\Master_0|pos[7]~2_combout  & ((\Master_0|Selector29~0_combout ) # ((\Master_0|Add4~4_combout  & !\Master_0|state.WRITE_L1~q ))))

	.dataa(\Master_0|Add4~4_combout ),
	.datab(\Master_0|Selector29~0_combout ),
	.datac(\Master_0|pos[7]~2_combout ),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\Master_0|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector29~1 .lut_mask = 16'h0C0E;
defparam \Master_0|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y31_N5
dffeas \Master_0|pos[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[8] .is_wysiwyg = "true";
defparam \Master_0|pos[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N14
cycloneive_lcell_comb \Master_0|Add4~6 (
// Equation(s):
// \Master_0|Add4~6_combout  = (\Master_0|pos [9] & (!\Master_0|Add4~5 )) # (!\Master_0|pos [9] & ((\Master_0|Add4~5 ) # (GND)))
// \Master_0|Add4~7  = CARRY((!\Master_0|Add4~5 ) # (!\Master_0|pos [9]))

	.dataa(\Master_0|pos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~5 ),
	.combout(\Master_0|Add4~6_combout ),
	.cout(\Master_0|Add4~7 ));
// synopsys translate_off
defparam \Master_0|Add4~6 .lut_mask = 16'h5A5F;
defparam \Master_0|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N26
cycloneive_lcell_comb \Master_0|Selector28~0 (
// Equation(s):
// \Master_0|Selector28~0_combout  = (\Master_0|state.WRITE_L1~q  & (\Master_0|pos [9] $ (((\Master_0|pos [8] & \Master_0|pos [7])))))

	.dataa(\Master_0|pos [9]),
	.datab(\Master_0|pos [8]),
	.datac(\Master_0|pos [7]),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\Master_0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector28~0 .lut_mask = 16'h6A00;
defparam \Master_0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N22
cycloneive_lcell_comb \Master_0|Selector28~1 (
// Equation(s):
// \Master_0|Selector28~1_combout  = (!\Master_0|pos[7]~2_combout  & ((\Master_0|Selector28~0_combout ) # ((\Master_0|Add4~6_combout  & !\Master_0|state.WRITE_L1~q ))))

	.dataa(\Master_0|pos[7]~2_combout ),
	.datab(\Master_0|Add4~6_combout ),
	.datac(\Master_0|Selector28~0_combout ),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\Master_0|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector28~1 .lut_mask = 16'h5054;
defparam \Master_0|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y31_N23
dffeas \Master_0|pos[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector28~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[9] .is_wysiwyg = "true";
defparam \Master_0|pos[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N16
cycloneive_lcell_comb \Master_0|Add4~8 (
// Equation(s):
// \Master_0|Add4~8_combout  = (\Master_0|pos [10] & (\Master_0|Add4~7  $ (GND))) # (!\Master_0|pos [10] & (!\Master_0|Add4~7  & VCC))
// \Master_0|Add4~9  = CARRY((\Master_0|pos [10] & !\Master_0|Add4~7 ))

	.dataa(gnd),
	.datab(\Master_0|pos [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add4~7 ),
	.combout(\Master_0|Add4~8_combout ),
	.cout(\Master_0|Add4~9 ));
// synopsys translate_off
defparam \Master_0|Add4~8 .lut_mask = 16'hC30C;
defparam \Master_0|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N24
cycloneive_lcell_comb \Master_0|Add3~0 (
// Equation(s):
// \Master_0|Add3~0_combout  = \Master_0|pos [10] $ (((\Master_0|pos [9] & (\Master_0|pos [8] & \Master_0|pos [7]))))

	.dataa(\Master_0|pos [9]),
	.datab(\Master_0|pos [8]),
	.datac(\Master_0|pos [7]),
	.datad(\Master_0|pos [10]),
	.cin(gnd),
	.combout(\Master_0|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add3~0 .lut_mask = 16'h7F80;
defparam \Master_0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N20
cycloneive_lcell_comb \Master_0|Selector27~0 (
// Equation(s):
// \Master_0|Selector27~0_combout  = (!\Master_0|pos[7]~2_combout  & ((\Master_0|state.WRITE_L1~q  & ((\Master_0|Add3~0_combout ))) # (!\Master_0|state.WRITE_L1~q  & (\Master_0|Add4~8_combout ))))

	.dataa(\Master_0|pos[7]~2_combout ),
	.datab(\Master_0|Add4~8_combout ),
	.datac(\Master_0|Add3~0_combout ),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\Master_0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector27~0 .lut_mask = 16'h5044;
defparam \Master_0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y31_N21
dffeas \Master_0|pos[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[10] .is_wysiwyg = "true";
defparam \Master_0|pos[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N12
cycloneive_lcell_comb \Master_0|Equal0~0 (
// Equation(s):
// \Master_0|Equal0~0_combout  = (\Master_0|pos [10] & (\Master_0|pos [9] & (\Master_0|pos [8] & \Master_0|pos [7])))

	.dataa(\Master_0|pos [10]),
	.datab(\Master_0|pos [9]),
	.datac(\Master_0|pos [8]),
	.datad(\Master_0|pos [7]),
	.cin(gnd),
	.combout(\Master_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal0~0 .lut_mask = 16'h8000;
defparam \Master_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N18
cycloneive_lcell_comb \Master_0|Add4~10 (
// Equation(s):
// \Master_0|Add4~10_combout  = \Master_0|pos [11] $ (\Master_0|Add4~9 )

	.dataa(\Master_0|pos [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|Add4~9 ),
	.combout(\Master_0|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add4~10 .lut_mask = 16'h5A5A;
defparam \Master_0|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N18
cycloneive_lcell_comb \Master_0|Selector26~0 (
// Equation(s):
// \Master_0|Selector26~0_combout  = (\Master_0|state.WRITE_L1~q  & (\Master_0|Equal0~0_combout  $ (((\Master_0|pos [11]))))) # (!\Master_0|state.WRITE_L1~q  & (((\Master_0|Add4~10_combout ))))

	.dataa(\Master_0|Equal0~0_combout ),
	.datab(\Master_0|Add4~10_combout ),
	.datac(\Master_0|pos [11]),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\Master_0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector26~0 .lut_mask = 16'h5ACC;
defparam \Master_0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N22
cycloneive_lcell_comb \Master_0|Selector26~1 (
// Equation(s):
// \Master_0|Selector26~1_combout  = (\Master_0|Selector26~0_combout  & ((\Master_0|state.WRITE_L1~q  & (!\Master_0|Equal1~0_combout )) # (!\Master_0|state.WRITE_L1~q  & ((!\Master_0|Equal0~4_combout )))))

	.dataa(\Master_0|Equal1~0_combout ),
	.datab(\Master_0|Equal0~4_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|Selector26~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector26~1 .lut_mask = 16'h5300;
defparam \Master_0|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y31_N23
dffeas \Master_0|pos[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|pos[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|pos [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|pos[11] .is_wysiwyg = "true";
defparam \Master_0|pos[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N28
cycloneive_lcell_comb \Master_0|Equal0~1 (
// Equation(s):
// \Master_0|Equal0~1_combout  = (\Master_0|pos [11] & \Master_0|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|pos [11]),
	.datad(\Master_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal0~1 .lut_mask = 16'hF000;
defparam \Master_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N12
cycloneive_lcell_comb \Master_0|Equal1~0 (
// Equation(s):
// \Master_0|Equal1~0_combout  = (\Master_0|Equal0~3_combout  & (\Master_0|Equal0~1_combout  & (!\Master_0|pos [6] & !\Master_0|pos [0])))

	.dataa(\Master_0|Equal0~3_combout ),
	.datab(\Master_0|Equal0~1_combout ),
	.datac(\Master_0|pos [6]),
	.datad(\Master_0|pos [0]),
	.cin(gnd),
	.combout(\Master_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal1~0 .lut_mask = 16'h0008;
defparam \Master_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N24
cycloneive_lcell_comb \Master_0|Selector11~0 (
// Equation(s):
// \Master_0|Selector11~0_combout  = (\Master_0|Equal1~0_combout  & (\Master_0|Equal0~4_combout  & (\Master_0|state.WRITE_L0~q ))) # (!\Master_0|Equal1~0_combout  & ((\Master_0|state.WRITE_L1~q ) # ((\Master_0|Equal0~4_combout  & \Master_0|state.WRITE_L0~q 
// ))))

	.dataa(\Master_0|Equal1~0_combout ),
	.datab(\Master_0|Equal0~4_combout ),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\Master_0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector11~0 .lut_mask = 16'hD5C0;
defparam \Master_0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y31_N25
dffeas \Master_0|state.IDLE2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.IDLE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.IDLE2 .is_wysiwyg = "true";
defparam \Master_0|state.IDLE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N24
cycloneive_lcell_comb \Master_0|Selector12~0 (
// Equation(s):
// \Master_0|Selector12~0_combout  = (\Master_0|state.IDLE2~q ) # ((\Master_0|state.WAIT_POOL1~q  & !\Slave_1|state.HANDSHAKE_READ~q ))

	.dataa(gnd),
	.datab(\Master_0|state.IDLE2~q ),
	.datac(\Master_0|state.WAIT_POOL1~q ),
	.datad(\Slave_1|state.HANDSHAKE_READ~q ),
	.cin(gnd),
	.combout(\Master_0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector12~0 .lut_mask = 16'hCCFC;
defparam \Master_0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N25
dffeas \Master_0|state.WAIT_POOL1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT_POOL1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT_POOL1 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT_POOL1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N10
cycloneive_lcell_comb \Master_0|state.START~0 (
// Equation(s):
// \Master_0|state.START~0_combout  = !\Master_0|state.DONE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|state.START~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|state.START~0 .lut_mask = 16'h0F0F;
defparam \Master_0|state.START~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y31_N11
dffeas \Master_0|state.START (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|state.START~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.START .is_wysiwyg = "true";
defparam \Master_0|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N26
cycloneive_lcell_comb \Master_0|Selector0~0 (
// Equation(s):
// \Master_0|Selector0~0_combout  = ((\Master_0|state.WRITE_L0~q  & !\Master_0|Equal0~4_combout )) # (!\Master_0|state.START~q )

	.dataa(\Master_0|state.START~q ),
	.datab(gnd),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector0~0 .lut_mask = 16'h55F5;
defparam \Master_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y31_N27
dffeas \Master_0|state.IDLE1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.IDLE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.IDLE1 .is_wysiwyg = "true";
defparam \Master_0|state.IDLE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N20
cycloneive_lcell_comb \Master_0|Selector1~0 (
// Equation(s):
// \Master_0|Selector1~0_combout  = (\Master_0|state.IDLE1~q ) # ((\Master_0|state.WAIT1~q  & !\Slave_0|state.HANDSHAKE~q ))

	.dataa(\Master_0|state.IDLE1~q ),
	.datab(gnd),
	.datac(\Master_0|state.WAIT1~q ),
	.datad(\Slave_0|state.HANDSHAKE~q ),
	.cin(gnd),
	.combout(\Master_0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector1~0 .lut_mask = 16'hAAFA;
defparam \Master_0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N21
dffeas \Master_0|state.WAIT1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT1 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N16
cycloneive_lcell_comb \Master_0|nextstate.CONV1~0 (
// Equation(s):
// \Master_0|nextstate.CONV1~0_combout  = (\Master_0|state.WAIT1~q  & \u_BUS|Mux0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WAIT1~q ),
	.datad(\u_BUS|Mux0~10_combout ),
	.cin(gnd),
	.combout(\Master_0|nextstate.CONV1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.CONV1~0 .lut_mask = 16'hF000;
defparam \Master_0|nextstate.CONV1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N17
dffeas \Master_0|state.CONV1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.CONV1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.CONV1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.CONV1 .is_wysiwyg = "true";
defparam \Master_0|state.CONV1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N6
cycloneive_lcell_comb \Master_0|Selector2~0 (
// Equation(s):
// \Master_0|Selector2~0_combout  = (\Master_0|state.CONV1~q ) # ((\Master_0|state.WAIT2~q  & !\Slave_0|state.HANDSHAKE~q ))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(gnd),
	.datac(\Master_0|state.WAIT2~q ),
	.datad(\Slave_0|state.HANDSHAKE~q ),
	.cin(gnd),
	.combout(\Master_0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector2~0 .lut_mask = 16'hAAFA;
defparam \Master_0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N7
dffeas \Master_0|state.WAIT2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT2 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N8
cycloneive_lcell_comb \Master_0|nextstate.CONV2~0 (
// Equation(s):
// \Master_0|nextstate.CONV2~0_combout  = (\u_BUS|Mux0~10_combout  & \Master_0|state.WAIT2~q )

	.dataa(\u_BUS|Mux0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|state.WAIT2~q ),
	.cin(gnd),
	.combout(\Master_0|nextstate.CONV2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.CONV2~0 .lut_mask = 16'hAA00;
defparam \Master_0|nextstate.CONV2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N9
dffeas \Master_0|state.CONV2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.CONV2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.CONV2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.CONV2 .is_wysiwyg = "true";
defparam \Master_0|state.CONV2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N4
cycloneive_lcell_comb \Master_0|Selector3~0 (
// Equation(s):
// \Master_0|Selector3~0_combout  = (\Master_0|state.CONV2~q ) # ((\Master_0|state.WAIT3~q  & !\Slave_0|state.HANDSHAKE~q ))

	.dataa(gnd),
	.datab(\Master_0|state.CONV2~q ),
	.datac(\Master_0|state.WAIT3~q ),
	.datad(\Slave_0|state.HANDSHAKE~q ),
	.cin(gnd),
	.combout(\Master_0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector3~0 .lut_mask = 16'hCCFC;
defparam \Master_0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N5
dffeas \Master_0|state.WAIT3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT3 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N30
cycloneive_lcell_comb \Master_0|nextstate.CONV3~0 (
// Equation(s):
// \Master_0|nextstate.CONV3~0_combout  = (\Master_0|state.WAIT3~q  & \u_BUS|Mux0~10_combout )

	.dataa(\Master_0|state.WAIT3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|Mux0~10_combout ),
	.cin(gnd),
	.combout(\Master_0|nextstate.CONV3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.CONV3~0 .lut_mask = 16'hAA00;
defparam \Master_0|nextstate.CONV3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N31
dffeas \Master_0|state.CONV3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.CONV3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.CONV3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.CONV3 .is_wysiwyg = "true";
defparam \Master_0|state.CONV3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N26
cycloneive_lcell_comb \Master_0|Selector4~0 (
// Equation(s):
// \Master_0|Selector4~0_combout  = (\Master_0|state.CONV3~q ) # ((\Master_0|state.WAIT4~q  & !\Slave_0|state.HANDSHAKE~q ))

	.dataa(gnd),
	.datab(\Master_0|state.CONV3~q ),
	.datac(\Master_0|state.WAIT4~q ),
	.datad(\Slave_0|state.HANDSHAKE~q ),
	.cin(gnd),
	.combout(\Master_0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector4~0 .lut_mask = 16'hCCFC;
defparam \Master_0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N27
dffeas \Master_0|state.WAIT4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT4 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N26
cycloneive_lcell_comb \Master_0|nextstate.CONV4~0 (
// Equation(s):
// \Master_0|nextstate.CONV4~0_combout  = (\Master_0|state.WAIT4~q  & \u_BUS|Mux0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WAIT4~q ),
	.datad(\u_BUS|Mux0~10_combout ),
	.cin(gnd),
	.combout(\Master_0|nextstate.CONV4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.CONV4~0 .lut_mask = 16'hF000;
defparam \Master_0|nextstate.CONV4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N27
dffeas \Master_0|state.CONV4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.CONV4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.CONV4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.CONV4 .is_wysiwyg = "true";
defparam \Master_0|state.CONV4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N10
cycloneive_lcell_comb \Master_0|Selector5~0 (
// Equation(s):
// \Master_0|Selector5~0_combout  = (\Master_0|state.CONV4~q ) # ((!\Slave_0|state.HANDSHAKE~q  & \Master_0|state.WAIT5~q ))

	.dataa(\Slave_0|state.HANDSHAKE~q ),
	.datab(gnd),
	.datac(\Master_0|state.WAIT5~q ),
	.datad(\Master_0|state.CONV4~q ),
	.cin(gnd),
	.combout(\Master_0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector5~0 .lut_mask = 16'hFF50;
defparam \Master_0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N11
dffeas \Master_0|state.WAIT5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT5 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N20
cycloneive_lcell_comb \Master_0|nextstate.CONV5~0 (
// Equation(s):
// \Master_0|nextstate.CONV5~0_combout  = (\u_BUS|Mux0~10_combout  & \Master_0|state.WAIT5~q )

	.dataa(\u_BUS|Mux0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|state.WAIT5~q ),
	.cin(gnd),
	.combout(\Master_0|nextstate.CONV5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.CONV5~0 .lut_mask = 16'hAA00;
defparam \Master_0|nextstate.CONV5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N21
dffeas \Master_0|state.CONV5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.CONV5~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.CONV5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.CONV5 .is_wysiwyg = "true";
defparam \Master_0|state.CONV5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N16
cycloneive_lcell_comb \Master_0|Selector6~0 (
// Equation(s):
// \Master_0|Selector6~0_combout  = (\Master_0|state.CONV5~q ) # ((!\Slave_0|state.HANDSHAKE~q  & \Master_0|state.WAIT6~q ))

	.dataa(\Slave_0|state.HANDSHAKE~q ),
	.datab(gnd),
	.datac(\Master_0|state.WAIT6~q ),
	.datad(\Master_0|state.CONV5~q ),
	.cin(gnd),
	.combout(\Master_0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector6~0 .lut_mask = 16'hFF50;
defparam \Master_0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N17
dffeas \Master_0|state.WAIT6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT6 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N4
cycloneive_lcell_comb \Master_0|nextstate.CONV6~0 (
// Equation(s):
// \Master_0|nextstate.CONV6~0_combout  = (\u_BUS|Mux0~10_combout  & \Master_0|state.WAIT6~q )

	.dataa(\u_BUS|Mux0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|state.WAIT6~q ),
	.cin(gnd),
	.combout(\Master_0|nextstate.CONV6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.CONV6~0 .lut_mask = 16'hAA00;
defparam \Master_0|nextstate.CONV6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N5
dffeas \Master_0|state.CONV6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.CONV6~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.CONV6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.CONV6 .is_wysiwyg = "true";
defparam \Master_0|state.CONV6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N6
cycloneive_lcell_comb \Master_0|Selector7~0 (
// Equation(s):
// \Master_0|Selector7~0_combout  = (\Master_0|state.CONV6~q ) # ((!\Slave_0|state.HANDSHAKE~q  & \Master_0|state.WAIT7~q ))

	.dataa(\Slave_0|state.HANDSHAKE~q ),
	.datab(gnd),
	.datac(\Master_0|state.WAIT7~q ),
	.datad(\Master_0|state.CONV6~q ),
	.cin(gnd),
	.combout(\Master_0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector7~0 .lut_mask = 16'hFF50;
defparam \Master_0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N7
dffeas \Master_0|state.WAIT7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT7 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N6
cycloneive_lcell_comb \Master_0|nextstate.CONV7~0 (
// Equation(s):
// \Master_0|nextstate.CONV7~0_combout  = (\Master_0|state.WAIT7~q  & \u_BUS|Mux0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WAIT7~q ),
	.datad(\u_BUS|Mux0~10_combout ),
	.cin(gnd),
	.combout(\Master_0|nextstate.CONV7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.CONV7~0 .lut_mask = 16'hF000;
defparam \Master_0|nextstate.CONV7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N7
dffeas \Master_0|state.CONV7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.CONV7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.CONV7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.CONV7 .is_wysiwyg = "true";
defparam \Master_0|state.CONV7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N4
cycloneive_lcell_comb \Master_0|Selector8~0 (
// Equation(s):
// \Master_0|Selector8~0_combout  = (\Master_0|state.CONV7~q ) # ((!\Slave_0|state.HANDSHAKE~q  & \Master_0|state.WAIT8~q ))

	.dataa(\Slave_0|state.HANDSHAKE~q ),
	.datab(gnd),
	.datac(\Master_0|state.WAIT8~q ),
	.datad(\Master_0|state.CONV7~q ),
	.cin(gnd),
	.combout(\Master_0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector8~0 .lut_mask = 16'hFF50;
defparam \Master_0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N5
dffeas \Master_0|state.WAIT8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT8 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N18
cycloneive_lcell_comb \Master_0|WideNor5~1 (
// Equation(s):
// \Master_0|WideNor5~1_combout  = (!\Master_0|state.WAIT7~q  & (!\Master_0|state.WAIT6~q  & (!\Master_0|state.WAIT8~q  & !\Master_0|state.WAIT5~q )))

	.dataa(\Master_0|state.WAIT7~q ),
	.datab(\Master_0|state.WAIT6~q ),
	.datac(\Master_0|state.WAIT8~q ),
	.datad(\Master_0|state.WAIT5~q ),
	.cin(gnd),
	.combout(\Master_0|WideNor5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor5~1 .lut_mask = 16'h0001;
defparam \Master_0|WideNor5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N24
cycloneive_lcell_comb \Master_0|WideNor5~0 (
// Equation(s):
// \Master_0|WideNor5~0_combout  = (!\Master_0|state.WAIT2~q  & (!\Master_0|state.WAIT3~q  & (!\Master_0|state.WAIT4~q  & !\Master_0|state.WAIT1~q )))

	.dataa(\Master_0|state.WAIT2~q ),
	.datab(\Master_0|state.WAIT3~q ),
	.datac(\Master_0|state.WAIT4~q ),
	.datad(\Master_0|state.WAIT1~q ),
	.cin(gnd),
	.combout(\Master_0|WideNor5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor5~0 .lut_mask = 16'h0001;
defparam \Master_0|WideNor5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N24
cycloneive_lcell_comb \Master_0|nextstate.CONV8~0 (
// Equation(s):
// \Master_0|nextstate.CONV8~0_combout  = (\Master_0|state.WAIT8~q  & \u_BUS|Mux0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WAIT8~q ),
	.datad(\u_BUS|Mux0~10_combout ),
	.cin(gnd),
	.combout(\Master_0|nextstate.CONV8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.CONV8~0 .lut_mask = 16'hF000;
defparam \Master_0|nextstate.CONV8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N25
dffeas \Master_0|state.CONV8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.CONV8~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.CONV8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.CONV8 .is_wysiwyg = "true";
defparam \Master_0|state.CONV8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N28
cycloneive_lcell_comb \Master_0|Selector9~0 (
// Equation(s):
// \Master_0|Selector9~0_combout  = (\Master_0|state.CONV8~q ) # ((!\Slave_0|state.HANDSHAKE~q  & \Master_0|state.WAIT9~q ))

	.dataa(\Slave_0|state.HANDSHAKE~q ),
	.datab(\Master_0|state.CONV8~q ),
	.datac(\Master_0|state.WAIT9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector9~0 .lut_mask = 16'hDCDC;
defparam \Master_0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N29
dffeas \Master_0|state.WAIT9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT9 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N22
cycloneive_lcell_comb \Master_0|WideNor5~2 (
// Equation(s):
// \Master_0|WideNor5~2_combout  = (!\Master_0|state.WAIT_POOL1~q  & (\Master_0|WideNor5~1_combout  & (\Master_0|WideNor5~0_combout  & !\Master_0|state.WAIT9~q )))

	.dataa(\Master_0|state.WAIT_POOL1~q ),
	.datab(\Master_0|WideNor5~1_combout ),
	.datac(\Master_0|WideNor5~0_combout ),
	.datad(\Master_0|state.WAIT9~q ),
	.cin(gnd),
	.combout(\Master_0|WideNor5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor5~2 .lut_mask = 16'h0040;
defparam \Master_0|WideNor5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N26
cycloneive_lcell_comb \Slave_1|next_state.HANDSHAKE_READ~0 (
// Equation(s):
// \Slave_1|next_state.HANDSHAKE_READ~0_combout  = (!\Master_0|WideNor5~2_combout  & (!\Slave_1|state.IDLE~q  & (\Master_0|ID_M[1]~0_combout  & \Master_0|WideOr17~combout )))

	.dataa(\Master_0|WideNor5~2_combout ),
	.datab(\Slave_1|state.IDLE~q ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\Slave_1|next_state.HANDSHAKE_READ~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|next_state.HANDSHAKE_READ~0 .lut_mask = 16'h1000;
defparam \Slave_1|next_state.HANDSHAKE_READ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y30_N27
dffeas \Slave_1|state.HANDSHAKE_READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|next_state.HANDSHAKE_READ~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|state.HANDSHAKE_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|state.HANDSHAKE_READ .is_wysiwyg = "true";
defparam \Slave_1|state.HANDSHAKE_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N12
cycloneive_lcell_comb \Slave_1|state.READ1~feeder (
// Equation(s):
// \Slave_1|state.READ1~feeder_combout  = \Slave_1|state.HANDSHAKE_READ~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Slave_1|state.HANDSHAKE_READ~q ),
	.cin(gnd),
	.combout(\Slave_1|state.READ1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|state.READ1~feeder .lut_mask = 16'hFF00;
defparam \Slave_1|state.READ1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N13
dffeas \Slave_1|state.READ1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|state.READ1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|state.READ1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|state.READ1 .is_wysiwyg = "true";
defparam \Slave_1|state.READ1 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y30_N19
dffeas \Slave_1|state.READ2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Slave_1|state.READ1~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|state.READ2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|state.READ2 .is_wysiwyg = "true";
defparam \Slave_1|state.READ2 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N9
dffeas \Slave_1|state.READ3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Slave_1|state.READ2~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|state.READ3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|state.READ3 .is_wysiwyg = "true";
defparam \Slave_1|state.READ3 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y30_N7
dffeas \Slave_1|state.READ4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Slave_1|state.READ3~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|state.READ4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|state.READ4 .is_wysiwyg = "true";
defparam \Slave_1|state.READ4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N6
cycloneive_lcell_comb \Slave_1|Selector0~0 (
// Equation(s):
// \Slave_1|Selector0~0_combout  = (\Master_0|WideOr17~combout  & (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideNor6~combout ) # (!\Master_0|WideNor5~2_combout ))))

	.dataa(\Master_0|WideNor6~combout ),
	.datab(\Master_0|WideOr17~combout ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideNor5~2_combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector0~0 .lut_mask = 16'h80C0;
defparam \Slave_1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N20
cycloneive_lcell_comb \Slave_1|Selector0~1 (
// Equation(s):
// \Slave_1|Selector0~1_combout  = (!\Slave_1|state.WRITE~q  & (!\Slave_1|state.READ4~q  & ((\Slave_1|state.IDLE~q ) # (\Slave_1|Selector0~0_combout ))))

	.dataa(\Slave_1|state.WRITE~q ),
	.datab(\Slave_1|state.READ4~q ),
	.datac(\Slave_1|state.IDLE~q ),
	.datad(\Slave_1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\Slave_1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Selector0~1 .lut_mask = 16'h1110;
defparam \Slave_1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y30_N21
dffeas \Slave_1|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|state.IDLE .is_wysiwyg = "true";
defparam \Slave_1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N30
cycloneive_lcell_comb \Slave_1|next_state.HANDSHAKE_WRITE~0 (
// Equation(s):
// \Slave_1|next_state.HANDSHAKE_WRITE~0_combout  = (\Master_0|WideNor6~combout  & (!\Slave_1|state.IDLE~q  & (\Master_0|ID_M[1]~0_combout  & \Master_0|WideOr17~combout )))

	.dataa(\Master_0|WideNor6~combout ),
	.datab(\Slave_1|state.IDLE~q ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\Slave_1|next_state.HANDSHAKE_WRITE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|next_state.HANDSHAKE_WRITE~0 .lut_mask = 16'h2000;
defparam \Slave_1|next_state.HANDSHAKE_WRITE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y30_N31
dffeas \Slave_1|state.HANDSHAKE_WRITE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|next_state.HANDSHAKE_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|state.HANDSHAKE_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|state.HANDSHAKE_WRITE .is_wysiwyg = "true";
defparam \Slave_1|state.HANDSHAKE_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N0
cycloneive_lcell_comb \Master_0|nextstate.CONV9~0 (
// Equation(s):
// \Master_0|nextstate.CONV9~0_combout  = (\u_BUS|Mux0~10_combout  & \Master_0|state.WAIT9~q )

	.dataa(\u_BUS|Mux0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|state.WAIT9~q ),
	.cin(gnd),
	.combout(\Master_0|nextstate.CONV9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.CONV9~0 .lut_mask = 16'hAA00;
defparam \Master_0|nextstate.CONV9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N1
dffeas \Master_0|state.CONV9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.CONV9~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.CONV9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.CONV9 .is_wysiwyg = "true";
defparam \Master_0|state.CONV9 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N25
dffeas \Master_0|state.RELU (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Master_0|state.CONV9~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.RELU~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.RELU .is_wysiwyg = "true";
defparam \Master_0|state.RELU .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N22
cycloneive_lcell_comb \Master_0|Selector10~0 (
// Equation(s):
// \Master_0|Selector10~0_combout  = (\Master_0|state.RELU~q ) # ((!\Slave_1|state.HANDSHAKE_WRITE~q  & \Master_0|state.WAIT_WRITE0~q ))

	.dataa(\Slave_1|state.HANDSHAKE_WRITE~q ),
	.datab(gnd),
	.datac(\Master_0|state.WAIT_WRITE0~q ),
	.datad(\Master_0|state.RELU~q ),
	.cin(gnd),
	.combout(\Master_0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector10~0 .lut_mask = 16'hFF50;
defparam \Master_0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N23
dffeas \Master_0|state.WAIT_WRITE0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT_WRITE0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT_WRITE0 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT_WRITE0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N12
cycloneive_lcell_comb \Master_0|WideNor6 (
// Equation(s):
// \Master_0|WideNor6~combout  = (\Master_0|state.WAIT_WRITE0~q ) # (\Master_0|state.WAIT_WRITE1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WAIT_WRITE0~q ),
	.datad(\Master_0|state.WAIT_WRITE1~q ),
	.cin(gnd),
	.combout(\Master_0|WideNor6~combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor6 .lut_mask = 16'hFFF0;
defparam \Master_0|WideNor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N6
cycloneive_lcell_comb \u_BUS|Decoder0~2 (
// Equation(s):
// \u_BUS|Decoder0~2_combout  = (!\Master_0|WideOr17~combout  & ((\Master_0|state.WRITE_L1~q ) # (\Master_0|state.WAIT_WRITE1~q )))

	.dataa(gnd),
	.datab(\Master_0|WideOr17~combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|state.WAIT_WRITE1~q ),
	.cin(gnd),
	.combout(\u_BUS|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Decoder0~2 .lut_mask = 16'h3330;
defparam \u_BUS|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N20
cycloneive_lcell_comb \Slave_2|Selector0~0 (
// Equation(s):
// \Slave_2|Selector0~0_combout  = (!\Slave_2|state.WRITE~q  & ((\Slave_2|state.IDLE~q ) # ((\Master_0|WideNor6~combout  & \u_BUS|Decoder0~2_combout ))))

	.dataa(\Slave_2|state.WRITE~q ),
	.datab(\Master_0|WideNor6~combout ),
	.datac(\Slave_2|state.IDLE~q ),
	.datad(\u_BUS|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector0~0 .lut_mask = 16'h5450;
defparam \Slave_2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N21
dffeas \Slave_2|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|state.IDLE .is_wysiwyg = "true";
defparam \Slave_2|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N14
cycloneive_lcell_comb \Slave_2|next_state.HANDSHAKE_WRITE~0 (
// Equation(s):
// \Slave_2|next_state.HANDSHAKE_WRITE~0_combout  = (!\Slave_2|state.IDLE~q  & (!\Master_0|WideOr17~combout  & (!\Master_0|ID_M[1]~0_combout  & \Master_0|WideNor6~combout )))

	.dataa(\Slave_2|state.IDLE~q ),
	.datab(\Master_0|WideOr17~combout ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideNor6~combout ),
	.cin(gnd),
	.combout(\Slave_2|next_state.HANDSHAKE_WRITE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|next_state.HANDSHAKE_WRITE~0 .lut_mask = 16'h0100;
defparam \Slave_2|next_state.HANDSHAKE_WRITE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y30_N15
dffeas \Slave_2|state.HANDSHAKE_WRITE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|next_state.HANDSHAKE_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|state.HANDSHAKE_WRITE .is_wysiwyg = "true";
defparam \Slave_2|state.HANDSHAKE_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N12
cycloneive_lcell_comb \Master_0|Selector13~0 (
// Equation(s):
// \Master_0|Selector13~0_combout  = (\Master_0|state.POOL4~q ) # ((!\Slave_2|state.HANDSHAKE_WRITE~q  & \Master_0|state.WAIT_WRITE1~q ))

	.dataa(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datab(gnd),
	.datac(\Master_0|state.WAIT_WRITE1~q ),
	.datad(\Master_0|state.POOL4~q ),
	.cin(gnd),
	.combout(\Master_0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector13~0 .lut_mask = 16'hFF50;
defparam \Master_0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N13
dffeas \Master_0|state.WAIT_WRITE1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WAIT_WRITE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WAIT_WRITE1 .is_wysiwyg = "true";
defparam \Master_0|state.WAIT_WRITE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N10
cycloneive_lcell_comb \Master_0|nextstate.WRITE_L1~0 (
// Equation(s):
// \Master_0|nextstate.WRITE_L1~0_combout  = (\Master_0|state.WAIT_WRITE1~q  & \u_BUS|Mux1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WAIT_WRITE1~q ),
	.datad(\u_BUS|Mux1~2_combout ),
	.cin(gnd),
	.combout(\Master_0|nextstate.WRITE_L1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.WRITE_L1~0 .lut_mask = 16'hF000;
defparam \Master_0|nextstate.WRITE_L1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N11
dffeas \Master_0|state.WRITE_L1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.WRITE_L1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.WRITE_L1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.WRITE_L1 .is_wysiwyg = "true";
defparam \Master_0|state.WRITE_L1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N8
cycloneive_lcell_comb \Master_0|nextstate.DONE~0 (
// Equation(s):
// \Master_0|nextstate.DONE~0_combout  = (\Master_0|state.WRITE_L1~q  & \Master_0|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|nextstate.DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|nextstate.DONE~0 .lut_mask = 16'hF000;
defparam \Master_0|nextstate.DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y31_N9
dffeas \Master_0|state.DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|nextstate.DONE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|state.DONE .is_wysiwyg = "true";
defparam \Master_0|state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N28
cycloneive_lcell_comb \Slave_1|SRAM_A~16 (
// Equation(s):
// \Slave_1|SRAM_A~16_combout  = (\Slave_1|state.HANDSHAKE_WRITE~q ) # (\Slave_1|state.HANDSHAKE_READ~q )

	.dataa(\Slave_1|state.HANDSHAKE_WRITE~q ),
	.datab(gnd),
	.datac(\Slave_1|state.HANDSHAKE_READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A~16_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A~16 .lut_mask = 16'hFAFA;
defparam \Slave_1|SRAM_A~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N10
cycloneive_lcell_comb \Slave_1|Add0~1 (
// Equation(s):
// \Slave_1|Add0~1_combout  = (\Slave_1|state.WRITE~q ) # (((\Slave_1|state.READ4~q ) # (\Slave_1|SRAM_A~16_combout )) # (!\Slave_1|state.IDLE~q ))

	.dataa(\Slave_1|state.WRITE~q ),
	.datab(\Slave_1|state.IDLE~q ),
	.datac(\Slave_1|state.READ4~q ),
	.datad(\Slave_1|SRAM_A~16_combout ),
	.cin(gnd),
	.combout(\Slave_1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Add0~1 .lut_mask = 16'hFFFB;
defparam \Slave_1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N0
cycloneive_lcell_comb \Slave_1|Add0~0 (
// Equation(s):
// \Slave_1|Add0~0_combout  = (\Slave_1|SRAM_A [0] & ((\Slave_1|state.READ3~q ) # ((\Slave_1|state.READ2~q ) # (\Slave_1|state.READ1~q ))))

	.dataa(\Slave_1|SRAM_A [0]),
	.datab(\Slave_1|state.READ3~q ),
	.datac(\Slave_1|state.READ2~q ),
	.datad(\Slave_1|state.READ1~q ),
	.cin(gnd),
	.combout(\Slave_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Add0~0 .lut_mask = 16'hAAA8;
defparam \Slave_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N6
cycloneive_lcell_comb \Slave_1|SRAM_A[0]~17 (
// Equation(s):
// \Slave_1|SRAM_A[0]~17_combout  = (\Slave_1|Add0~1_combout  & (\Slave_1|Add0~0_combout  & VCC)) # (!\Slave_1|Add0~1_combout  & (\Slave_1|Add0~0_combout  $ (VCC)))
// \Slave_1|SRAM_A[0]~18  = CARRY((!\Slave_1|Add0~1_combout  & \Slave_1|Add0~0_combout ))

	.dataa(\Slave_1|Add0~1_combout ),
	.datab(\Slave_1|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[0]~17_combout ),
	.cout(\Slave_1|SRAM_A[0]~18 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[0]~17 .lut_mask = 16'h9944;
defparam \Slave_1|SRAM_A[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N0
cycloneive_lcell_comb \Master_0|Selector122~0 (
// Equation(s):
// \Master_0|Selector122~0_combout  = ((\Master_0|state.WAIT_WRITE0~q ) # ((\Master_0|state.WRITE_L0~q ) # (!\Master_0|WideNor5~2_combout ))) # (!\Master_0|WideNor4~0_combout )

	.dataa(\Master_0|WideNor4~0_combout ),
	.datab(\Master_0|state.WAIT_WRITE0~q ),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|WideNor5~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector122~0 .lut_mask = 16'hFDFF;
defparam \Master_0|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N2
cycloneive_lcell_comb \Master_0|WideNor0~0 (
// Equation(s):
// \Master_0|WideNor0~0_combout  = (!\Master_0|state.CONV1~q  & (!\Master_0|state.IDLE1~q  & !\Master_0|state.CONV2~q ))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(gnd),
	.datac(\Master_0|state.IDLE1~q ),
	.datad(\Master_0|state.CONV2~q ),
	.cin(gnd),
	.combout(\Master_0|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor0~0 .lut_mask = 16'h0005;
defparam \Master_0|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N22
cycloneive_lcell_comb \Master_0|Selector25~0 (
// Equation(s):
// \Master_0|Selector25~0_combout  = (!\Master_0|state.CONV7~q  & (!\Master_0|state.CONV5~q  & (!\Master_0|state.CONV4~q  & !\Master_0|state.CONV8~q )))

	.dataa(\Master_0|state.CONV7~q ),
	.datab(\Master_0|state.CONV5~q ),
	.datac(\Master_0|state.CONV4~q ),
	.datad(\Master_0|state.CONV8~q ),
	.cin(gnd),
	.combout(\Master_0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector25~0 .lut_mask = 16'h0001;
defparam \Master_0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N28
cycloneive_lcell_comb \Master_0|WideNor0 (
// Equation(s):
// \Master_0|WideNor0~combout  = (\Master_0|state.CONV6~q ) # (((\Master_0|state.CONV3~q ) # (!\Master_0|Selector25~0_combout )) # (!\Master_0|WideNor0~0_combout ))

	.dataa(\Master_0|state.CONV6~q ),
	.datab(\Master_0|WideNor0~0_combout ),
	.datac(\Master_0|state.CONV3~q ),
	.datad(\Master_0|Selector25~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor0 .lut_mask = 16'hFBFF;
defparam \Master_0|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N22
cycloneive_lcell_comb \Master_0|LessThan1~0 (
// Equation(s):
// \Master_0|LessThan1~0_combout  = (\Master_0|pos [3]) # ((\Master_0|pos [2]) # ((\Master_0|pos [4]) # (\Master_0|pos [5])))

	.dataa(\Master_0|pos [3]),
	.datab(\Master_0|pos [2]),
	.datac(\Master_0|pos [4]),
	.datad(\Master_0|pos [5]),
	.cin(gnd),
	.combout(\Master_0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \Master_0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N22
cycloneive_lcell_comb \Master_0|iaddr[1]~1 (
// Equation(s):
// \Master_0|iaddr[1]~1_combout  = (\Master_0|state.CONV6~q ) # ((\Master_0|state.CONV3~q ) # (\Master_0|state.IDLE1~q ))

	.dataa(\Master_0|state.CONV6~q ),
	.datab(\Master_0|state.CONV3~q ),
	.datac(\Master_0|state.IDLE1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|iaddr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|iaddr[1]~1 .lut_mask = 16'hFEFE;
defparam \Master_0|iaddr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N12
cycloneive_lcell_comb \Master_0|Selector25~2 (
// Equation(s):
// \Master_0|Selector25~2_combout  = ((\Master_0|iaddr[1]~1_combout  & ((\Master_0|LessThan1~0_combout ) # (\Master_0|pos [1])))) # (!\Master_0|Selector25~0_combout )

	.dataa(\Master_0|LessThan1~0_combout ),
	.datab(\Master_0|iaddr[1]~1_combout ),
	.datac(\Master_0|Selector25~0_combout ),
	.datad(\Master_0|pos [1]),
	.cin(gnd),
	.combout(\Master_0|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector25~2 .lut_mask = 16'hCF8F;
defparam \Master_0|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y29_N18
cycloneive_lcell_comb \Master_0|Selector25~3 (
// Equation(s):
// \Master_0|Selector25~3_combout  = (\Master_0|pos [0] & ((\Master_0|state.CONV1~q ) # ((\Master_0|state.CONV2~q ) # (\Master_0|Selector25~2_combout ))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|state.CONV2~q ),
	.datac(\Master_0|pos [0]),
	.datad(\Master_0|Selector25~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector25~3 .lut_mask = 16'hF0E0;
defparam \Master_0|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N20
cycloneive_lcell_comb \Master_0|iaddr[1]~0 (
// Equation(s):
// \Master_0|iaddr[1]~0_combout  = (\Master_0|state.CONV2~q ) # ((\Master_0|state.CONV8~q ) # (\Master_0|state.CONV5~q ))

	.dataa(gnd),
	.datab(\Master_0|state.CONV2~q ),
	.datac(\Master_0|state.CONV8~q ),
	.datad(\Master_0|state.CONV5~q ),
	.cin(gnd),
	.combout(\Master_0|iaddr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|iaddr[1]~0 .lut_mask = 16'hFFFC;
defparam \Master_0|iaddr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N8
cycloneive_lcell_comb \Master_0|Selector25~1 (
// Equation(s):
// \Master_0|Selector25~1_combout  = (\Master_0|Equal0~2_combout  & (\Master_0|iaddr[1]~0_combout  & \Master_0|pos [5]))

	.dataa(gnd),
	.datab(\Master_0|Equal0~2_combout ),
	.datac(\Master_0|iaddr[1]~0_combout ),
	.datad(\Master_0|pos [5]),
	.cin(gnd),
	.combout(\Master_0|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector25~1 .lut_mask = 16'hC000;
defparam \Master_0|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y29_N24
cycloneive_lcell_comb \Master_0|Selector25~4 (
// Equation(s):
// \Master_0|Selector25~4_combout  = (\Master_0|Selector25~3_combout ) # ((\Master_0|Selector25~1_combout ) # ((!\Master_0|WideNor0~combout  & \Master_0|iaddr [0])))

	.dataa(\Master_0|WideNor0~combout ),
	.datab(\Master_0|Selector25~3_combout ),
	.datac(\Master_0|iaddr [0]),
	.datad(\Master_0|Selector25~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector25~4 .lut_mask = 16'hFFDC;
defparam \Master_0|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y29_N25
dffeas \Master_0|iaddr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector25~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[0] .is_wysiwyg = "true";
defparam \Master_0|iaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y29_N12
cycloneive_lcell_comb \Master_0|Selector133~0 (
// Equation(s):
// \Master_0|Selector133~0_combout  = (\Master_0|WideOr17~combout  & (\Master_0|pos [0])) # (!\Master_0|WideOr17~combout  & ((\Master_0|iaddr [0])))

	.dataa(\Master_0|pos [0]),
	.datab(gnd),
	.datac(\Master_0|WideOr17~combout ),
	.datad(\Master_0|iaddr [0]),
	.cin(gnd),
	.combout(\Master_0|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector133~0 .lut_mask = 16'hAFA0;
defparam \Master_0|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N8
cycloneive_lcell_comb \Master_0|max_count[0]~12 (
// Equation(s):
// \Master_0|max_count[0]~12_combout  = \Master_0|max_count [0] $ (VCC)
// \Master_0|max_count[0]~13  = CARRY(\Master_0|max_count [0])

	.dataa(gnd),
	.datab(\Master_0|max_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|max_count[0]~12_combout ),
	.cout(\Master_0|max_count[0]~13 ));
// synopsys translate_off
defparam \Master_0|max_count[0]~12 .lut_mask = 16'h33CC;
defparam \Master_0|max_count[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y31_N9
dffeas \Master_0|max_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[0] .is_wysiwyg = "true";
defparam \Master_0|max_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N18
cycloneive_lcell_comb \Master_0|Selector133~1 (
// Equation(s):
// \Master_0|Selector133~1_combout  = (\Master_0|Selector122~0_combout  & (\Master_0|Selector133~0_combout )) # (!\Master_0|Selector122~0_combout  & (((!\Master_0|ID_M[1]~0_combout  & \Master_0|max_count [0]))))

	.dataa(\Master_0|Selector122~0_combout ),
	.datab(\Master_0|Selector133~0_combout ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|max_count [0]),
	.cin(gnd),
	.combout(\Master_0|Selector133~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector133~1 .lut_mask = 16'h8D88;
defparam \Master_0|Selector133~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N2
cycloneive_lcell_comb \Slave_1|SRAM_A[11]~41 (
// Equation(s):
// \Slave_1|SRAM_A[11]~41_combout  = (\Slave_1|SRAM_A~16_combout  & ((\Master_0|state.WRITE_L1~q ) # ((\Master_0|state.WAIT_WRITE1~q ) # (!\Master_0|WideOr17~combout ))))

	.dataa(\Master_0|state.WRITE_L1~q ),
	.datab(\Slave_1|SRAM_A~16_combout ),
	.datac(\Master_0|state.WAIT_WRITE1~q ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\Slave_1|SRAM_A[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[11]~41 .lut_mask = 16'hC8CC;
defparam \Slave_1|SRAM_A[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N22
cycloneive_lcell_comb \Slave_1|WideNor0~0 (
// Equation(s):
// \Slave_1|WideNor0~0_combout  = (!\Slave_1|state.WRITE~q  & (!\Slave_1|state.READ4~q  & \Slave_1|state.IDLE~q ))

	.dataa(\Slave_1|state.WRITE~q ),
	.datab(gnd),
	.datac(\Slave_1|state.READ4~q ),
	.datad(\Slave_1|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_1|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|WideNor0~0 .lut_mask = 16'h0500;
defparam \Slave_1|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N7
dffeas \Slave_1|SRAM_A[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[0]~17_combout ),
	.asdata(\Master_0|Selector133~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[0] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N18
cycloneive_lcell_comb \Slave_1|Add0~2 (
// Equation(s):
// \Slave_1|Add0~2_combout  = (\Slave_1|SRAM_A [1] & ((\Slave_1|state.READ1~q ) # ((\Slave_1|state.READ3~q ) # (\Slave_1|state.READ2~q ))))

	.dataa(\Slave_1|state.READ1~q ),
	.datab(\Slave_1|state.READ3~q ),
	.datac(\Slave_1|state.READ2~q ),
	.datad(\Slave_1|SRAM_A [1]),
	.cin(gnd),
	.combout(\Slave_1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Add0~2 .lut_mask = 16'hFE00;
defparam \Slave_1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N8
cycloneive_lcell_comb \Slave_1|SRAM_A[1]~19 (
// Equation(s):
// \Slave_1|SRAM_A[1]~19_combout  = (\Slave_1|state.READ2~q  & ((\Slave_1|Add0~2_combout  & (\Slave_1|SRAM_A[0]~18  & VCC)) # (!\Slave_1|Add0~2_combout  & (!\Slave_1|SRAM_A[0]~18 )))) # (!\Slave_1|state.READ2~q  & ((\Slave_1|Add0~2_combout  & 
// (!\Slave_1|SRAM_A[0]~18 )) # (!\Slave_1|Add0~2_combout  & ((\Slave_1|SRAM_A[0]~18 ) # (GND)))))
// \Slave_1|SRAM_A[1]~20  = CARRY((\Slave_1|state.READ2~q  & (!\Slave_1|Add0~2_combout  & !\Slave_1|SRAM_A[0]~18 )) # (!\Slave_1|state.READ2~q  & ((!\Slave_1|SRAM_A[0]~18 ) # (!\Slave_1|Add0~2_combout ))))

	.dataa(\Slave_1|state.READ2~q ),
	.datab(\Slave_1|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[0]~18 ),
	.combout(\Slave_1|SRAM_A[1]~19_combout ),
	.cout(\Slave_1|SRAM_A[1]~20 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[1]~19 .lut_mask = 16'h9617;
defparam \Slave_1|SRAM_A[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N10
cycloneive_lcell_comb \Master_0|max_count[1]~14 (
// Equation(s):
// \Master_0|max_count[1]~14_combout  = (\Master_0|max_count [1] & (!\Master_0|max_count[0]~13 )) # (!\Master_0|max_count [1] & ((\Master_0|max_count[0]~13 ) # (GND)))
// \Master_0|max_count[1]~15  = CARRY((!\Master_0|max_count[0]~13 ) # (!\Master_0|max_count [1]))

	.dataa(\Master_0|max_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_count[0]~13 ),
	.combout(\Master_0|max_count[1]~14_combout ),
	.cout(\Master_0|max_count[1]~15 ));
// synopsys translate_off
defparam \Master_0|max_count[1]~14 .lut_mask = 16'h5A5F;
defparam \Master_0|max_count[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N11
dffeas \Master_0|max_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[1]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[1] .is_wysiwyg = "true";
defparam \Master_0|max_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N24
cycloneive_lcell_comb \Master_0|Selector24~0 (
// Equation(s):
// \Master_0|Selector24~0_combout  = (\Master_0|iaddr[1]~0_combout  & (((\Master_0|pos [5] & \Master_0|Equal0~2_combout )) # (!\Master_0|pos [1])))

	.dataa(\Master_0|iaddr[1]~0_combout ),
	.datab(\Master_0|pos [5]),
	.datac(\Master_0|pos [1]),
	.datad(\Master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector24~0 .lut_mask = 16'h8A0A;
defparam \Master_0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N30
cycloneive_lcell_comb \Master_0|Selector24~1 (
// Equation(s):
// \Master_0|Selector24~1_combout  = (\Master_0|iaddr[1]~0_combout ) # ((!\Master_0|LessThan1~0_combout  & (\Master_0|iaddr[1]~1_combout  & !\Master_0|pos [1])))

	.dataa(\Master_0|LessThan1~0_combout ),
	.datab(\Master_0|iaddr[1]~1_combout ),
	.datac(\Master_0|iaddr[1]~0_combout ),
	.datad(\Master_0|pos [1]),
	.cin(gnd),
	.combout(\Master_0|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector24~1 .lut_mask = 16'hF0F4;
defparam \Master_0|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N12
cycloneive_lcell_comb \Master_0|Add1~0 (
// Equation(s):
// \Master_0|Add1~0_combout  = (\Master_0|pos [1] & (\Master_0|iaddr[1]~1_combout  $ (VCC))) # (!\Master_0|pos [1] & (\Master_0|iaddr[1]~1_combout  & VCC))
// \Master_0|Add1~1  = CARRY((\Master_0|pos [1] & \Master_0|iaddr[1]~1_combout ))

	.dataa(\Master_0|pos [1]),
	.datab(\Master_0|iaddr[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add1~0_combout ),
	.cout(\Master_0|Add1~1 ));
// synopsys translate_off
defparam \Master_0|Add1~0 .lut_mask = 16'h6688;
defparam \Master_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N4
cycloneive_lcell_comb \Master_0|Selector24~2 (
// Equation(s):
// \Master_0|Selector24~2_combout  = (\Master_0|Selector24~0_combout ) # ((!\Master_0|Selector24~1_combout  & \Master_0|Add1~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|Selector24~0_combout ),
	.datac(\Master_0|Selector24~1_combout ),
	.datad(\Master_0|Add1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector24~2 .lut_mask = 16'hCFCC;
defparam \Master_0|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y31_N5
dffeas \Master_0|iaddr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector24~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[1] .is_wysiwyg = "true";
defparam \Master_0|iaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N0
cycloneive_lcell_comb \Master_0|Selector132~0 (
// Equation(s):
// \Master_0|Selector132~0_combout  = (\Master_0|WideOr17~combout  & ((\Master_0|pos [1]))) # (!\Master_0|WideOr17~combout  & (\Master_0|iaddr [1]))

	.dataa(\Master_0|iaddr [1]),
	.datab(\Master_0|pos [1]),
	.datac(\Master_0|WideOr17~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector132~0 .lut_mask = 16'hCACA;
defparam \Master_0|Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N4
cycloneive_lcell_comb \Master_0|Selector132~1 (
// Equation(s):
// \Master_0|Selector132~1_combout  = (\Master_0|Selector122~0_combout  & (((\Master_0|Selector132~0_combout )))) # (!\Master_0|Selector122~0_combout  & (\Master_0|max_count [1] & ((!\Master_0|ID_M[1]~0_combout ))))

	.dataa(\Master_0|max_count [1]),
	.datab(\Master_0|Selector122~0_combout ),
	.datac(\Master_0|Selector132~0_combout ),
	.datad(\Master_0|ID_M[1]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector132~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector132~1 .lut_mask = 16'hC0E2;
defparam \Master_0|Selector132~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N9
dffeas \Slave_1|SRAM_A[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[1]~19_combout ),
	.asdata(\Master_0|Selector132~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[1] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N4
cycloneive_lcell_comb \Slave_1|Add0~3 (
// Equation(s):
// \Slave_1|Add0~3_combout  = (\Slave_1|SRAM_A [2] & ((\Slave_1|state.READ2~q ) # ((\Slave_1|state.READ3~q ) # (\Slave_1|state.READ1~q ))))

	.dataa(\Slave_1|state.READ2~q ),
	.datab(\Slave_1|state.READ3~q ),
	.datac(\Slave_1|state.READ1~q ),
	.datad(\Slave_1|SRAM_A [2]),
	.cin(gnd),
	.combout(\Slave_1|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Add0~3 .lut_mask = 16'hFE00;
defparam \Slave_1|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N10
cycloneive_lcell_comb \Slave_1|SRAM_A[2]~21 (
// Equation(s):
// \Slave_1|SRAM_A[2]~21_combout  = ((\Slave_1|Add0~3_combout  $ (\Slave_1|state.READ2~q  $ (!\Slave_1|SRAM_A[1]~20 )))) # (GND)
// \Slave_1|SRAM_A[2]~22  = CARRY((\Slave_1|Add0~3_combout  & ((\Slave_1|state.READ2~q ) # (!\Slave_1|SRAM_A[1]~20 ))) # (!\Slave_1|Add0~3_combout  & (\Slave_1|state.READ2~q  & !\Slave_1|SRAM_A[1]~20 )))

	.dataa(\Slave_1|Add0~3_combout ),
	.datab(\Slave_1|state.READ2~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[1]~20 ),
	.combout(\Slave_1|SRAM_A[2]~21_combout ),
	.cout(\Slave_1|SRAM_A[2]~22 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[2]~21 .lut_mask = 16'h698E;
defparam \Slave_1|SRAM_A[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N12
cycloneive_lcell_comb \Master_0|max_count[2]~16 (
// Equation(s):
// \Master_0|max_count[2]~16_combout  = (\Master_0|max_count [2] & (\Master_0|max_count[1]~15  $ (GND))) # (!\Master_0|max_count [2] & (!\Master_0|max_count[1]~15  & VCC))
// \Master_0|max_count[2]~17  = CARRY((\Master_0|max_count [2] & !\Master_0|max_count[1]~15 ))

	.dataa(\Master_0|max_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_count[1]~15 ),
	.combout(\Master_0|max_count[2]~16_combout ),
	.cout(\Master_0|max_count[2]~17 ));
// synopsys translate_off
defparam \Master_0|max_count[2]~16 .lut_mask = 16'hA50A;
defparam \Master_0|max_count[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N13
dffeas \Master_0|max_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[2]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[2] .is_wysiwyg = "true";
defparam \Master_0|max_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N14
cycloneive_lcell_comb \Master_0|Add1~2 (
// Equation(s):
// \Master_0|Add1~2_combout  = (\Master_0|pos [2] & ((\Master_0|iaddr[1]~1_combout  & (\Master_0|Add1~1  & VCC)) # (!\Master_0|iaddr[1]~1_combout  & (!\Master_0|Add1~1 )))) # (!\Master_0|pos [2] & ((\Master_0|iaddr[1]~1_combout  & (!\Master_0|Add1~1 )) # 
// (!\Master_0|iaddr[1]~1_combout  & ((\Master_0|Add1~1 ) # (GND)))))
// \Master_0|Add1~3  = CARRY((\Master_0|pos [2] & (!\Master_0|iaddr[1]~1_combout  & !\Master_0|Add1~1 )) # (!\Master_0|pos [2] & ((!\Master_0|Add1~1 ) # (!\Master_0|iaddr[1]~1_combout ))))

	.dataa(\Master_0|pos [2]),
	.datab(\Master_0|iaddr[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~1 ),
	.combout(\Master_0|Add1~2_combout ),
	.cout(\Master_0|Add1~3 ));
// synopsys translate_off
defparam \Master_0|Add1~2 .lut_mask = 16'h9617;
defparam \Master_0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N28
cycloneive_lcell_comb \Master_0|Selector23~0 (
// Equation(s):
// \Master_0|Selector23~0_combout  = (\Master_0|pos [5] & ((\Master_0|Equal0~2_combout ) # (\Master_0|pos [2] $ (\Master_0|pos [1])))) # (!\Master_0|pos [5] & ((\Master_0|pos [2] $ (\Master_0|pos [1]))))

	.dataa(\Master_0|pos [5]),
	.datab(\Master_0|Equal0~2_combout ),
	.datac(\Master_0|pos [2]),
	.datad(\Master_0|pos [1]),
	.cin(gnd),
	.combout(\Master_0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector23~0 .lut_mask = 16'h8FF8;
defparam \Master_0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N6
cycloneive_lcell_comb \Master_0|Selector23~1 (
// Equation(s):
// \Master_0|Selector23~1_combout  = (\Master_0|iaddr[1]~0_combout  & ((\Master_0|Selector23~0_combout ) # ((\Master_0|Add1~2_combout  & !\Master_0|Selector24~1_combout )))) # (!\Master_0|iaddr[1]~0_combout  & (\Master_0|Add1~2_combout  & 
// (!\Master_0|Selector24~1_combout )))

	.dataa(\Master_0|iaddr[1]~0_combout ),
	.datab(\Master_0|Add1~2_combout ),
	.datac(\Master_0|Selector24~1_combout ),
	.datad(\Master_0|Selector23~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector23~1 .lut_mask = 16'hAE0C;
defparam \Master_0|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y31_N7
dffeas \Master_0|iaddr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[2] .is_wysiwyg = "true";
defparam \Master_0|iaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N14
cycloneive_lcell_comb \Master_0|Selector131~0 (
// Equation(s):
// \Master_0|Selector131~0_combout  = (\Master_0|WideOr17~combout  & (\Master_0|pos [2])) # (!\Master_0|WideOr17~combout  & ((\Master_0|iaddr [2])))

	.dataa(\Master_0|WideOr17~combout ),
	.datab(gnd),
	.datac(\Master_0|pos [2]),
	.datad(\Master_0|iaddr [2]),
	.cin(gnd),
	.combout(\Master_0|Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector131~0 .lut_mask = 16'hF5A0;
defparam \Master_0|Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N2
cycloneive_lcell_comb \Master_0|Selector131~1 (
// Equation(s):
// \Master_0|Selector131~1_combout  = (\Master_0|Selector122~0_combout  & (((\Master_0|Selector131~0_combout )))) # (!\Master_0|Selector122~0_combout  & (\Master_0|max_count [2] & ((!\Master_0|ID_M[1]~0_combout ))))

	.dataa(\Master_0|max_count [2]),
	.datab(\Master_0|Selector122~0_combout ),
	.datac(\Master_0|Selector131~0_combout ),
	.datad(\Master_0|ID_M[1]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector131~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector131~1 .lut_mask = 16'hC0E2;
defparam \Master_0|Selector131~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N11
dffeas \Slave_1|SRAM_A[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[2]~21_combout ),
	.asdata(\Master_0|Selector131~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[2] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N30
cycloneive_lcell_comb \Slave_1|Add0~4 (
// Equation(s):
// \Slave_1|Add0~4_combout  = (\Slave_1|SRAM_A [3] & ((\Slave_1|state.READ1~q ) # ((\Slave_1|state.READ2~q ) # (\Slave_1|state.READ3~q ))))

	.dataa(\Slave_1|SRAM_A [3]),
	.datab(\Slave_1|state.READ1~q ),
	.datac(\Slave_1|state.READ2~q ),
	.datad(\Slave_1|state.READ3~q ),
	.cin(gnd),
	.combout(\Slave_1|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Add0~4 .lut_mask = 16'hAAA8;
defparam \Slave_1|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N12
cycloneive_lcell_comb \Slave_1|SRAM_A[3]~23 (
// Equation(s):
// \Slave_1|SRAM_A[3]~23_combout  = (\Slave_1|Add0~4_combout  & ((\Slave_1|state.READ2~q  & (\Slave_1|SRAM_A[2]~22  & VCC)) # (!\Slave_1|state.READ2~q  & (!\Slave_1|SRAM_A[2]~22 )))) # (!\Slave_1|Add0~4_combout  & ((\Slave_1|state.READ2~q  & 
// (!\Slave_1|SRAM_A[2]~22 )) # (!\Slave_1|state.READ2~q  & ((\Slave_1|SRAM_A[2]~22 ) # (GND)))))
// \Slave_1|SRAM_A[3]~24  = CARRY((\Slave_1|Add0~4_combout  & (!\Slave_1|state.READ2~q  & !\Slave_1|SRAM_A[2]~22 )) # (!\Slave_1|Add0~4_combout  & ((!\Slave_1|SRAM_A[2]~22 ) # (!\Slave_1|state.READ2~q ))))

	.dataa(\Slave_1|Add0~4_combout ),
	.datab(\Slave_1|state.READ2~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[2]~22 ),
	.combout(\Slave_1|SRAM_A[3]~23_combout ),
	.cout(\Slave_1|SRAM_A[3]~24 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[3]~23 .lut_mask = 16'h9617;
defparam \Slave_1|SRAM_A[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N14
cycloneive_lcell_comb \Master_0|max_count[3]~18 (
// Equation(s):
// \Master_0|max_count[3]~18_combout  = (\Master_0|max_count [3] & (!\Master_0|max_count[2]~17 )) # (!\Master_0|max_count [3] & ((\Master_0|max_count[2]~17 ) # (GND)))
// \Master_0|max_count[3]~19  = CARRY((!\Master_0|max_count[2]~17 ) # (!\Master_0|max_count [3]))

	.dataa(gnd),
	.datab(\Master_0|max_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_count[2]~17 ),
	.combout(\Master_0|max_count[3]~18_combout ),
	.cout(\Master_0|max_count[3]~19 ));
// synopsys translate_off
defparam \Master_0|max_count[3]~18 .lut_mask = 16'h3C3F;
defparam \Master_0|max_count[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N15
dffeas \Master_0|max_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[3]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[3] .is_wysiwyg = "true";
defparam \Master_0|max_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N22
cycloneive_lcell_comb \Master_0|Selector22~0 (
// Equation(s):
// \Master_0|Selector22~0_combout  = (\Master_0|Equal0~3_combout ) # (\Master_0|pos [3] $ (((\Master_0|pos [2] & \Master_0|pos [1]))))

	.dataa(\Master_0|pos [2]),
	.datab(\Master_0|Equal0~3_combout ),
	.datac(\Master_0|pos [3]),
	.datad(\Master_0|pos [1]),
	.cin(gnd),
	.combout(\Master_0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector22~0 .lut_mask = 16'hDEFC;
defparam \Master_0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N16
cycloneive_lcell_comb \Master_0|Add1~4 (
// Equation(s):
// \Master_0|Add1~4_combout  = ((\Master_0|pos [3] $ (\Master_0|iaddr[1]~1_combout  $ (!\Master_0|Add1~3 )))) # (GND)
// \Master_0|Add1~5  = CARRY((\Master_0|pos [3] & ((\Master_0|iaddr[1]~1_combout ) # (!\Master_0|Add1~3 ))) # (!\Master_0|pos [3] & (\Master_0|iaddr[1]~1_combout  & !\Master_0|Add1~3 )))

	.dataa(\Master_0|pos [3]),
	.datab(\Master_0|iaddr[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~3 ),
	.combout(\Master_0|Add1~4_combout ),
	.cout(\Master_0|Add1~5 ));
// synopsys translate_off
defparam \Master_0|Add1~4 .lut_mask = 16'h698E;
defparam \Master_0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N8
cycloneive_lcell_comb \Master_0|Selector22~1 (
// Equation(s):
// \Master_0|Selector22~1_combout  = (\Master_0|iaddr[1]~0_combout  & ((\Master_0|Selector22~0_combout ) # ((!\Master_0|Selector24~1_combout  & \Master_0|Add1~4_combout )))) # (!\Master_0|iaddr[1]~0_combout  & (((!\Master_0|Selector24~1_combout  & 
// \Master_0|Add1~4_combout ))))

	.dataa(\Master_0|iaddr[1]~0_combout ),
	.datab(\Master_0|Selector22~0_combout ),
	.datac(\Master_0|Selector24~1_combout ),
	.datad(\Master_0|Add1~4_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector22~1 .lut_mask = 16'h8F88;
defparam \Master_0|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y31_N9
dffeas \Master_0|iaddr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[3] .is_wysiwyg = "true";
defparam \Master_0|iaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N20
cycloneive_lcell_comb \Master_0|Selector130~0 (
// Equation(s):
// \Master_0|Selector130~0_combout  = (\Master_0|WideOr17~combout  & (\Master_0|pos [3])) # (!\Master_0|WideOr17~combout  & ((\Master_0|iaddr [3])))

	.dataa(\Master_0|pos [3]),
	.datab(\Master_0|iaddr [3]),
	.datac(\Master_0|WideOr17~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector130~0 .lut_mask = 16'hACAC;
defparam \Master_0|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N0
cycloneive_lcell_comb \Master_0|Selector130~1 (
// Equation(s):
// \Master_0|Selector130~1_combout  = (\Master_0|Selector122~0_combout  & (((\Master_0|Selector130~0_combout )))) # (!\Master_0|Selector122~0_combout  & (!\Master_0|ID_M[1]~0_combout  & (\Master_0|max_count [3])))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\Master_0|max_count [3]),
	.datac(\Master_0|Selector130~0_combout ),
	.datad(\Master_0|Selector122~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector130~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector130~1 .lut_mask = 16'hF044;
defparam \Master_0|Selector130~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N13
dffeas \Slave_1|SRAM_A[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[3]~23_combout ),
	.asdata(\Master_0|Selector130~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[3] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N4
cycloneive_lcell_comb \Slave_1|Add0~5 (
// Equation(s):
// \Slave_1|Add0~5_combout  = (\Slave_1|SRAM_A [4] & ((\Slave_1|state.READ2~q ) # ((\Slave_1|state.READ1~q ) # (\Slave_1|state.READ3~q ))))

	.dataa(\Slave_1|state.READ2~q ),
	.datab(\Slave_1|state.READ1~q ),
	.datac(\Slave_1|SRAM_A [4]),
	.datad(\Slave_1|state.READ3~q ),
	.cin(gnd),
	.combout(\Slave_1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Add0~5 .lut_mask = 16'hF0E0;
defparam \Slave_1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N14
cycloneive_lcell_comb \Slave_1|SRAM_A[4]~25 (
// Equation(s):
// \Slave_1|SRAM_A[4]~25_combout  = ((\Slave_1|Add0~5_combout  $ (\Slave_1|state.READ2~q  $ (!\Slave_1|SRAM_A[3]~24 )))) # (GND)
// \Slave_1|SRAM_A[4]~26  = CARRY((\Slave_1|Add0~5_combout  & ((\Slave_1|state.READ2~q ) # (!\Slave_1|SRAM_A[3]~24 ))) # (!\Slave_1|Add0~5_combout  & (\Slave_1|state.READ2~q  & !\Slave_1|SRAM_A[3]~24 )))

	.dataa(\Slave_1|Add0~5_combout ),
	.datab(\Slave_1|state.READ2~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[3]~24 ),
	.combout(\Slave_1|SRAM_A[4]~25_combout ),
	.cout(\Slave_1|SRAM_A[4]~26 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[4]~25 .lut_mask = 16'h698E;
defparam \Slave_1|SRAM_A[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N20
cycloneive_lcell_comb \Master_0|Selector21~0 (
// Equation(s):
// \Master_0|Selector21~0_combout  = (\Master_0|iaddr[1]~0_combout  & ((\Master_0|Add2~0_combout ) # ((\Master_0|Equal0~2_combout  & \Master_0|pos [5]))))

	.dataa(\Master_0|Add2~0_combout ),
	.datab(\Master_0|Equal0~2_combout ),
	.datac(\Master_0|iaddr[1]~0_combout ),
	.datad(\Master_0|pos [5]),
	.cin(gnd),
	.combout(\Master_0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector21~0 .lut_mask = 16'hE0A0;
defparam \Master_0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N18
cycloneive_lcell_comb \Master_0|Add1~6 (
// Equation(s):
// \Master_0|Add1~6_combout  = (\Master_0|pos [4] & ((\Master_0|iaddr[1]~1_combout  & (\Master_0|Add1~5  & VCC)) # (!\Master_0|iaddr[1]~1_combout  & (!\Master_0|Add1~5 )))) # (!\Master_0|pos [4] & ((\Master_0|iaddr[1]~1_combout  & (!\Master_0|Add1~5 )) # 
// (!\Master_0|iaddr[1]~1_combout  & ((\Master_0|Add1~5 ) # (GND)))))
// \Master_0|Add1~7  = CARRY((\Master_0|pos [4] & (!\Master_0|iaddr[1]~1_combout  & !\Master_0|Add1~5 )) # (!\Master_0|pos [4] & ((!\Master_0|Add1~5 ) # (!\Master_0|iaddr[1]~1_combout ))))

	.dataa(\Master_0|pos [4]),
	.datab(\Master_0|iaddr[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add1~5 ),
	.combout(\Master_0|Add1~6_combout ),
	.cout(\Master_0|Add1~7 ));
// synopsys translate_off
defparam \Master_0|Add1~6 .lut_mask = 16'h9617;
defparam \Master_0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N22
cycloneive_lcell_comb \Master_0|Selector21~1 (
// Equation(s):
// \Master_0|Selector21~1_combout  = (\Master_0|Selector21~0_combout ) # ((!\Master_0|Selector24~1_combout  & \Master_0|Add1~6_combout ))

	.dataa(gnd),
	.datab(\Master_0|Selector21~0_combout ),
	.datac(\Master_0|Selector24~1_combout ),
	.datad(\Master_0|Add1~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector21~1 .lut_mask = 16'hCFCC;
defparam \Master_0|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y31_N23
dffeas \Master_0|iaddr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[4] .is_wysiwyg = "true";
defparam \Master_0|iaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N2
cycloneive_lcell_comb \Master_0|Selector129~0 (
// Equation(s):
// \Master_0|Selector129~0_combout  = (\Master_0|WideOr17~combout  & (\Master_0|pos [4])) # (!\Master_0|WideOr17~combout  & ((\Master_0|iaddr [4])))

	.dataa(gnd),
	.datab(\Master_0|pos [4]),
	.datac(\Master_0|WideOr17~combout ),
	.datad(\Master_0|iaddr [4]),
	.cin(gnd),
	.combout(\Master_0|Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector129~0 .lut_mask = 16'hCFC0;
defparam \Master_0|Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N16
cycloneive_lcell_comb \Master_0|max_count[4]~20 (
// Equation(s):
// \Master_0|max_count[4]~20_combout  = (\Master_0|max_count [4] & (\Master_0|max_count[3]~19  $ (GND))) # (!\Master_0|max_count [4] & (!\Master_0|max_count[3]~19  & VCC))
// \Master_0|max_count[4]~21  = CARRY((\Master_0|max_count [4] & !\Master_0|max_count[3]~19 ))

	.dataa(gnd),
	.datab(\Master_0|max_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_count[3]~19 ),
	.combout(\Master_0|max_count[4]~20_combout ),
	.cout(\Master_0|max_count[4]~21 ));
// synopsys translate_off
defparam \Master_0|max_count[4]~20 .lut_mask = 16'hC30C;
defparam \Master_0|max_count[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N17
dffeas \Master_0|max_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[4]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[4] .is_wysiwyg = "true";
defparam \Master_0|max_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N8
cycloneive_lcell_comb \Master_0|Selector129~1 (
// Equation(s):
// \Master_0|Selector129~1_combout  = (\Master_0|Selector122~0_combout  & (((\Master_0|Selector129~0_combout )))) # (!\Master_0|Selector122~0_combout  & (!\Master_0|ID_M[1]~0_combout  & ((\Master_0|max_count [4]))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\Master_0|Selector129~0_combout ),
	.datac(\Master_0|max_count [4]),
	.datad(\Master_0|Selector122~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector129~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector129~1 .lut_mask = 16'hCC50;
defparam \Master_0|Selector129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N15
dffeas \Slave_1|SRAM_A[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[4]~25_combout ),
	.asdata(\Master_0|Selector129~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[4] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N2
cycloneive_lcell_comb \Slave_1|Add0~6 (
// Equation(s):
// \Slave_1|Add0~6_combout  = (\Slave_1|SRAM_A [5] & ((\Slave_1|state.READ2~q ) # ((\Slave_1|state.READ1~q ) # (\Slave_1|state.READ3~q ))))

	.dataa(\Slave_1|state.READ2~q ),
	.datab(\Slave_1|state.READ1~q ),
	.datac(\Slave_1|SRAM_A [5]),
	.datad(\Slave_1|state.READ3~q ),
	.cin(gnd),
	.combout(\Slave_1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Add0~6 .lut_mask = 16'hF0E0;
defparam \Slave_1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N16
cycloneive_lcell_comb \Slave_1|SRAM_A[5]~27 (
// Equation(s):
// \Slave_1|SRAM_A[5]~27_combout  = (\Slave_1|state.READ2~q  & ((\Slave_1|Add0~6_combout  & (\Slave_1|SRAM_A[4]~26  & VCC)) # (!\Slave_1|Add0~6_combout  & (!\Slave_1|SRAM_A[4]~26 )))) # (!\Slave_1|state.READ2~q  & ((\Slave_1|Add0~6_combout  & 
// (!\Slave_1|SRAM_A[4]~26 )) # (!\Slave_1|Add0~6_combout  & ((\Slave_1|SRAM_A[4]~26 ) # (GND)))))
// \Slave_1|SRAM_A[5]~28  = CARRY((\Slave_1|state.READ2~q  & (!\Slave_1|Add0~6_combout  & !\Slave_1|SRAM_A[4]~26 )) # (!\Slave_1|state.READ2~q  & ((!\Slave_1|SRAM_A[4]~26 ) # (!\Slave_1|Add0~6_combout ))))

	.dataa(\Slave_1|state.READ2~q ),
	.datab(\Slave_1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[4]~26 ),
	.combout(\Slave_1|SRAM_A[5]~27_combout ),
	.cout(\Slave_1|SRAM_A[5]~28 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[5]~27 .lut_mask = 16'h9617;
defparam \Slave_1|SRAM_A[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N18
cycloneive_lcell_comb \Master_0|max_count[5]~22 (
// Equation(s):
// \Master_0|max_count[5]~22_combout  = (\Master_0|max_count [5] & (!\Master_0|max_count[4]~21 )) # (!\Master_0|max_count [5] & ((\Master_0|max_count[4]~21 ) # (GND)))
// \Master_0|max_count[5]~23  = CARRY((!\Master_0|max_count[4]~21 ) # (!\Master_0|max_count [5]))

	.dataa(gnd),
	.datab(\Master_0|max_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_count[4]~21 ),
	.combout(\Master_0|max_count[5]~22_combout ),
	.cout(\Master_0|max_count[5]~23 ));
// synopsys translate_off
defparam \Master_0|max_count[5]~22 .lut_mask = 16'h3C3F;
defparam \Master_0|max_count[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N19
dffeas \Master_0|max_count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[5]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[5] .is_wysiwyg = "true";
defparam \Master_0|max_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N2
cycloneive_lcell_comb \Master_0|Selector20~0 (
// Equation(s):
// \Master_0|Selector20~0_combout  = (\Master_0|iaddr[1]~0_combout  & ((\Master_0|pos [5]) # (\Master_0|Equal0~2_combout )))

	.dataa(\Master_0|iaddr[1]~0_combout ),
	.datab(\Master_0|pos [5]),
	.datac(gnd),
	.datad(\Master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector20~0 .lut_mask = 16'hAA88;
defparam \Master_0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N20
cycloneive_lcell_comb \Master_0|Add1~8 (
// Equation(s):
// \Master_0|Add1~8_combout  = \Master_0|pos [5] $ (\Master_0|Add1~7  $ (!\Master_0|iaddr[1]~1_combout ))

	.dataa(gnd),
	.datab(\Master_0|pos [5]),
	.datac(gnd),
	.datad(\Master_0|iaddr[1]~1_combout ),
	.cin(\Master_0|Add1~7 ),
	.combout(\Master_0|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add1~8 .lut_mask = 16'h3CC3;
defparam \Master_0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N0
cycloneive_lcell_comb \Master_0|Selector20~1 (
// Equation(s):
// \Master_0|Selector20~1_combout  = (\Master_0|Selector20~0_combout ) # ((!\Master_0|Selector24~1_combout  & \Master_0|Add1~8_combout ))

	.dataa(gnd),
	.datab(\Master_0|Selector20~0_combout ),
	.datac(\Master_0|Selector24~1_combout ),
	.datad(\Master_0|Add1~8_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector20~1 .lut_mask = 16'hCFCC;
defparam \Master_0|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y31_N1
dffeas \Master_0|iaddr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[5] .is_wysiwyg = "true";
defparam \Master_0|iaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N26
cycloneive_lcell_comb \Master_0|Selector128~0 (
// Equation(s):
// \Master_0|Selector128~0_combout  = (\Master_0|WideOr17~combout  & (\Master_0|pos [5])) # (!\Master_0|WideOr17~combout  & ((\Master_0|iaddr [5])))

	.dataa(gnd),
	.datab(\Master_0|pos [5]),
	.datac(\Master_0|WideOr17~combout ),
	.datad(\Master_0|iaddr [5]),
	.cin(gnd),
	.combout(\Master_0|Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector128~0 .lut_mask = 16'hCFC0;
defparam \Master_0|Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N10
cycloneive_lcell_comb \Master_0|Selector128~1 (
// Equation(s):
// \Master_0|Selector128~1_combout  = (\Master_0|Selector122~0_combout  & (((\Master_0|Selector128~0_combout )))) # (!\Master_0|Selector122~0_combout  & (!\Master_0|ID_M[1]~0_combout  & (\Master_0|max_count [5])))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\Master_0|max_count [5]),
	.datac(\Master_0|Selector122~0_combout ),
	.datad(\Master_0|Selector128~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector128~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector128~1 .lut_mask = 16'hF404;
defparam \Master_0|Selector128~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N17
dffeas \Slave_1|SRAM_A[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[5]~27_combout ),
	.asdata(\Master_0|Selector128~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[5] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N8
cycloneive_lcell_comb \Slave_1|Add0~7 (
// Equation(s):
// \Slave_1|Add0~7_combout  = (!\Slave_1|state.READ2~q  & (!\Slave_1|state.READ1~q  & !\Slave_1|state.READ3~q ))

	.dataa(\Slave_1|state.READ2~q ),
	.datab(\Slave_1|state.READ1~q ),
	.datac(gnd),
	.datad(\Slave_1|state.READ3~q ),
	.cin(gnd),
	.combout(\Slave_1|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|Add0~7 .lut_mask = 16'h0011;
defparam \Slave_1|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N18
cycloneive_lcell_comb \Slave_1|SRAM_A[6]~29 (
// Equation(s):
// \Slave_1|SRAM_A[6]~29_combout  = (\Slave_1|SRAM_A[5]~28  & (\Slave_1|SRAM_A [6] & (!\Slave_1|Add0~7_combout  & VCC))) # (!\Slave_1|SRAM_A[5]~28  & ((((\Slave_1|SRAM_A [6] & !\Slave_1|Add0~7_combout )))))
// \Slave_1|SRAM_A[6]~30  = CARRY((\Slave_1|SRAM_A [6] & (!\Slave_1|Add0~7_combout  & !\Slave_1|SRAM_A[5]~28 )))

	.dataa(\Slave_1|SRAM_A [6]),
	.datab(\Slave_1|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[5]~28 ),
	.combout(\Slave_1|SRAM_A[6]~29_combout ),
	.cout(\Slave_1|SRAM_A[6]~30 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[6]~29 .lut_mask = 16'h2D02;
defparam \Slave_1|SRAM_A[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N20
cycloneive_lcell_comb \Master_0|max_count[6]~24 (
// Equation(s):
// \Master_0|max_count[6]~24_combout  = (\Master_0|max_count [6] & (\Master_0|max_count[5]~23  $ (GND))) # (!\Master_0|max_count [6] & (!\Master_0|max_count[5]~23  & VCC))
// \Master_0|max_count[6]~25  = CARRY((\Master_0|max_count [6] & !\Master_0|max_count[5]~23 ))

	.dataa(gnd),
	.datab(\Master_0|max_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_count[5]~23 ),
	.combout(\Master_0|max_count[6]~24_combout ),
	.cout(\Master_0|max_count[6]~25 ));
// synopsys translate_off
defparam \Master_0|max_count[6]~24 .lut_mask = 16'hC30C;
defparam \Master_0|max_count[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N21
dffeas \Master_0|max_count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[6]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[6] .is_wysiwyg = "true";
defparam \Master_0|max_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N14
cycloneive_lcell_comb \Master_0|iaddr[8]~2 (
// Equation(s):
// \Master_0|iaddr[8]~2_combout  = (\Master_0|state.CONV7~q ) # ((\Master_0|state.CONV8~q ) # (\Master_0|state.CONV6~q ))

	.dataa(gnd),
	.datab(\Master_0|state.CONV7~q ),
	.datac(\Master_0|state.CONV8~q ),
	.datad(\Master_0|state.CONV6~q ),
	.cin(gnd),
	.combout(\Master_0|iaddr[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|iaddr[8]~2 .lut_mask = 16'hFFFC;
defparam \Master_0|iaddr[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N30
cycloneive_lcell_comb \Master_0|LessThan0~0 (
// Equation(s):
// \Master_0|LessThan0~0_combout  = (\Master_0|pos [11]) # ((\Master_0|pos [10]) # ((\Master_0|pos [8]) # (\Master_0|pos [9])))

	.dataa(\Master_0|pos [11]),
	.datab(\Master_0|pos [10]),
	.datac(\Master_0|pos [8]),
	.datad(\Master_0|pos [9]),
	.cin(gnd),
	.combout(\Master_0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \Master_0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N28
cycloneive_lcell_comb \Master_0|Selector19~2 (
// Equation(s):
// \Master_0|Selector19~2_combout  = (!\Master_0|WideNor0~0_combout  & ((\Master_0|LessThan0~0_combout ) # (\Master_0|pos [7])))

	.dataa(\Master_0|LessThan0~0_combout ),
	.datab(\Master_0|WideNor0~0_combout ),
	.datac(\Master_0|pos [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector19~2 .lut_mask = 16'h3232;
defparam \Master_0|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y31_N22
cycloneive_lcell_comb \Master_0|Selector19~3 (
// Equation(s):
// \Master_0|Selector19~3_combout  = ((\Master_0|state.CONV6~q ) # ((\Master_0|state.CONV3~q ) # (\Master_0|Selector19~2_combout ))) # (!\Master_0|Selector25~0_combout )

	.dataa(\Master_0|Selector25~0_combout ),
	.datab(\Master_0|state.CONV6~q ),
	.datac(\Master_0|state.CONV3~q ),
	.datad(\Master_0|Selector19~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector19~3 .lut_mask = 16'hFFFD;
defparam \Master_0|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N2
cycloneive_lcell_comb \Master_0|Selector19~4 (
// Equation(s):
// \Master_0|Selector19~4_combout  = (\Master_0|iaddr [6] & (((\Master_0|pos [6] & \Master_0|Selector19~3_combout )) # (!\Master_0|WideNor0~combout ))) # (!\Master_0|iaddr [6] & (((\Master_0|pos [6] & \Master_0|Selector19~3_combout ))))

	.dataa(\Master_0|iaddr [6]),
	.datab(\Master_0|WideNor0~combout ),
	.datac(\Master_0|pos [6]),
	.datad(\Master_0|Selector19~3_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector19~4 .lut_mask = 16'hF222;
defparam \Master_0|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N30
cycloneive_lcell_comb \Master_0|Selector19~5 (
// Equation(s):
// \Master_0|Selector19~5_combout  = (\Master_0|Selector19~4_combout ) # ((\Master_0|Equal0~0_combout  & (\Master_0|iaddr[8]~2_combout  & \Master_0|pos [11])))

	.dataa(\Master_0|Equal0~0_combout ),
	.datab(\Master_0|iaddr[8]~2_combout ),
	.datac(\Master_0|pos [11]),
	.datad(\Master_0|Selector19~4_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector19~5 .lut_mask = 16'hFF80;
defparam \Master_0|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y31_N31
dffeas \Master_0|iaddr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector19~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[6] .is_wysiwyg = "true";
defparam \Master_0|iaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N0
cycloneive_lcell_comb \Master_0|Selector127~0 (
// Equation(s):
// \Master_0|Selector127~0_combout  = (\Master_0|WideOr17~combout  & ((\Master_0|pos [6]))) # (!\Master_0|WideOr17~combout  & (\Master_0|iaddr [6]))

	.dataa(\Master_0|iaddr [6]),
	.datab(gnd),
	.datac(\Master_0|pos [6]),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\Master_0|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector127~0 .lut_mask = 16'hF0AA;
defparam \Master_0|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N6
cycloneive_lcell_comb \Master_0|Selector127~1 (
// Equation(s):
// \Master_0|Selector127~1_combout  = (\Master_0|Selector122~0_combout  & (((\Master_0|Selector127~0_combout )))) # (!\Master_0|Selector122~0_combout  & (\Master_0|max_count [6] & ((!\Master_0|ID_M[1]~0_combout ))))

	.dataa(\Master_0|Selector122~0_combout ),
	.datab(\Master_0|max_count [6]),
	.datac(\Master_0|Selector127~0_combout ),
	.datad(\Master_0|ID_M[1]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector127~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector127~1 .lut_mask = 16'hA0E4;
defparam \Master_0|Selector127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N19
dffeas \Slave_1|SRAM_A[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[6]~29_combout ),
	.asdata(\Master_0|Selector127~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[6] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N20
cycloneive_lcell_comb \Slave_1|SRAM_A[7]~31 (
// Equation(s):
// \Slave_1|SRAM_A[7]~31_combout  = (\Slave_1|SRAM_A[6]~30  & (((\Slave_1|Add0~7_combout )) # (!\Slave_1|SRAM_A [7]))) # (!\Slave_1|SRAM_A[6]~30  & (((\Slave_1|SRAM_A [7] & !\Slave_1|Add0~7_combout )) # (GND)))
// \Slave_1|SRAM_A[7]~32  = CARRY(((\Slave_1|Add0~7_combout ) # (!\Slave_1|SRAM_A[6]~30 )) # (!\Slave_1|SRAM_A [7]))

	.dataa(\Slave_1|SRAM_A [7]),
	.datab(\Slave_1|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[6]~30 ),
	.combout(\Slave_1|SRAM_A[7]~31_combout ),
	.cout(\Slave_1|SRAM_A[7]~32 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[7]~31 .lut_mask = 16'hD2DF;
defparam \Slave_1|SRAM_A[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N2
cycloneive_lcell_comb \Master_0|Add0~0 (
// Equation(s):
// \Master_0|Add0~0_combout  = (\Master_0|WideNor0~0_combout  & (\Master_0|pos [7] & VCC)) # (!\Master_0|WideNor0~0_combout  & (\Master_0|pos [7] $ (VCC)))
// \Master_0|Add0~1  = CARRY((!\Master_0|WideNor0~0_combout  & \Master_0|pos [7]))

	.dataa(\Master_0|WideNor0~0_combout ),
	.datab(\Master_0|pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add0~0_combout ),
	.cout(\Master_0|Add0~1 ));
// synopsys translate_off
defparam \Master_0|Add0~0 .lut_mask = 16'h9944;
defparam \Master_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N26
cycloneive_lcell_comb \Master_0|Selector18~1 (
// Equation(s):
// \Master_0|Selector18~1_combout  = (\Master_0|iaddr[8]~2_combout ) # ((!\Master_0|WideNor0~0_combout  & (!\Master_0|pos [7] & !\Master_0|LessThan0~0_combout )))

	.dataa(\Master_0|WideNor0~0_combout ),
	.datab(\Master_0|pos [7]),
	.datac(\Master_0|LessThan0~0_combout ),
	.datad(\Master_0|iaddr[8]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector18~1 .lut_mask = 16'hFF01;
defparam \Master_0|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N20
cycloneive_lcell_comb \Master_0|Selector18~0 (
// Equation(s):
// \Master_0|Selector18~0_combout  = (\Master_0|iaddr[8]~2_combout  & (((\Master_0|Equal0~0_combout  & \Master_0|pos [11])) # (!\Master_0|pos [7])))

	.dataa(\Master_0|Equal0~0_combout ),
	.datab(\Master_0|pos [7]),
	.datac(\Master_0|pos [11]),
	.datad(\Master_0|iaddr[8]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector18~0 .lut_mask = 16'hB300;
defparam \Master_0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N28
cycloneive_lcell_comb \Master_0|Selector18~2 (
// Equation(s):
// \Master_0|Selector18~2_combout  = (\Master_0|Selector18~0_combout ) # ((\Master_0|Add0~0_combout  & !\Master_0|Selector18~1_combout ))

	.dataa(gnd),
	.datab(\Master_0|Add0~0_combout ),
	.datac(\Master_0|Selector18~1_combout ),
	.datad(\Master_0|Selector18~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector18~2 .lut_mask = 16'hFF0C;
defparam \Master_0|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N29
dffeas \Master_0|iaddr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[7] .is_wysiwyg = "true";
defparam \Master_0|iaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N0
cycloneive_lcell_comb \Master_0|Selector126~0 (
// Equation(s):
// \Master_0|Selector126~0_combout  = (\Master_0|WideOr17~combout  & (\Master_0|pos [7])) # (!\Master_0|WideOr17~combout  & ((\Master_0|iaddr [7])))

	.dataa(\Master_0|pos [7]),
	.datab(\Master_0|iaddr [7]),
	.datac(\Master_0|WideOr17~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector126~0 .lut_mask = 16'hACAC;
defparam \Master_0|Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N22
cycloneive_lcell_comb \Master_0|max_count[7]~26 (
// Equation(s):
// \Master_0|max_count[7]~26_combout  = (\Master_0|max_count [7] & (!\Master_0|max_count[6]~25 )) # (!\Master_0|max_count [7] & ((\Master_0|max_count[6]~25 ) # (GND)))
// \Master_0|max_count[7]~27  = CARRY((!\Master_0|max_count[6]~25 ) # (!\Master_0|max_count [7]))

	.dataa(\Master_0|max_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_count[6]~25 ),
	.combout(\Master_0|max_count[7]~26_combout ),
	.cout(\Master_0|max_count[7]~27 ));
// synopsys translate_off
defparam \Master_0|max_count[7]~26 .lut_mask = 16'h5A5F;
defparam \Master_0|max_count[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N23
dffeas \Master_0|max_count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[7]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[7] .is_wysiwyg = "true";
defparam \Master_0|max_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N12
cycloneive_lcell_comb \Master_0|Selector126~1 (
// Equation(s):
// \Master_0|Selector126~1_combout  = (\Master_0|Selector122~0_combout  & (\Master_0|Selector126~0_combout )) # (!\Master_0|Selector122~0_combout  & (((!\Master_0|ID_M[1]~0_combout  & \Master_0|max_count [7]))))

	.dataa(\Master_0|Selector122~0_combout ),
	.datab(\Master_0|Selector126~0_combout ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|max_count [7]),
	.cin(gnd),
	.combout(\Master_0|Selector126~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector126~1 .lut_mask = 16'h8D88;
defparam \Master_0|Selector126~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N21
dffeas \Slave_1|SRAM_A[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[7]~31_combout ),
	.asdata(\Master_0|Selector126~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[7] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N22
cycloneive_lcell_comb \Slave_1|SRAM_A[8]~33 (
// Equation(s):
// \Slave_1|SRAM_A[8]~33_combout  = (\Slave_1|SRAM_A[7]~32  & (\Slave_1|SRAM_A [8] & (!\Slave_1|Add0~7_combout  & VCC))) # (!\Slave_1|SRAM_A[7]~32  & ((((\Slave_1|SRAM_A [8] & !\Slave_1|Add0~7_combout )))))
// \Slave_1|SRAM_A[8]~34  = CARRY((\Slave_1|SRAM_A [8] & (!\Slave_1|Add0~7_combout  & !\Slave_1|SRAM_A[7]~32 )))

	.dataa(\Slave_1|SRAM_A [8]),
	.datab(\Slave_1|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[7]~32 ),
	.combout(\Slave_1|SRAM_A[8]~33_combout ),
	.cout(\Slave_1|SRAM_A[8]~34 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[8]~33 .lut_mask = 16'h2D02;
defparam \Slave_1|SRAM_A[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N24
cycloneive_lcell_comb \Master_0|max_count[8]~28 (
// Equation(s):
// \Master_0|max_count[8]~28_combout  = (\Master_0|max_count [8] & (\Master_0|max_count[7]~27  $ (GND))) # (!\Master_0|max_count [8] & (!\Master_0|max_count[7]~27  & VCC))
// \Master_0|max_count[8]~29  = CARRY((\Master_0|max_count [8] & !\Master_0|max_count[7]~27 ))

	.dataa(gnd),
	.datab(\Master_0|max_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_count[7]~27 ),
	.combout(\Master_0|max_count[8]~28_combout ),
	.cout(\Master_0|max_count[8]~29 ));
// synopsys translate_off
defparam \Master_0|max_count[8]~28 .lut_mask = 16'hC30C;
defparam \Master_0|max_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N25
dffeas \Master_0|max_count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[8] .is_wysiwyg = "true";
defparam \Master_0|max_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N0
cycloneive_lcell_comb \Master_0|Selector17~0 (
// Equation(s):
// \Master_0|Selector17~0_combout  = (\Master_0|Equal0~0_combout  & ((\Master_0|pos [11]) # (\Master_0|pos [8] $ (\Master_0|pos [7])))) # (!\Master_0|Equal0~0_combout  & (\Master_0|pos [8] $ (((\Master_0|pos [7])))))

	.dataa(\Master_0|Equal0~0_combout ),
	.datab(\Master_0|pos [8]),
	.datac(\Master_0|pos [11]),
	.datad(\Master_0|pos [7]),
	.cin(gnd),
	.combout(\Master_0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector17~0 .lut_mask = 16'hB3EC;
defparam \Master_0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N4
cycloneive_lcell_comb \Master_0|Add0~2 (
// Equation(s):
// \Master_0|Add0~2_combout  = (\Master_0|WideNor0~0_combout  & ((\Master_0|pos [8] & (!\Master_0|Add0~1 )) # (!\Master_0|pos [8] & ((\Master_0|Add0~1 ) # (GND))))) # (!\Master_0|WideNor0~0_combout  & ((\Master_0|pos [8] & (\Master_0|Add0~1  & VCC)) # 
// (!\Master_0|pos [8] & (!\Master_0|Add0~1 ))))
// \Master_0|Add0~3  = CARRY((\Master_0|WideNor0~0_combout  & ((!\Master_0|Add0~1 ) # (!\Master_0|pos [8]))) # (!\Master_0|WideNor0~0_combout  & (!\Master_0|pos [8] & !\Master_0|Add0~1 )))

	.dataa(\Master_0|WideNor0~0_combout ),
	.datab(\Master_0|pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~1 ),
	.combout(\Master_0|Add0~2_combout ),
	.cout(\Master_0|Add0~3 ));
// synopsys translate_off
defparam \Master_0|Add0~2 .lut_mask = 16'h692B;
defparam \Master_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N14
cycloneive_lcell_comb \Master_0|Selector17~1 (
// Equation(s):
// \Master_0|Selector17~1_combout  = (\Master_0|Selector18~1_combout  & (\Master_0|Selector17~0_combout  & ((\Master_0|iaddr[8]~2_combout )))) # (!\Master_0|Selector18~1_combout  & ((\Master_0|Add0~2_combout ) # ((\Master_0|Selector17~0_combout  & 
// \Master_0|iaddr[8]~2_combout ))))

	.dataa(\Master_0|Selector18~1_combout ),
	.datab(\Master_0|Selector17~0_combout ),
	.datac(\Master_0|Add0~2_combout ),
	.datad(\Master_0|iaddr[8]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector17~1 .lut_mask = 16'hDC50;
defparam \Master_0|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N15
dffeas \Master_0|iaddr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[8] .is_wysiwyg = "true";
defparam \Master_0|iaddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N30
cycloneive_lcell_comb \Master_0|Selector125~0 (
// Equation(s):
// \Master_0|Selector125~0_combout  = (\Master_0|WideOr17~combout  & (\Master_0|pos [8])) # (!\Master_0|WideOr17~combout  & ((\Master_0|iaddr [8])))

	.dataa(\Master_0|pos [8]),
	.datab(\Master_0|WideOr17~combout ),
	.datac(\Master_0|iaddr [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector125~0 .lut_mask = 16'hB8B8;
defparam \Master_0|Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N30
cycloneive_lcell_comb \Master_0|Selector125~1 (
// Equation(s):
// \Master_0|Selector125~1_combout  = (\Master_0|Selector122~0_combout  & (((\Master_0|Selector125~0_combout )))) # (!\Master_0|Selector122~0_combout  & (\Master_0|max_count [8] & (!\Master_0|ID_M[1]~0_combout )))

	.dataa(\Master_0|Selector122~0_combout ),
	.datab(\Master_0|max_count [8]),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|Selector125~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector125~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector125~1 .lut_mask = 16'hAE04;
defparam \Master_0|Selector125~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N23
dffeas \Slave_1|SRAM_A[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[8]~33_combout ),
	.asdata(\Master_0|Selector125~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[8] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N24
cycloneive_lcell_comb \Slave_1|SRAM_A[9]~35 (
// Equation(s):
// \Slave_1|SRAM_A[9]~35_combout  = (\Slave_1|SRAM_A[8]~34  & (((\Slave_1|Add0~7_combout )) # (!\Slave_1|SRAM_A [9]))) # (!\Slave_1|SRAM_A[8]~34  & (((\Slave_1|SRAM_A [9] & !\Slave_1|Add0~7_combout )) # (GND)))
// \Slave_1|SRAM_A[9]~36  = CARRY(((\Slave_1|Add0~7_combout ) # (!\Slave_1|SRAM_A[8]~34 )) # (!\Slave_1|SRAM_A [9]))

	.dataa(\Slave_1|SRAM_A [9]),
	.datab(\Slave_1|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[8]~34 ),
	.combout(\Slave_1|SRAM_A[9]~35_combout ),
	.cout(\Slave_1|SRAM_A[9]~36 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[9]~35 .lut_mask = 16'hD2DF;
defparam \Slave_1|SRAM_A[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N6
cycloneive_lcell_comb \Master_0|Add0~4 (
// Equation(s):
// \Master_0|Add0~4_combout  = ((\Master_0|WideNor0~0_combout  $ (\Master_0|pos [9] $ (\Master_0|Add0~3 )))) # (GND)
// \Master_0|Add0~5  = CARRY((\Master_0|WideNor0~0_combout  & (\Master_0|pos [9] & !\Master_0|Add0~3 )) # (!\Master_0|WideNor0~0_combout  & ((\Master_0|pos [9]) # (!\Master_0|Add0~3 ))))

	.dataa(\Master_0|WideNor0~0_combout ),
	.datab(\Master_0|pos [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~3 ),
	.combout(\Master_0|Add0~4_combout ),
	.cout(\Master_0|Add0~5 ));
// synopsys translate_off
defparam \Master_0|Add0~4 .lut_mask = 16'h964D;
defparam \Master_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N6
cycloneive_lcell_comb \Master_0|Selector16~0 (
// Equation(s):
// \Master_0|Selector16~0_combout  = (\Master_0|Equal0~1_combout ) # (\Master_0|pos [9] $ (((\Master_0|pos [8] & \Master_0|pos [7]))))

	.dataa(\Master_0|pos [9]),
	.datab(\Master_0|pos [8]),
	.datac(\Master_0|pos [7]),
	.datad(\Master_0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector16~0 .lut_mask = 16'hFF6A;
defparam \Master_0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N24
cycloneive_lcell_comb \Master_0|Selector16~1 (
// Equation(s):
// \Master_0|Selector16~1_combout  = (\Master_0|Add0~4_combout  & (((\Master_0|Selector16~0_combout  & \Master_0|iaddr[8]~2_combout )) # (!\Master_0|Selector18~1_combout ))) # (!\Master_0|Add0~4_combout  & (\Master_0|Selector16~0_combout  & 
// ((\Master_0|iaddr[8]~2_combout ))))

	.dataa(\Master_0|Add0~4_combout ),
	.datab(\Master_0|Selector16~0_combout ),
	.datac(\Master_0|Selector18~1_combout ),
	.datad(\Master_0|iaddr[8]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector16~1 .lut_mask = 16'hCE0A;
defparam \Master_0|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N25
dffeas \Master_0|iaddr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[9] .is_wysiwyg = "true";
defparam \Master_0|iaddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N2
cycloneive_lcell_comb \Master_0|Selector124~0 (
// Equation(s):
// \Master_0|Selector124~0_combout  = (\Master_0|WideOr17~combout  & (\Master_0|pos [9])) # (!\Master_0|WideOr17~combout  & ((\Master_0|iaddr [9])))

	.dataa(\Master_0|pos [9]),
	.datab(\Master_0|iaddr [9]),
	.datac(\Master_0|WideOr17~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector124~0 .lut_mask = 16'hACAC;
defparam \Master_0|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N26
cycloneive_lcell_comb \Master_0|max_count[9]~30 (
// Equation(s):
// \Master_0|max_count[9]~30_combout  = (\Master_0|max_count [9] & (!\Master_0|max_count[8]~29 )) # (!\Master_0|max_count [9] & ((\Master_0|max_count[8]~29 ) # (GND)))
// \Master_0|max_count[9]~31  = CARRY((!\Master_0|max_count[8]~29 ) # (!\Master_0|max_count [9]))

	.dataa(\Master_0|max_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_count[8]~29 ),
	.combout(\Master_0|max_count[9]~30_combout ),
	.cout(\Master_0|max_count[9]~31 ));
// synopsys translate_off
defparam \Master_0|max_count[9]~30 .lut_mask = 16'h5A5F;
defparam \Master_0|max_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N27
dffeas \Master_0|max_count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[9] .is_wysiwyg = "true";
defparam \Master_0|max_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N4
cycloneive_lcell_comb \Master_0|Selector124~1 (
// Equation(s):
// \Master_0|Selector124~1_combout  = (\Master_0|Selector122~0_combout  & (((\Master_0|Selector124~0_combout )))) # (!\Master_0|Selector122~0_combout  & (!\Master_0|ID_M[1]~0_combout  & ((\Master_0|max_count [9]))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\Master_0|Selector124~0_combout ),
	.datac(\Master_0|max_count [9]),
	.datad(\Master_0|Selector122~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector124~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector124~1 .lut_mask = 16'hCC50;
defparam \Master_0|Selector124~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N25
dffeas \Slave_1|SRAM_A[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[9]~35_combout ),
	.asdata(\Master_0|Selector124~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[9] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N26
cycloneive_lcell_comb \Slave_1|SRAM_A[10]~37 (
// Equation(s):
// \Slave_1|SRAM_A[10]~37_combout  = (\Slave_1|SRAM_A[9]~36  & (\Slave_1|SRAM_A [10] & (!\Slave_1|Add0~7_combout  & VCC))) # (!\Slave_1|SRAM_A[9]~36  & ((((\Slave_1|SRAM_A [10] & !\Slave_1|Add0~7_combout )))))
// \Slave_1|SRAM_A[10]~38  = CARRY((\Slave_1|SRAM_A [10] & (!\Slave_1|Add0~7_combout  & !\Slave_1|SRAM_A[9]~36 )))

	.dataa(\Slave_1|SRAM_A [10]),
	.datab(\Slave_1|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Slave_1|SRAM_A[9]~36 ),
	.combout(\Slave_1|SRAM_A[10]~37_combout ),
	.cout(\Slave_1|SRAM_A[10]~38 ));
// synopsys translate_off
defparam \Slave_1|SRAM_A[10]~37 .lut_mask = 16'h2D02;
defparam \Slave_1|SRAM_A[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N28
cycloneive_lcell_comb \Master_0|max_count[10]~32 (
// Equation(s):
// \Master_0|max_count[10]~32_combout  = (\Master_0|max_count [10] & (\Master_0|max_count[9]~31  $ (GND))) # (!\Master_0|max_count [10] & (!\Master_0|max_count[9]~31  & VCC))
// \Master_0|max_count[10]~33  = CARRY((\Master_0|max_count [10] & !\Master_0|max_count[9]~31 ))

	.dataa(gnd),
	.datab(\Master_0|max_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|max_count[9]~31 ),
	.combout(\Master_0|max_count[10]~32_combout ),
	.cout(\Master_0|max_count[10]~33 ));
// synopsys translate_off
defparam \Master_0|max_count[10]~32 .lut_mask = 16'hC30C;
defparam \Master_0|max_count[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N29
dffeas \Master_0|max_count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[10]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[10] .is_wysiwyg = "true";
defparam \Master_0|max_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N8
cycloneive_lcell_comb \Master_0|Add0~6 (
// Equation(s):
// \Master_0|Add0~6_combout  = (\Master_0|WideNor0~0_combout  & ((\Master_0|pos [10] & (!\Master_0|Add0~5 )) # (!\Master_0|pos [10] & ((\Master_0|Add0~5 ) # (GND))))) # (!\Master_0|WideNor0~0_combout  & ((\Master_0|pos [10] & (\Master_0|Add0~5  & VCC)) # 
// (!\Master_0|pos [10] & (!\Master_0|Add0~5 ))))
// \Master_0|Add0~7  = CARRY((\Master_0|WideNor0~0_combout  & ((!\Master_0|Add0~5 ) # (!\Master_0|pos [10]))) # (!\Master_0|WideNor0~0_combout  & (!\Master_0|pos [10] & !\Master_0|Add0~5 )))

	.dataa(\Master_0|WideNor0~0_combout ),
	.datab(\Master_0|pos [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add0~5 ),
	.combout(\Master_0|Add0~6_combout ),
	.cout(\Master_0|Add0~7 ));
// synopsys translate_off
defparam \Master_0|Add0~6 .lut_mask = 16'h692B;
defparam \Master_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N18
cycloneive_lcell_comb \Master_0|Selector15~0 (
// Equation(s):
// \Master_0|Selector15~0_combout  = (\Master_0|iaddr[8]~2_combout  & ((\Master_0|Add3~0_combout ) # ((\Master_0|Equal0~0_combout  & \Master_0|pos [11]))))

	.dataa(\Master_0|Equal0~0_combout ),
	.datab(\Master_0|Add3~0_combout ),
	.datac(\Master_0|pos [11]),
	.datad(\Master_0|iaddr[8]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector15~0 .lut_mask = 16'hEC00;
defparam \Master_0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N22
cycloneive_lcell_comb \Master_0|Selector15~1 (
// Equation(s):
// \Master_0|Selector15~1_combout  = (\Master_0|Selector15~0_combout ) # ((!\Master_0|Selector18~1_combout  & \Master_0|Add0~6_combout ))

	.dataa(\Master_0|Selector18~1_combout ),
	.datab(gnd),
	.datac(\Master_0|Add0~6_combout ),
	.datad(\Master_0|Selector15~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector15~1 .lut_mask = 16'hFF50;
defparam \Master_0|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N23
dffeas \Master_0|iaddr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[10] .is_wysiwyg = "true";
defparam \Master_0|iaddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N28
cycloneive_lcell_comb \Master_0|Selector123~0 (
// Equation(s):
// \Master_0|Selector123~0_combout  = (\Master_0|WideOr17~combout  & (\Master_0|pos [10])) # (!\Master_0|WideOr17~combout  & ((\Master_0|iaddr [10])))

	.dataa(\Master_0|pos [10]),
	.datab(\Master_0|iaddr [10]),
	.datac(\Master_0|WideOr17~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector123~0 .lut_mask = 16'hACAC;
defparam \Master_0|Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N26
cycloneive_lcell_comb \Master_0|Selector123~1 (
// Equation(s):
// \Master_0|Selector123~1_combout  = (\Master_0|Selector122~0_combout  & (((\Master_0|Selector123~0_combout )))) # (!\Master_0|Selector122~0_combout  & (!\Master_0|ID_M[1]~0_combout  & (\Master_0|max_count [10])))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\Master_0|max_count [10]),
	.datac(\Master_0|Selector122~0_combout ),
	.datad(\Master_0|Selector123~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector123~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector123~1 .lut_mask = 16'hF404;
defparam \Master_0|Selector123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N27
dffeas \Slave_1|SRAM_A[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[10]~37_combout ),
	.asdata(\Master_0|Selector123~1_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[10] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y30_N28
cycloneive_lcell_comb \Slave_1|SRAM_A[11]~39 (
// Equation(s):
// \Slave_1|SRAM_A[11]~39_combout  = \Slave_1|SRAM_A[10]~38  $ (((!\Slave_1|Add0~7_combout  & \Slave_1|SRAM_A [11])))

	.dataa(gnd),
	.datab(\Slave_1|Add0~7_combout ),
	.datac(gnd),
	.datad(\Slave_1|SRAM_A [11]),
	.cin(\Slave_1|SRAM_A[10]~38 ),
	.combout(\Slave_1|SRAM_A[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_1|SRAM_A[11]~39 .lut_mask = 16'hC3F0;
defparam \Slave_1|SRAM_A[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N4
cycloneive_lcell_comb \Master_0|Selector14~0 (
// Equation(s):
// \Master_0|Selector14~0_combout  = (\Master_0|iaddr[8]~2_combout  & ((\Master_0|Equal0~0_combout ) # (\Master_0|pos [11])))

	.dataa(\Master_0|Equal0~0_combout ),
	.datab(\Master_0|iaddr[8]~2_combout ),
	.datac(\Master_0|pos [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector14~0 .lut_mask = 16'hC8C8;
defparam \Master_0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N10
cycloneive_lcell_comb \Master_0|Add0~8 (
// Equation(s):
// \Master_0|Add0~8_combout  = \Master_0|pos [11] $ (\Master_0|Add0~7  $ (\Master_0|WideNor0~0_combout ))

	.dataa(\Master_0|pos [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|WideNor0~0_combout ),
	.cin(\Master_0|Add0~7 ),
	.combout(\Master_0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add0~8 .lut_mask = 16'hA55A;
defparam \Master_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N16
cycloneive_lcell_comb \Master_0|Selector14~1 (
// Equation(s):
// \Master_0|Selector14~1_combout  = (\Master_0|Selector14~0_combout ) # ((!\Master_0|Selector18~1_combout  & \Master_0|Add0~8_combout ))

	.dataa(\Master_0|Selector18~1_combout ),
	.datab(gnd),
	.datac(\Master_0|Selector14~0_combout ),
	.datad(\Master_0|Add0~8_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector14~1 .lut_mask = 16'hF5F0;
defparam \Master_0|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N17
dffeas \Master_0|iaddr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|WideNor0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|iaddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|iaddr[11] .is_wysiwyg = "true";
defparam \Master_0|iaddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N10
cycloneive_lcell_comb \Master_0|Selector122~1 (
// Equation(s):
// \Master_0|Selector122~1_combout  = (\Master_0|WideOr17~combout  & ((\Master_0|pos [11]))) # (!\Master_0|WideOr17~combout  & (\Master_0|iaddr [11]))

	.dataa(\Master_0|iaddr [11]),
	.datab(\Master_0|WideOr17~combout ),
	.datac(\Master_0|pos [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector122~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector122~1 .lut_mask = 16'hE2E2;
defparam \Master_0|Selector122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N30
cycloneive_lcell_comb \Master_0|max_count[11]~34 (
// Equation(s):
// \Master_0|max_count[11]~34_combout  = \Master_0|max_count [11] $ (\Master_0|max_count[10]~33 )

	.dataa(\Master_0|max_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|max_count[10]~33 ),
	.combout(\Master_0|max_count[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max_count[11]~34 .lut_mask = 16'h5A5A;
defparam \Master_0|max_count[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y31_N31
dffeas \Master_0|max_count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|max_count[11]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Master_0|Equal1~0_combout ),
	.sload(gnd),
	.ena(\Master_0|state.WRITE_L1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_count[11] .is_wysiwyg = "true";
defparam \Master_0|max_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N24
cycloneive_lcell_comb \Master_0|Selector122~2 (
// Equation(s):
// \Master_0|Selector122~2_combout  = (\Master_0|Selector122~0_combout  & (((\Master_0|Selector122~1_combout )))) # (!\Master_0|Selector122~0_combout  & (!\Master_0|ID_M[1]~0_combout  & ((\Master_0|max_count [11]))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\Master_0|Selector122~1_combout ),
	.datac(\Master_0|Selector122~0_combout ),
	.datad(\Master_0|max_count [11]),
	.cin(gnd),
	.combout(\Master_0|Selector122~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector122~2 .lut_mask = 16'hC5C0;
defparam \Master_0|Selector122~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y30_N29
dffeas \Slave_1|SRAM_A[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_1|SRAM_A[11]~39_combout ),
	.asdata(\Master_0|Selector122~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Slave_1|SRAM_A[11]~41_combout ),
	.sload(\Slave_1|SRAM_A~16_combout ),
	.ena(\Slave_1|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_1|SRAM_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_1|SRAM_A[11] .is_wysiwyg = "true";
defparam \Slave_1|SRAM_A[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
cycloneive_io_ibuf \SRAM_Q_L1[0]~input (
	.i(SRAM_Q_L1[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[0]~input .bus_hold = "false";
defparam \SRAM_Q_L1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N1
cycloneive_io_ibuf \ROM_Q_IMG[0]~input (
	.i(ROM_Q_IMG[0]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[0]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[0]~input .bus_hold = "false";
defparam \ROM_Q_IMG[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[0]~input (
	.i(SRAM_Q_L0[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[0]~input .bus_hold = "false";
defparam \SRAM_Q_L0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N8
cycloneive_lcell_comb \u_BUS|Mux17~2 (
// Equation(s):
// \u_BUS|Mux17~2_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & ((\SRAM_Q_L0[0]~input_o ))) # (!\Master_0|WideOr17~combout  & (\ROM_Q_IMG[0]~input_o ))))

	.dataa(\ROM_Q_IMG[0]~input_o ),
	.datab(\SRAM_Q_L0[0]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux17~2 .lut_mask = 16'hC0A0;
defparam \u_BUS|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N6
cycloneive_lcell_comb \u_BUS|Mux17~0 (
// Equation(s):
// \u_BUS|Mux17~0_combout  = (\Slave_1|state.READ1~q ) # ((\Slave_1|state.READ3~q ) # ((\Slave_1|state.READ4~q ) # (\Slave_1|state.READ2~q )))

	.dataa(\Slave_1|state.READ1~q ),
	.datab(\Slave_1|state.READ3~q ),
	.datac(\Slave_1|state.READ4~q ),
	.datad(\Slave_1|state.READ2~q ),
	.cin(gnd),
	.combout(\u_BUS|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux17~0 .lut_mask = 16'hFFFE;
defparam \u_BUS|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N30
cycloneive_lcell_comb \u_BUS|Mux17~1 (
// Equation(s):
// \u_BUS|Mux17~1_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & (\u_BUS|Mux17~0_combout )) # (!\Master_0|WideOr17~combout  & ((\Slave_0|state.READ~q )))))

	.dataa(\u_BUS|Mux17~0_combout ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\Slave_0|state.READ~q ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux17~1 .lut_mask = 16'h88C0;
defparam \u_BUS|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N2
cycloneive_lcell_comb \u_BUS|Mux17~3 (
// Equation(s):
// \u_BUS|Mux17~3_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux17~2_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[0]~input_o ))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\SRAM_Q_L1[0]~input_o ),
	.datac(\u_BUS|Mux17~2_combout ),
	.datad(\u_BUS|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux17~3 .lut_mask = 16'hF400;
defparam \u_BUS|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[1]~input (
	.i(SRAM_Q_L1[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[1]~input .bus_hold = "false";
defparam \SRAM_Q_L1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneive_io_ibuf \SRAM_Q_L0[1]~input (
	.i(SRAM_Q_L0[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[1]~input .bus_hold = "false";
defparam \SRAM_Q_L0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \ROM_Q_IMG[1]~input (
	.i(ROM_Q_IMG[1]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[1]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[1]~input .bus_hold = "false";
defparam \ROM_Q_IMG[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N14
cycloneive_lcell_comb \u_BUS|Mux16~0 (
// Equation(s):
// \u_BUS|Mux16~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & (\SRAM_Q_L0[1]~input_o )) # (!\Master_0|WideOr17~combout  & ((\ROM_Q_IMG[1]~input_o )))))

	.dataa(\SRAM_Q_L0[1]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\ROM_Q_IMG[1]~input_o ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux16~0 .lut_mask = 16'h88C0;
defparam \u_BUS|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N4
cycloneive_lcell_comb \u_BUS|Mux16~1 (
// Equation(s):
// \u_BUS|Mux16~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux16~0_combout ) # ((\SRAM_Q_L1[1]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\SRAM_Q_L1[1]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\u_BUS|Mux17~1_combout ),
	.datad(\u_BUS|Mux16~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux16~1 .lut_mask = 16'hF020;
defparam \u_BUS|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N15
cycloneive_io_ibuf \SRAM_Q_L1[2]~input (
	.i(SRAM_Q_L1[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[2]~input .bus_hold = "false";
defparam \SRAM_Q_L1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N1
cycloneive_io_ibuf \ROM_Q_IMG[2]~input (
	.i(ROM_Q_IMG[2]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[2]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[2]~input .bus_hold = "false";
defparam \ROM_Q_IMG[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneive_io_ibuf \SRAM_Q_L0[2]~input (
	.i(SRAM_Q_L0[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[2]~input .bus_hold = "false";
defparam \SRAM_Q_L0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N22
cycloneive_lcell_comb \u_BUS|Mux15~0 (
// Equation(s):
// \u_BUS|Mux15~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & ((\SRAM_Q_L0[2]~input_o ))) # (!\Master_0|WideOr17~combout  & (\ROM_Q_IMG[2]~input_o ))))

	.dataa(\ROM_Q_IMG[2]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L0[2]~input_o ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux15~0 .lut_mask = 16'hC088;
defparam \u_BUS|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N24
cycloneive_lcell_comb \u_BUS|Mux15~1 (
// Equation(s):
// \u_BUS|Mux15~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux15~0_combout ) # ((\SRAM_Q_L1[2]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\SRAM_Q_L1[2]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\u_BUS|Mux17~1_combout ),
	.datad(\u_BUS|Mux15~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux15~1 .lut_mask = 16'hF020;
defparam \u_BUS|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \SRAM_Q_L1[3]~input (
	.i(SRAM_Q_L1[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[3]~input .bus_hold = "false";
defparam \SRAM_Q_L1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \ROM_Q_IMG[3]~input (
	.i(ROM_Q_IMG[3]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[3]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[3]~input .bus_hold = "false";
defparam \ROM_Q_IMG[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L0[3]~input (
	.i(SRAM_Q_L0[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[3]~input .bus_hold = "false";
defparam \SRAM_Q_L0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N30
cycloneive_lcell_comb \u_BUS|Mux14~0 (
// Equation(s):
// \u_BUS|Mux14~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & ((\SRAM_Q_L0[3]~input_o ))) # (!\Master_0|WideOr17~combout  & (\ROM_Q_IMG[3]~input_o ))))

	.dataa(\ROM_Q_IMG[3]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L0[3]~input_o ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux14~0 .lut_mask = 16'hC088;
defparam \u_BUS|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N16
cycloneive_lcell_comb \u_BUS|Mux14~1 (
// Equation(s):
// \u_BUS|Mux14~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux14~0_combout ) # ((\SRAM_Q_L1[3]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\SRAM_Q_L1[3]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\u_BUS|Mux17~1_combout ),
	.datad(\u_BUS|Mux14~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux14~1 .lut_mask = 16'hF020;
defparam \u_BUS|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L1[4]~input (
	.i(SRAM_Q_L1[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[4]~input .bus_hold = "false";
defparam \SRAM_Q_L1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \ROM_Q_IMG[4]~input (
	.i(ROM_Q_IMG[4]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[4]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[4]~input .bus_hold = "false";
defparam \ROM_Q_IMG[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
cycloneive_io_ibuf \SRAM_Q_L0[4]~input (
	.i(SRAM_Q_L0[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[4]~input .bus_hold = "false";
defparam \SRAM_Q_L0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N20
cycloneive_lcell_comb \u_BUS|Mux13~0 (
// Equation(s):
// \u_BUS|Mux13~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & ((\SRAM_Q_L0[4]~input_o ))) # (!\Master_0|WideOr17~combout  & (\ROM_Q_IMG[4]~input_o ))))

	.dataa(\ROM_Q_IMG[4]~input_o ),
	.datab(\SRAM_Q_L0[4]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux13~0 .lut_mask = 16'hC0A0;
defparam \u_BUS|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N18
cycloneive_lcell_comb \u_BUS|Mux13~1 (
// Equation(s):
// \u_BUS|Mux13~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux13~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[4]~input_o ))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\SRAM_Q_L1[4]~input_o ),
	.datac(\u_BUS|Mux13~0_combout ),
	.datad(\u_BUS|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux13~1 .lut_mask = 16'hF400;
defparam \u_BUS|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \SRAM_Q_L1[5]~input (
	.i(SRAM_Q_L1[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[5]~input .bus_hold = "false";
defparam \SRAM_Q_L1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L0[5]~input (
	.i(SRAM_Q_L0[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[5]~input .bus_hold = "false";
defparam \SRAM_Q_L0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N22
cycloneive_io_ibuf \ROM_Q_IMG[5]~input (
	.i(ROM_Q_IMG[5]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[5]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[5]~input .bus_hold = "false";
defparam \ROM_Q_IMG[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N4
cycloneive_lcell_comb \u_BUS|Mux12~0 (
// Equation(s):
// \u_BUS|Mux12~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & (\SRAM_Q_L0[5]~input_o )) # (!\Master_0|WideOr17~combout  & ((\ROM_Q_IMG[5]~input_o )))))

	.dataa(\SRAM_Q_L0[5]~input_o ),
	.datab(\ROM_Q_IMG[5]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux12~0 .lut_mask = 16'hA0C0;
defparam \u_BUS|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N18
cycloneive_lcell_comb \u_BUS|Mux12~1 (
// Equation(s):
// \u_BUS|Mux12~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux12~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[5]~input_o ))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\SRAM_Q_L1[5]~input_o ),
	.datac(\u_BUS|Mux12~0_combout ),
	.datad(\u_BUS|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux12~1 .lut_mask = 16'hF400;
defparam \u_BUS|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L1[6]~input (
	.i(SRAM_Q_L1[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[6]~input .bus_hold = "false";
defparam \SRAM_Q_L1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L0[6]~input (
	.i(SRAM_Q_L0[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[6]~input .bus_hold = "false";
defparam \SRAM_Q_L0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \ROM_Q_IMG[6]~input (
	.i(ROM_Q_IMG[6]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[6]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[6]~input .bus_hold = "false";
defparam \ROM_Q_IMG[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N28
cycloneive_lcell_comb \u_BUS|Mux11~0 (
// Equation(s):
// \u_BUS|Mux11~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & (\SRAM_Q_L0[6]~input_o )) # (!\Master_0|WideOr17~combout  & ((\ROM_Q_IMG[6]~input_o )))))

	.dataa(\SRAM_Q_L0[6]~input_o ),
	.datab(\ROM_Q_IMG[6]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux11~0 .lut_mask = 16'hA0C0;
defparam \u_BUS|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N26
cycloneive_lcell_comb \u_BUS|Mux11~1 (
// Equation(s):
// \u_BUS|Mux11~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux11~0_combout ) # ((\SRAM_Q_L1[6]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\SRAM_Q_L1[6]~input_o ),
	.datab(\u_BUS|Mux11~0_combout ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\u_BUS|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux11~1 .lut_mask = 16'hCE00;
defparam \u_BUS|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L1[7]~input (
	.i(SRAM_Q_L1[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[7]~input .bus_hold = "false";
defparam \SRAM_Q_L1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \ROM_Q_IMG[7]~input (
	.i(ROM_Q_IMG[7]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[7]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[7]~input .bus_hold = "false";
defparam \ROM_Q_IMG[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[7]~input (
	.i(SRAM_Q_L0[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[7]~input .bus_hold = "false";
defparam \SRAM_Q_L0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N0
cycloneive_lcell_comb \u_BUS|Mux10~0 (
// Equation(s):
// \u_BUS|Mux10~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & ((\SRAM_Q_L0[7]~input_o ))) # (!\Master_0|WideOr17~combout  & (\ROM_Q_IMG[7]~input_o ))))

	.dataa(\ROM_Q_IMG[7]~input_o ),
	.datab(\SRAM_Q_L0[7]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux10~0 .lut_mask = 16'hC0A0;
defparam \u_BUS|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N6
cycloneive_lcell_comb \u_BUS|Mux10~1 (
// Equation(s):
// \u_BUS|Mux10~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux10~0_combout ) # ((\SRAM_Q_L1[7]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\SRAM_Q_L1[7]~input_o ),
	.datab(\u_BUS|Mux10~0_combout ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\u_BUS|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux10~1 .lut_mask = 16'hCE00;
defparam \u_BUS|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L1[8]~input (
	.i(SRAM_Q_L1[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[8]~input .bus_hold = "false";
defparam \SRAM_Q_L1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N22
cycloneive_io_ibuf \ROM_Q_IMG[8]~input (
	.i(ROM_Q_IMG[8]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[8]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[8]~input .bus_hold = "false";
defparam \ROM_Q_IMG[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[8]~input (
	.i(SRAM_Q_L0[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[8]~input .bus_hold = "false";
defparam \SRAM_Q_L0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N24
cycloneive_lcell_comb \u_BUS|Mux9~0 (
// Equation(s):
// \u_BUS|Mux9~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & ((\SRAM_Q_L0[8]~input_o ))) # (!\Master_0|WideOr17~combout  & (\ROM_Q_IMG[8]~input_o ))))

	.dataa(\ROM_Q_IMG[8]~input_o ),
	.datab(\SRAM_Q_L0[8]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux9~0 .lut_mask = 16'hC0A0;
defparam \u_BUS|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N22
cycloneive_lcell_comb \u_BUS|Mux9~1 (
// Equation(s):
// \u_BUS|Mux9~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux9~0_combout ) # ((\SRAM_Q_L1[8]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\SRAM_Q_L1[8]~input_o ),
	.datab(\u_BUS|Mux9~0_combout ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\u_BUS|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux9~1 .lut_mask = 16'hCE00;
defparam \u_BUS|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L0[9]~input (
	.i(SRAM_Q_L0[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[9]~input .bus_hold = "false";
defparam \SRAM_Q_L0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cycloneive_io_ibuf \ROM_Q_IMG[9]~input (
	.i(ROM_Q_IMG[9]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[9]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[9]~input .bus_hold = "false";
defparam \ROM_Q_IMG[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N26
cycloneive_lcell_comb \u_BUS|Mux8~0 (
// Equation(s):
// \u_BUS|Mux8~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & (\SRAM_Q_L0[9]~input_o )) # (!\Master_0|WideOr17~combout  & ((\ROM_Q_IMG[9]~input_o )))))

	.dataa(\SRAM_Q_L0[9]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\ROM_Q_IMG[9]~input_o ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux8~0 .lut_mask = 16'h88C0;
defparam \u_BUS|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \SRAM_Q_L1[9]~input (
	.i(SRAM_Q_L1[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[9]~input .bus_hold = "false";
defparam \SRAM_Q_L1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N20
cycloneive_lcell_comb \u_BUS|Mux8~1 (
// Equation(s):
// \u_BUS|Mux8~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux8~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[9]~input_o ))))

	.dataa(\u_BUS|Mux8~0_combout ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\u_BUS|Mux17~1_combout ),
	.datad(\SRAM_Q_L1[9]~input_o ),
	.cin(gnd),
	.combout(\u_BUS|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux8~1 .lut_mask = 16'hB0A0;
defparam \u_BUS|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L1[10]~input (
	.i(SRAM_Q_L1[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[10]~input .bus_hold = "false";
defparam \SRAM_Q_L1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \SRAM_Q_L0[10]~input (
	.i(SRAM_Q_L0[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[10]~input .bus_hold = "false";
defparam \SRAM_Q_L0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneive_io_ibuf \ROM_Q_IMG[10]~input (
	.i(ROM_Q_IMG[10]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[10]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[10]~input .bus_hold = "false";
defparam \ROM_Q_IMG[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N16
cycloneive_lcell_comb \u_BUS|Mux7~0 (
// Equation(s):
// \u_BUS|Mux7~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & (\SRAM_Q_L0[10]~input_o )) # (!\Master_0|WideOr17~combout  & ((\ROM_Q_IMG[10]~input_o )))))

	.dataa(\SRAM_Q_L0[10]~input_o ),
	.datab(\ROM_Q_IMG[10]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux7~0 .lut_mask = 16'hA0C0;
defparam \u_BUS|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N0
cycloneive_lcell_comb \u_BUS|Mux7~1 (
// Equation(s):
// \u_BUS|Mux7~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux7~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[10]~input_o ))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\SRAM_Q_L1[10]~input_o ),
	.datac(\u_BUS|Mux17~1_combout ),
	.datad(\u_BUS|Mux7~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux7~1 .lut_mask = 16'hF040;
defparam \u_BUS|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[11]~input (
	.i(SRAM_Q_L1[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[11]~input .bus_hold = "false";
defparam \SRAM_Q_L1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[11]~input (
	.i(SRAM_Q_L0[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[11]~input .bus_hold = "false";
defparam \SRAM_Q_L0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \ROM_Q_IMG[11]~input (
	.i(ROM_Q_IMG[11]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[11]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[11]~input .bus_hold = "false";
defparam \ROM_Q_IMG[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N14
cycloneive_lcell_comb \u_BUS|Mux6~0 (
// Equation(s):
// \u_BUS|Mux6~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & (\SRAM_Q_L0[11]~input_o )) # (!\Master_0|WideOr17~combout  & ((\ROM_Q_IMG[11]~input_o )))))

	.dataa(\SRAM_Q_L0[11]~input_o ),
	.datab(\ROM_Q_IMG[11]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux6~0 .lut_mask = 16'hA0C0;
defparam \u_BUS|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N20
cycloneive_lcell_comb \u_BUS|Mux6~1 (
// Equation(s):
// \u_BUS|Mux6~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux6~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[11]~input_o ))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\SRAM_Q_L1[11]~input_o ),
	.datac(\u_BUS|Mux6~0_combout ),
	.datad(\u_BUS|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux6~1 .lut_mask = 16'hF400;
defparam \u_BUS|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
cycloneive_io_ibuf \SRAM_Q_L1[12]~input (
	.i(SRAM_Q_L1[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[12]~input .bus_hold = "false";
defparam \SRAM_Q_L1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[12]~input (
	.i(ROM_Q_IMG[12]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[12]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[12]~input .bus_hold = "false";
defparam \ROM_Q_IMG[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L0[12]~input (
	.i(SRAM_Q_L0[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[12]~input .bus_hold = "false";
defparam \SRAM_Q_L0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N26
cycloneive_lcell_comb \u_BUS|Mux5~0 (
// Equation(s):
// \u_BUS|Mux5~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & ((\SRAM_Q_L0[12]~input_o ))) # (!\Master_0|WideOr17~combout  & (\ROM_Q_IMG[12]~input_o ))))

	.dataa(\ROM_Q_IMG[12]~input_o ),
	.datab(\SRAM_Q_L0[12]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux5~0 .lut_mask = 16'hC0A0;
defparam \u_BUS|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N28
cycloneive_lcell_comb \u_BUS|Mux5~1 (
// Equation(s):
// \u_BUS|Mux5~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux5~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[12]~input_o ))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\SRAM_Q_L1[12]~input_o ),
	.datac(\u_BUS|Mux5~0_combout ),
	.datad(\u_BUS|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux5~1 .lut_mask = 16'hF400;
defparam \u_BUS|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L1[13]~input (
	.i(SRAM_Q_L1[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[13]~input .bus_hold = "false";
defparam \SRAM_Q_L1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneive_io_ibuf \ROM_Q_IMG[13]~input (
	.i(ROM_Q_IMG[13]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[13]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[13]~input .bus_hold = "false";
defparam \ROM_Q_IMG[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[13]~input (
	.i(SRAM_Q_L0[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[13]~input .bus_hold = "false";
defparam \SRAM_Q_L0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N30
cycloneive_lcell_comb \u_BUS|Mux4~0 (
// Equation(s):
// \u_BUS|Mux4~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & ((\SRAM_Q_L0[13]~input_o ))) # (!\Master_0|WideOr17~combout  & (\ROM_Q_IMG[13]~input_o ))))

	.dataa(\ROM_Q_IMG[13]~input_o ),
	.datab(\SRAM_Q_L0[13]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux4~0 .lut_mask = 16'hC0A0;
defparam \u_BUS|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N4
cycloneive_lcell_comb \u_BUS|Mux4~1 (
// Equation(s):
// \u_BUS|Mux4~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux4~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[13]~input_o ))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\SRAM_Q_L1[13]~input_o ),
	.datac(\u_BUS|Mux4~0_combout ),
	.datad(\u_BUS|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux4~1 .lut_mask = 16'hF400;
defparam \u_BUS|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneive_io_ibuf \ROM_Q_IMG[14]~input (
	.i(ROM_Q_IMG[14]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[14]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[14]~input .bus_hold = "false";
defparam \ROM_Q_IMG[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \SRAM_Q_L0[14]~input (
	.i(SRAM_Q_L0[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[14]~input .bus_hold = "false";
defparam \SRAM_Q_L0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N2
cycloneive_lcell_comb \u_BUS|Mux3~0 (
// Equation(s):
// \u_BUS|Mux3~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & ((\SRAM_Q_L0[14]~input_o ))) # (!\Master_0|WideOr17~combout  & (\ROM_Q_IMG[14]~input_o ))))

	.dataa(\ROM_Q_IMG[14]~input_o ),
	.datab(\SRAM_Q_L0[14]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux3~0 .lut_mask = 16'hC0A0;
defparam \u_BUS|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N15
cycloneive_io_ibuf \SRAM_Q_L1[14]~input (
	.i(SRAM_Q_L1[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[14]~input .bus_hold = "false";
defparam \SRAM_Q_L1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N12
cycloneive_lcell_comb \u_BUS|Mux3~1 (
// Equation(s):
// \u_BUS|Mux3~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux3~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[14]~input_o ))))

	.dataa(\Master_0|ID_M[1]~0_combout ),
	.datab(\u_BUS|Mux3~0_combout ),
	.datac(\SRAM_Q_L1[14]~input_o ),
	.datad(\u_BUS|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux3~1 .lut_mask = 16'hDC00;
defparam \u_BUS|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \ROM_Q_IMG[15]~input (
	.i(ROM_Q_IMG[15]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[15]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[15]~input .bus_hold = "false";
defparam \ROM_Q_IMG[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N15
cycloneive_io_ibuf \SRAM_Q_L0[15]~input (
	.i(SRAM_Q_L0[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[15]~input .bus_hold = "false";
defparam \SRAM_Q_L0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N10
cycloneive_lcell_comb \u_BUS|Mux2~0 (
// Equation(s):
// \u_BUS|Mux2~0_combout  = (\Master_0|ID_M[1]~0_combout  & ((\Master_0|WideOr17~combout  & ((\SRAM_Q_L0[15]~input_o ))) # (!\Master_0|WideOr17~combout  & (\ROM_Q_IMG[15]~input_o ))))

	.dataa(\ROM_Q_IMG[15]~input_o ),
	.datab(\SRAM_Q_L0[15]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux2~0 .lut_mask = 16'hC0A0;
defparam \u_BUS|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L1[15]~input (
	.i(SRAM_Q_L1[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[15]~input .bus_hold = "false";
defparam \SRAM_Q_L1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N24
cycloneive_lcell_comb \u_BUS|Mux2~1 (
// Equation(s):
// \u_BUS|Mux2~1_combout  = (\u_BUS|Mux17~1_combout  & ((\u_BUS|Mux2~0_combout ) # ((\SRAM_Q_L1[15]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\u_BUS|Mux2~0_combout ),
	.datab(\SRAM_Q_L1[15]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\u_BUS|Mux17~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux2~1 .lut_mask = 16'hAE00;
defparam \u_BUS|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N14
cycloneive_lcell_comb \Master_0|Selector89~0 (
// Equation(s):
// \Master_0|Selector89~0_combout  = (\Master_0|state.CONV7~q ) # ((\Master_0|state.CONV9~q ) # ((\Master_0|state.CONV3~q ) # (\Master_0|state.CONV1~q )))

	.dataa(\Master_0|state.CONV7~q ),
	.datab(\Master_0|state.CONV9~q ),
	.datac(\Master_0|state.CONV3~q ),
	.datad(\Master_0|state.CONV1~q ),
	.cin(gnd),
	.combout(\Master_0|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector89~0 .lut_mask = 16'hFFFE;
defparam \Master_0|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N12
cycloneive_lcell_comb \Master_0|WideNor2~0 (
// Equation(s):
// \Master_0|WideNor2~0_combout  = (\Master_0|state.CONV3~q ) # ((\Master_0|state.CONV6~q ) # (\Master_0|state.CONV9~q ))

	.dataa(\Master_0|state.CONV3~q ),
	.datab(gnd),
	.datac(\Master_0|state.CONV6~q ),
	.datad(\Master_0|state.CONV9~q ),
	.cin(gnd),
	.combout(\Master_0|WideNor2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor2~0 .lut_mask = 16'hFFFA;
defparam \Master_0|WideNor2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N18
cycloneive_lcell_comb \Master_0|WideNor2 (
// Equation(s):
// \Master_0|WideNor2~combout  = (\Master_0|state.CONV1~q ) # ((\Master_0|state.CONV2~q ) # ((\Master_0|WideNor2~0_combout ) # (!\Master_0|Selector25~0_combout )))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|state.CONV2~q ),
	.datac(\Master_0|Selector25~0_combout ),
	.datad(\Master_0|WideNor2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|WideNor2~combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor2 .lut_mask = 16'hFFEF;
defparam \Master_0|WideNor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N28
cycloneive_lcell_comb \Master_0|Selector88~0 (
// Equation(s):
// \Master_0|Selector88~0_combout  = (!\Master_0|state.CONV6~q  & (!\Master_0|state.CONV5~q  & (!\Master_0|state.CONV4~q  & \Master_0|WideNor2~combout )))

	.dataa(\Master_0|state.CONV6~q ),
	.datab(\Master_0|state.CONV5~q ),
	.datac(\Master_0|state.CONV4~q ),
	.datad(\Master_0|WideNor2~combout ),
	.cin(gnd),
	.combout(\Master_0|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector88~0 .lut_mask = 16'h0100;
defparam \Master_0|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N2
cycloneive_lcell_comb \Master_0|WideNor1~0 (
// Equation(s):
// \Master_0|WideNor1~0_combout  = (!\Master_0|state.CONV3~q  & (!\Master_0|state.CONV9~q  & (\Master_0|Selector25~0_combout  & !\Master_0|state.CONV6~q )))

	.dataa(\Master_0|state.CONV3~q ),
	.datab(\Master_0|state.CONV9~q ),
	.datac(\Master_0|Selector25~0_combout ),
	.datad(\Master_0|state.CONV6~q ),
	.cin(gnd),
	.combout(\Master_0|WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|WideNor1~0 .lut_mask = 16'h0010;
defparam \Master_0|WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N10
cycloneive_lcell_comb \Master_0|Selector74~0 (
// Equation(s):
// \Master_0|Selector74~0_combout  = (!\Master_0|state.CONV5~q  & ((\Master_0|state.CONV1~q ) # ((\Master_0|state.CONV2~q ) # (!\Master_0|WideNor1~0_combout ))))

	.dataa(\Master_0|state.CONV5~q ),
	.datab(\Master_0|state.CONV1~q ),
	.datac(\Master_0|state.CONV2~q ),
	.datad(\Master_0|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector74~0 .lut_mask = 16'h5455;
defparam \Master_0|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X18_Y30_N0
cycloneive_mac_mult \Master_0|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\u_BUS|Mux2~1_combout ,\u_BUS|Mux3~1_combout ,\u_BUS|Mux4~1_combout ,\u_BUS|Mux5~1_combout ,\u_BUS|Mux6~1_combout ,\u_BUS|Mux7~1_combout ,\u_BUS|Mux8~1_combout ,\u_BUS|Mux9~1_combout ,\u_BUS|Mux10~1_combout ,\u_BUS|Mux11~1_combout ,\u_BUS|Mux12~1_combout ,
\u_BUS|Mux13~1_combout ,\u_BUS|Mux14~1_combout ,\u_BUS|Mux15~1_combout ,\u_BUS|Mux16~1_combout ,\u_BUS|Mux17~3_combout ,gnd,gnd}),
	.datab({\Master_0|Selector74~0_combout ,\Master_0|WideNor2~combout ,\Master_0|Selector74~0_combout ,\Master_0|Selector74~0_combout ,\Master_0|Selector88~0_combout ,\Master_0|Selector89~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Master_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Master_0|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Master_0|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Master_0|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Master_0|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Master_0|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Master_0|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X18_Y30_N2
cycloneive_mac_out \Master_0|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\Master_0|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Master_0|Mult0|auto_generated|mac_mult1~dataout ,\Master_0|Mult0|auto_generated|mac_mult1~13 ,\Master_0|Mult0|auto_generated|mac_mult1~12 ,\Master_0|Mult0|auto_generated|mac_mult1~11 ,
\Master_0|Mult0|auto_generated|mac_mult1~10 ,\Master_0|Mult0|auto_generated|mac_mult1~9 ,\Master_0|Mult0|auto_generated|mac_mult1~8 ,\Master_0|Mult0|auto_generated|mac_mult1~7 ,\Master_0|Mult0|auto_generated|mac_mult1~6 ,
\Master_0|Mult0|auto_generated|mac_mult1~5 ,\Master_0|Mult0|auto_generated|mac_mult1~4 ,\Master_0|Mult0|auto_generated|mac_mult1~3 ,\Master_0|Mult0|auto_generated|mac_mult1~2 ,\Master_0|Mult0|auto_generated|mac_mult1~1 ,
\Master_0|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Master_0|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Master_0|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Master_0|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N0
cycloneive_lcell_comb \Master_0|product_sum[9]~0 (
// Equation(s):
// \Master_0|product_sum[9]~0_combout  = (\Master_0|state.IDLE1~q ) # (\Master_0|state.RELU~q )

	.dataa(\Master_0|state.IDLE1~q ),
	.datab(gnd),
	.datac(\Master_0|state.RELU~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|product_sum[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|product_sum[9]~0 .lut_mask = 16'hFAFA;
defparam \Master_0|product_sum[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N12
cycloneive_lcell_comb \Master_0|Add7~0 (
// Equation(s):
// \Master_0|Add7~0_combout  = (\Master_0|Mult0|auto_generated|mac_out2~dataout  & (\Master_0|product_sum [0] $ (VCC))) # (!\Master_0|Mult0|auto_generated|mac_out2~dataout  & (\Master_0|product_sum [0] & VCC))
// \Master_0|Add7~1  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~dataout  & \Master_0|product_sum [0]))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\Master_0|product_sum [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add7~0_combout ),
	.cout(\Master_0|Add7~1 ));
// synopsys translate_off
defparam \Master_0|Add7~0 .lut_mask = 16'h6688;
defparam \Master_0|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N14
cycloneive_lcell_comb \Master_0|Selector73~0 (
// Equation(s):
// \Master_0|Selector73~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Mult0|auto_generated|mac_out2~dataout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~0_combout )))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|state.CONV1~q ),
	.datad(\Master_0|Add7~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector73~0 .lut_mask = 16'h2320;
defparam \Master_0|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N30
cycloneive_lcell_comb \Master_0|Selector38~0 (
// Equation(s):
// \Master_0|Selector38~0_combout  = (\Master_0|WideNor1~0_combout  & (\Master_0|product_sum [35] & (!\Master_0|state.RELU~q  & \Master_0|WideNor0~0_combout )))

	.dataa(\Master_0|WideNor1~0_combout ),
	.datab(\Master_0|product_sum [35]),
	.datac(\Master_0|state.RELU~q ),
	.datad(\Master_0|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector38~0 .lut_mask = 16'h0800;
defparam \Master_0|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N16
cycloneive_lcell_comb \Master_0|Add6~0 (
// Equation(s):
// \Master_0|Add6~0_combout  = \Master_0|Mult0|auto_generated|mac_out2~DATAOUT6  $ (VCC)
// \Master_0|Add6~1  = CARRY(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT6 )

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add6~0_combout ),
	.cout(\Master_0|Add6~1 ));
// synopsys translate_off
defparam \Master_0|Add6~0 .lut_mask = 16'h55AA;
defparam \Master_0|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N18
cycloneive_lcell_comb \Master_0|Add6~2 (
// Equation(s):
// \Master_0|Add6~2_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\Master_0|Add6~1 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\Master_0|Add6~1 ) # (GND)))
// \Master_0|Add6~3  = CARRY((!\Master_0|Add6~1 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7 ))

	.dataa(gnd),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~1 ),
	.combout(\Master_0|Add6~2_combout ),
	.cout(\Master_0|Add6~3 ));
// synopsys translate_off
defparam \Master_0|Add6~2 .lut_mask = 16'h3C3F;
defparam \Master_0|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N20
cycloneive_lcell_comb \Master_0|Add6~4 (
// Equation(s):
// \Master_0|Add6~4_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8  & ((GND) # (!\Master_0|Add6~3 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8  & (\Master_0|Add6~3  $ (GND)))
// \Master_0|Add6~5  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8 ) # (!\Master_0|Add6~3 ))

	.dataa(gnd),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~3 ),
	.combout(\Master_0|Add6~4_combout ),
	.cout(\Master_0|Add6~5 ));
// synopsys translate_off
defparam \Master_0|Add6~4 .lut_mask = 16'h3CCF;
defparam \Master_0|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N22
cycloneive_lcell_comb \Master_0|Add6~6 (
// Equation(s):
// \Master_0|Add6~6_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  & (\Master_0|Add6~5  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\Master_0|Add6~5 ))
// \Master_0|Add6~7  = CARRY((!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  & !\Master_0|Add6~5 ))

	.dataa(gnd),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~5 ),
	.combout(\Master_0|Add6~6_combout ),
	.cout(\Master_0|Add6~7 ));
// synopsys translate_off
defparam \Master_0|Add6~6 .lut_mask = 16'hC303;
defparam \Master_0|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N24
cycloneive_lcell_comb \Master_0|Add6~8 (
// Equation(s):
// \Master_0|Add6~8_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10  & ((GND) # (!\Master_0|Add6~7 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10  & (\Master_0|Add6~7  $ (GND)))
// \Master_0|Add6~9  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\Master_0|Add6~7 ))

	.dataa(gnd),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~7 ),
	.combout(\Master_0|Add6~8_combout ),
	.cout(\Master_0|Add6~9 ));
// synopsys translate_off
defparam \Master_0|Add6~8 .lut_mask = 16'h3CCF;
defparam \Master_0|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N26
cycloneive_lcell_comb \Master_0|Add6~10 (
// Equation(s):
// \Master_0|Add6~10_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & (\Master_0|Add6~9  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Master_0|Add6~9 ))
// \Master_0|Add6~11  = CARRY((!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & !\Master_0|Add6~9 ))

	.dataa(gnd),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~9 ),
	.combout(\Master_0|Add6~10_combout ),
	.cout(\Master_0|Add6~11 ));
// synopsys translate_off
defparam \Master_0|Add6~10 .lut_mask = 16'hC303;
defparam \Master_0|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N28
cycloneive_lcell_comb \Master_0|Add6~12 (
// Equation(s):
// \Master_0|Add6~12_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12  & ((GND) # (!\Master_0|Add6~11 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12  & (\Master_0|Add6~11  $ (GND)))
// \Master_0|Add6~13  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\Master_0|Add6~11 ))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~11 ),
	.combout(\Master_0|Add6~12_combout ),
	.cout(\Master_0|Add6~13 ));
// synopsys translate_off
defparam \Master_0|Add6~12 .lut_mask = 16'h5AAF;
defparam \Master_0|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N30
cycloneive_lcell_comb \Master_0|Add6~14 (
// Equation(s):
// \Master_0|Add6~14_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  & (\Master_0|Add6~13  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\Master_0|Add6~13 ))
// \Master_0|Add6~15  = CARRY((!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  & !\Master_0|Add6~13 ))

	.dataa(gnd),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~13 ),
	.combout(\Master_0|Add6~14_combout ),
	.cout(\Master_0|Add6~15 ));
// synopsys translate_off
defparam \Master_0|Add6~14 .lut_mask = 16'hC303;
defparam \Master_0|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N0
cycloneive_lcell_comb \Master_0|Add6~16 (
// Equation(s):
// \Master_0|Add6~16_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14  & ((GND) # (!\Master_0|Add6~15 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14  & (\Master_0|Add6~15  $ (GND)))
// \Master_0|Add6~17  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\Master_0|Add6~15 ))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~15 ),
	.combout(\Master_0|Add6~16_combout ),
	.cout(\Master_0|Add6~17 ));
// synopsys translate_off
defparam \Master_0|Add6~16 .lut_mask = 16'h5AAF;
defparam \Master_0|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N2
cycloneive_lcell_comb \Master_0|Add6~18 (
// Equation(s):
// \Master_0|Add6~18_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  & (\Master_0|Add6~17  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\Master_0|Add6~17 ))
// \Master_0|Add6~19  = CARRY((!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  & !\Master_0|Add6~17 ))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~17 ),
	.combout(\Master_0|Add6~18_combout ),
	.cout(\Master_0|Add6~19 ));
// synopsys translate_off
defparam \Master_0|Add6~18 .lut_mask = 16'hA505;
defparam \Master_0|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N4
cycloneive_lcell_comb \Master_0|Add6~20 (
// Equation(s):
// \Master_0|Add6~20_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16  & ((GND) # (!\Master_0|Add6~19 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16  & (\Master_0|Add6~19  $ (GND)))
// \Master_0|Add6~21  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\Master_0|Add6~19 ))

	.dataa(gnd),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~19 ),
	.combout(\Master_0|Add6~20_combout ),
	.cout(\Master_0|Add6~21 ));
// synopsys translate_off
defparam \Master_0|Add6~20 .lut_mask = 16'h3CCF;
defparam \Master_0|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N6
cycloneive_lcell_comb \Master_0|Add6~22 (
// Equation(s):
// \Master_0|Add6~22_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  & (\Master_0|Add6~21  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\Master_0|Add6~21 ))
// \Master_0|Add6~23  = CARRY((!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  & !\Master_0|Add6~21 ))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~21 ),
	.combout(\Master_0|Add6~22_combout ),
	.cout(\Master_0|Add6~23 ));
// synopsys translate_off
defparam \Master_0|Add6~22 .lut_mask = 16'hA505;
defparam \Master_0|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N8
cycloneive_lcell_comb \Master_0|Add6~24 (
// Equation(s):
// \Master_0|Add6~24_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18  & ((GND) # (!\Master_0|Add6~23 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18  & (\Master_0|Add6~23  $ (GND)))
// \Master_0|Add6~25  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18 ) # (!\Master_0|Add6~23 ))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~23 ),
	.combout(\Master_0|Add6~24_combout ),
	.cout(\Master_0|Add6~25 ));
// synopsys translate_off
defparam \Master_0|Add6~24 .lut_mask = 16'h5AAF;
defparam \Master_0|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N10
cycloneive_lcell_comb \Master_0|Add6~26 (
// Equation(s):
// \Master_0|Add6~26_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  & (\Master_0|Add6~25  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Master_0|Add6~25 ))
// \Master_0|Add6~27  = CARRY((!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  & !\Master_0|Add6~25 ))

	.dataa(gnd),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~25 ),
	.combout(\Master_0|Add6~26_combout ),
	.cout(\Master_0|Add6~27 ));
// synopsys translate_off
defparam \Master_0|Add6~26 .lut_mask = 16'hC303;
defparam \Master_0|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N12
cycloneive_lcell_comb \Master_0|Add6~28 (
// Equation(s):
// \Master_0|Add6~28_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20  & ((GND) # (!\Master_0|Add6~27 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20  & (\Master_0|Add6~27  $ (GND)))
// \Master_0|Add6~29  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\Master_0|Add6~27 ))

	.dataa(gnd),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~27 ),
	.combout(\Master_0|Add6~28_combout ),
	.cout(\Master_0|Add6~29 ));
// synopsys translate_off
defparam \Master_0|Add6~28 .lut_mask = 16'h3CCF;
defparam \Master_0|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N14
cycloneive_lcell_comb \Master_0|Add6~30 (
// Equation(s):
// \Master_0|Add6~30_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|Add6~29  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|Add6~29 ))
// \Master_0|Add6~31  = CARRY((!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\Master_0|Add6~29 ))

	.dataa(gnd),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add6~29 ),
	.combout(\Master_0|Add6~30_combout ),
	.cout(\Master_0|Add6~31 ));
// synopsys translate_off
defparam \Master_0|Add6~30 .lut_mask = 16'hC303;
defparam \Master_0|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N16
cycloneive_lcell_comb \Master_0|Add6~32 (
// Equation(s):
// \Master_0|Add6~32_combout  = \Master_0|Add6~31  $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.cin(\Master_0|Add6~31 ),
	.combout(\Master_0|Add6~32_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add6~32 .lut_mask = 16'h0FF0;
defparam \Master_0|Add6~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N8
cycloneive_lcell_comb \Master_0|Selector38~1 (
// Equation(s):
// \Master_0|Selector38~1_combout  = (\Master_0|Selector38~0_combout ) # ((\Master_0|Add6~32_combout  & \Master_0|state.CONV1~q ))

	.dataa(\Master_0|Selector38~0_combout ),
	.datab(gnd),
	.datac(\Master_0|Add6~32_combout ),
	.datad(\Master_0|state.CONV1~q ),
	.cin(gnd),
	.combout(\Master_0|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector38~1 .lut_mask = 16'hFAAA;
defparam \Master_0|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N20
cycloneive_lcell_comb \Master_0|Add7~8 (
// Equation(s):
// \Master_0|Add7~8_combout  = ((\Master_0|product_sum [4] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\Master_0|Add7~7 )))) # (GND)
// \Master_0|Add7~9  = CARRY((\Master_0|product_sum [4] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\Master_0|Add7~7 ))) # (!\Master_0|product_sum [4] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT4  & !\Master_0|Add7~7 )))

	.dataa(\Master_0|product_sum [4]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~7 ),
	.combout(\Master_0|Add7~8_combout ),
	.cout(\Master_0|Add7~9 ));
// synopsys translate_off
defparam \Master_0|Add7~8 .lut_mask = 16'h698E;
defparam \Master_0|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N22
cycloneive_lcell_comb \Master_0|Add7~10 (
// Equation(s):
// \Master_0|Add7~10_combout  = (\Master_0|product_sum [5] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5  & (\Master_0|Add7~9  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\Master_0|Add7~9 )))) # (!\Master_0|product_sum [5] & 
// ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\Master_0|Add7~9 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\Master_0|Add7~9 ) # (GND)))))
// \Master_0|Add7~11  = CARRY((\Master_0|product_sum [5] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5  & !\Master_0|Add7~9 )) # (!\Master_0|product_sum [5] & ((!\Master_0|Add7~9 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\Master_0|product_sum [5]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~9 ),
	.combout(\Master_0|Add7~10_combout ),
	.cout(\Master_0|Add7~11 ));
// synopsys translate_off
defparam \Master_0|Add7~10 .lut_mask = 16'h9617;
defparam \Master_0|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N6
cycloneive_lcell_comb \Master_0|Selector68~0 (
// Equation(s):
// \Master_0|Selector68~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5 ))) # (!\Master_0|state.CONV1~q  & (\Master_0|Add7~10_combout ))))

	.dataa(\Master_0|Add7~10_combout ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datad(\Master_0|state.CONV1~q ),
	.cin(gnd),
	.combout(\Master_0|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector68~0 .lut_mask = 16'h3022;
defparam \Master_0|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N7
dffeas \Master_0|product_sum[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[5] .is_wysiwyg = "true";
defparam \Master_0|product_sum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N24
cycloneive_lcell_comb \Master_0|Add7~12 (
// Equation(s):
// \Master_0|Add7~12_combout  = ((\Master_0|product_sum [6] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\Master_0|Add7~11 )))) # (GND)
// \Master_0|Add7~13  = CARRY((\Master_0|product_sum [6] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\Master_0|Add7~11 ))) # (!\Master_0|product_sum [6] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT6  & !\Master_0|Add7~11 )))

	.dataa(\Master_0|product_sum [6]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~11 ),
	.combout(\Master_0|Add7~12_combout ),
	.cout(\Master_0|Add7~13 ));
// synopsys translate_off
defparam \Master_0|Add7~12 .lut_mask = 16'h698E;
defparam \Master_0|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N4
cycloneive_lcell_comb \Master_0|Selector67~0 (
// Equation(s):
// \Master_0|Selector67~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & ((\Master_0|Add6~0_combout ))) # (!\Master_0|state.CONV1~q  & (\Master_0|Add7~12_combout ))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|Add7~12_combout ),
	.datac(\Master_0|product_sum[9]~0_combout ),
	.datad(\Master_0|Add6~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector67~0 .lut_mask = 16'h0E04;
defparam \Master_0|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N5
dffeas \Master_0|product_sum[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[6] .is_wysiwyg = "true";
defparam \Master_0|product_sum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N26
cycloneive_lcell_comb \Master_0|Add7~14 (
// Equation(s):
// \Master_0|Add7~14_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\Master_0|product_sum [7] & (\Master_0|Add7~13  & VCC)) # (!\Master_0|product_sum [7] & (!\Master_0|Add7~13 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  & 
// ((\Master_0|product_sum [7] & (!\Master_0|Add7~13 )) # (!\Master_0|product_sum [7] & ((\Master_0|Add7~13 ) # (GND)))))
// \Master_0|Add7~15  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\Master_0|product_sum [7] & !\Master_0|Add7~13 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7  & ((!\Master_0|Add7~13 ) # (!\Master_0|product_sum [7]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\Master_0|product_sum [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~13 ),
	.combout(\Master_0|Add7~14_combout ),
	.cout(\Master_0|Add7~15 ));
// synopsys translate_off
defparam \Master_0|Add7~14 .lut_mask = 16'h9617;
defparam \Master_0|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N2
cycloneive_lcell_comb \Master_0|Selector66~0 (
// Equation(s):
// \Master_0|Selector66~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & ((\Master_0|Add6~2_combout ))) # (!\Master_0|state.CONV1~q  & (\Master_0|Add7~14_combout ))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add7~14_combout ),
	.datad(\Master_0|Add6~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector66~0 .lut_mask = 16'h3210;
defparam \Master_0|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N3
dffeas \Master_0|product_sum[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[7] .is_wysiwyg = "true";
defparam \Master_0|product_sum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N28
cycloneive_lcell_comb \Master_0|Add7~16 (
// Equation(s):
// \Master_0|Add7~16_combout  = ((\Master_0|product_sum [8] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8  $ (!\Master_0|Add7~15 )))) # (GND)
// \Master_0|Add7~17  = CARRY((\Master_0|product_sum [8] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8 ) # (!\Master_0|Add7~15 ))) # (!\Master_0|product_sum [8] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8  & !\Master_0|Add7~15 )))

	.dataa(\Master_0|product_sum [8]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~15 ),
	.combout(\Master_0|Add7~16_combout ),
	.cout(\Master_0|Add7~17 ));
// synopsys translate_off
defparam \Master_0|Add7~16 .lut_mask = 16'h698E;
defparam \Master_0|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N0
cycloneive_lcell_comb \Master_0|Selector65~0 (
// Equation(s):
// \Master_0|Selector65~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~4_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~16_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~4_combout ),
	.datad(\Master_0|Add7~16_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector65~0 .lut_mask = 16'h3120;
defparam \Master_0|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N1
dffeas \Master_0|product_sum[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[8] .is_wysiwyg = "true";
defparam \Master_0|product_sum[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N30
cycloneive_lcell_comb \Master_0|Add7~18 (
// Equation(s):
// \Master_0|Add7~18_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\Master_0|product_sum [9] & (\Master_0|Add7~17  & VCC)) # (!\Master_0|product_sum [9] & (!\Master_0|Add7~17 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// ((\Master_0|product_sum [9] & (!\Master_0|Add7~17 )) # (!\Master_0|product_sum [9] & ((\Master_0|Add7~17 ) # (GND)))))
// \Master_0|Add7~19  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\Master_0|product_sum [9] & !\Master_0|Add7~17 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9  & ((!\Master_0|Add7~17 ) # (!\Master_0|product_sum [9]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\Master_0|product_sum [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~17 ),
	.combout(\Master_0|Add7~18_combout ),
	.cout(\Master_0|Add7~19 ));
// synopsys translate_off
defparam \Master_0|Add7~18 .lut_mask = 16'h9617;
defparam \Master_0|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N10
cycloneive_lcell_comb \Master_0|Selector64~0 (
// Equation(s):
// \Master_0|Selector64~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & ((\Master_0|Add6~6_combout ))) # (!\Master_0|state.CONV1~q  & (\Master_0|Add7~18_combout ))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add7~18_combout ),
	.datad(\Master_0|Add6~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector64~0 .lut_mask = 16'h3210;
defparam \Master_0|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N11
dffeas \Master_0|product_sum[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[9] .is_wysiwyg = "true";
defparam \Master_0|product_sum[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N0
cycloneive_lcell_comb \Master_0|Add7~20 (
// Equation(s):
// \Master_0|Add7~20_combout  = ((\Master_0|product_sum [10] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\Master_0|Add7~19 )))) # (GND)
// \Master_0|Add7~21  = CARRY((\Master_0|product_sum [10] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\Master_0|Add7~19 ))) # (!\Master_0|product_sum [10] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10  & !\Master_0|Add7~19 )))

	.dataa(\Master_0|product_sum [10]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~19 ),
	.combout(\Master_0|Add7~20_combout ),
	.cout(\Master_0|Add7~21 ));
// synopsys translate_off
defparam \Master_0|Add7~20 .lut_mask = 16'h698E;
defparam \Master_0|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N8
cycloneive_lcell_comb \Master_0|Selector63~0 (
// Equation(s):
// \Master_0|Selector63~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~8_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~20_combout )))))

	.dataa(\Master_0|product_sum[9]~0_combout ),
	.datab(\Master_0|Add6~8_combout ),
	.datac(\Master_0|state.CONV1~q ),
	.datad(\Master_0|Add7~20_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector63~0 .lut_mask = 16'h4540;
defparam \Master_0|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N9
dffeas \Master_0|product_sum[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[10] .is_wysiwyg = "true";
defparam \Master_0|product_sum[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N2
cycloneive_lcell_comb \Master_0|Add7~22 (
// Equation(s):
// \Master_0|Add7~22_combout  = (\Master_0|product_sum [11] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & (\Master_0|Add7~21  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Master_0|Add7~21 )))) # (!\Master_0|product_sum [11] 
// & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Master_0|Add7~21 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\Master_0|Add7~21 ) # (GND)))))
// \Master_0|Add7~23  = CARRY((\Master_0|product_sum [11] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11  & !\Master_0|Add7~21 )) # (!\Master_0|product_sum [11] & ((!\Master_0|Add7~21 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\Master_0|product_sum [11]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~21 ),
	.combout(\Master_0|Add7~22_combout ),
	.cout(\Master_0|Add7~23 ));
// synopsys translate_off
defparam \Master_0|Add7~22 .lut_mask = 16'h9617;
defparam \Master_0|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N6
cycloneive_lcell_comb \Master_0|Selector62~0 (
// Equation(s):
// \Master_0|Selector62~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~10_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~22_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~10_combout ),
	.datad(\Master_0|Add7~22_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector62~0 .lut_mask = 16'h3120;
defparam \Master_0|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N7
dffeas \Master_0|product_sum[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[11] .is_wysiwyg = "true";
defparam \Master_0|product_sum[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N4
cycloneive_lcell_comb \Master_0|Add7~24 (
// Equation(s):
// \Master_0|Add7~24_combout  = ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\Master_0|product_sum [12] $ (!\Master_0|Add7~23 )))) # (GND)
// \Master_0|Add7~25  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\Master_0|product_sum [12]) # (!\Master_0|Add7~23 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12  & (\Master_0|product_sum [12] & !\Master_0|Add7~23 )))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\Master_0|product_sum [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~23 ),
	.combout(\Master_0|Add7~24_combout ),
	.cout(\Master_0|Add7~25 ));
// synopsys translate_off
defparam \Master_0|Add7~24 .lut_mask = 16'h698E;
defparam \Master_0|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N0
cycloneive_lcell_comb \Master_0|Selector61~0 (
// Equation(s):
// \Master_0|Selector61~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~12_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~24_combout )))))

	.dataa(\Master_0|product_sum[9]~0_combout ),
	.datab(\Master_0|Add6~12_combout ),
	.datac(\Master_0|state.CONV1~q ),
	.datad(\Master_0|Add7~24_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector61~0 .lut_mask = 16'h4540;
defparam \Master_0|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N1
dffeas \Master_0|product_sum[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[12] .is_wysiwyg = "true";
defparam \Master_0|product_sum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N6
cycloneive_lcell_comb \Master_0|Add7~26 (
// Equation(s):
// \Master_0|Add7~26_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\Master_0|product_sum [13] & (\Master_0|Add7~25  & VCC)) # (!\Master_0|product_sum [13] & (!\Master_0|Add7~25 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  
// & ((\Master_0|product_sum [13] & (!\Master_0|Add7~25 )) # (!\Master_0|product_sum [13] & ((\Master_0|Add7~25 ) # (GND)))))
// \Master_0|Add7~27  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\Master_0|product_sum [13] & !\Master_0|Add7~25 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\Master_0|Add7~25 ) # (!\Master_0|product_sum [13]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\Master_0|product_sum [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~25 ),
	.combout(\Master_0|Add7~26_combout ),
	.cout(\Master_0|Add7~27 ));
// synopsys translate_off
defparam \Master_0|Add7~26 .lut_mask = 16'h9617;
defparam \Master_0|Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N10
cycloneive_lcell_comb \Master_0|Selector60~0 (
// Equation(s):
// \Master_0|Selector60~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~14_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~26_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~14_combout ),
	.datad(\Master_0|Add7~26_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector60~0 .lut_mask = 16'h3120;
defparam \Master_0|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N11
dffeas \Master_0|product_sum[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[13] .is_wysiwyg = "true";
defparam \Master_0|product_sum[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N8
cycloneive_lcell_comb \Master_0|Add7~28 (
// Equation(s):
// \Master_0|Add7~28_combout  = ((\Master_0|product_sum [14] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14  $ (!\Master_0|Add7~27 )))) # (GND)
// \Master_0|Add7~29  = CARRY((\Master_0|product_sum [14] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (!\Master_0|Add7~27 ))) # (!\Master_0|product_sum [14] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14  & !\Master_0|Add7~27 )))

	.dataa(\Master_0|product_sum [14]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~27 ),
	.combout(\Master_0|Add7~28_combout ),
	.cout(\Master_0|Add7~29 ));
// synopsys translate_off
defparam \Master_0|Add7~28 .lut_mask = 16'h698E;
defparam \Master_0|Add7~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N26
cycloneive_lcell_comb \Master_0|Selector59~0 (
// Equation(s):
// \Master_0|Selector59~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~16_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~28_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|Add6~16_combout ),
	.datac(\Master_0|product_sum[9]~0_combout ),
	.datad(\Master_0|Add7~28_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector59~0 .lut_mask = 16'h0D08;
defparam \Master_0|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N27
dffeas \Master_0|product_sum[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[14] .is_wysiwyg = "true";
defparam \Master_0|product_sum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N10
cycloneive_lcell_comb \Master_0|Add7~30 (
// Equation(s):
// \Master_0|Add7~30_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\Master_0|product_sum [15] & (\Master_0|Add7~29  & VCC)) # (!\Master_0|product_sum [15] & (!\Master_0|Add7~29 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  
// & ((\Master_0|product_sum [15] & (!\Master_0|Add7~29 )) # (!\Master_0|product_sum [15] & ((\Master_0|Add7~29 ) # (GND)))))
// \Master_0|Add7~31  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\Master_0|product_sum [15] & !\Master_0|Add7~29 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\Master_0|Add7~29 ) # (!\Master_0|product_sum [15]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\Master_0|product_sum [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~29 ),
	.combout(\Master_0|Add7~30_combout ),
	.cout(\Master_0|Add7~31 ));
// synopsys translate_off
defparam \Master_0|Add7~30 .lut_mask = 16'h9617;
defparam \Master_0|Add7~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N20
cycloneive_lcell_comb \Master_0|Selector58~0 (
// Equation(s):
// \Master_0|Selector58~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~18_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~30_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|Add6~18_combout ),
	.datac(\Master_0|product_sum[9]~0_combout ),
	.datad(\Master_0|Add7~30_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector58~0 .lut_mask = 16'h0D08;
defparam \Master_0|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N21
dffeas \Master_0|product_sum[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[15] .is_wysiwyg = "true";
defparam \Master_0|product_sum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N12
cycloneive_lcell_comb \Master_0|Add7~32 (
// Equation(s):
// \Master_0|Add7~32_combout  = ((\Master_0|product_sum [16] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16  $ (!\Master_0|Add7~31 )))) # (GND)
// \Master_0|Add7~33  = CARRY((\Master_0|product_sum [16] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16 ) # (!\Master_0|Add7~31 ))) # (!\Master_0|product_sum [16] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16  & !\Master_0|Add7~31 )))

	.dataa(\Master_0|product_sum [16]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~31 ),
	.combout(\Master_0|Add7~32_combout ),
	.cout(\Master_0|Add7~33 ));
// synopsys translate_off
defparam \Master_0|Add7~32 .lut_mask = 16'h698E;
defparam \Master_0|Add7~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N30
cycloneive_lcell_comb \Master_0|Selector57~0 (
// Equation(s):
// \Master_0|Selector57~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~20_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~32_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~20_combout ),
	.datad(\Master_0|Add7~32_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector57~0 .lut_mask = 16'h3120;
defparam \Master_0|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N31
dffeas \Master_0|product_sum[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[16] .is_wysiwyg = "true";
defparam \Master_0|product_sum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N14
cycloneive_lcell_comb \Master_0|Add7~34 (
// Equation(s):
// \Master_0|Add7~34_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\Master_0|product_sum [17] & (\Master_0|Add7~33  & VCC)) # (!\Master_0|product_sum [17] & (!\Master_0|Add7~33 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  
// & ((\Master_0|product_sum [17] & (!\Master_0|Add7~33 )) # (!\Master_0|product_sum [17] & ((\Master_0|Add7~33 ) # (GND)))))
// \Master_0|Add7~35  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\Master_0|product_sum [17] & !\Master_0|Add7~33 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\Master_0|Add7~33 ) # (!\Master_0|product_sum [17]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\Master_0|product_sum [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~33 ),
	.combout(\Master_0|Add7~34_combout ),
	.cout(\Master_0|Add7~35 ));
// synopsys translate_off
defparam \Master_0|Add7~34 .lut_mask = 16'h9617;
defparam \Master_0|Add7~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N24
cycloneive_lcell_comb \Master_0|Selector56~0 (
// Equation(s):
// \Master_0|Selector56~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~22_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~34_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~22_combout ),
	.datad(\Master_0|Add7~34_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector56~0 .lut_mask = 16'h3120;
defparam \Master_0|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N25
dffeas \Master_0|product_sum[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[17] .is_wysiwyg = "true";
defparam \Master_0|product_sum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N16
cycloneive_lcell_comb \Master_0|Add7~36 (
// Equation(s):
// \Master_0|Add7~36_combout  = ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\Master_0|product_sum [18] $ (!\Master_0|Add7~35 )))) # (GND)
// \Master_0|Add7~37  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\Master_0|product_sum [18]) # (!\Master_0|Add7~35 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18  & (\Master_0|product_sum [18] & !\Master_0|Add7~35 )))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\Master_0|product_sum [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~35 ),
	.combout(\Master_0|Add7~36_combout ),
	.cout(\Master_0|Add7~37 ));
// synopsys translate_off
defparam \Master_0|Add7~36 .lut_mask = 16'h698E;
defparam \Master_0|Add7~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N18
cycloneive_lcell_comb \Master_0|Selector55~0 (
// Equation(s):
// \Master_0|Selector55~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~24_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~36_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|Add6~24_combout ),
	.datac(\Master_0|Add7~36_combout ),
	.datad(\Master_0|product_sum[9]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector55~0 .lut_mask = 16'h00D8;
defparam \Master_0|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N19
dffeas \Master_0|product_sum[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[18] .is_wysiwyg = "true";
defparam \Master_0|product_sum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N18
cycloneive_lcell_comb \Master_0|Add7~38 (
// Equation(s):
// \Master_0|Add7~38_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\Master_0|product_sum [19] & (\Master_0|Add7~37  & VCC)) # (!\Master_0|product_sum [19] & (!\Master_0|Add7~37 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  
// & ((\Master_0|product_sum [19] & (!\Master_0|Add7~37 )) # (!\Master_0|product_sum [19] & ((\Master_0|Add7~37 ) # (GND)))))
// \Master_0|Add7~39  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\Master_0|product_sum [19] & !\Master_0|Add7~37 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\Master_0|Add7~37 ) # (!\Master_0|product_sum [19]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\Master_0|product_sum [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~37 ),
	.combout(\Master_0|Add7~38_combout ),
	.cout(\Master_0|Add7~39 ));
// synopsys translate_off
defparam \Master_0|Add7~38 .lut_mask = 16'h9617;
defparam \Master_0|Add7~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N22
cycloneive_lcell_comb \Master_0|Selector54~0 (
// Equation(s):
// \Master_0|Selector54~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~26_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~38_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~26_combout ),
	.datad(\Master_0|Add7~38_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector54~0 .lut_mask = 16'h3120;
defparam \Master_0|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N23
dffeas \Master_0|product_sum[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[19] .is_wysiwyg = "true";
defparam \Master_0|product_sum[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N20
cycloneive_lcell_comb \Master_0|Add7~40 (
// Equation(s):
// \Master_0|Add7~40_combout  = ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\Master_0|product_sum [20] $ (!\Master_0|Add7~39 )))) # (GND)
// \Master_0|Add7~41  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\Master_0|product_sum [20]) # (!\Master_0|Add7~39 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20  & (\Master_0|product_sum [20] & !\Master_0|Add7~39 )))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\Master_0|product_sum [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~39 ),
	.combout(\Master_0|Add7~40_combout ),
	.cout(\Master_0|Add7~41 ));
// synopsys translate_off
defparam \Master_0|Add7~40 .lut_mask = 16'h698E;
defparam \Master_0|Add7~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N28
cycloneive_lcell_comb \Master_0|Selector53~0 (
// Equation(s):
// \Master_0|Selector53~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & ((\Master_0|Add6~28_combout ))) # (!\Master_0|state.CONV1~q  & (\Master_0|Add7~40_combout ))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|Add7~40_combout ),
	.datac(\Master_0|product_sum[9]~0_combout ),
	.datad(\Master_0|Add6~28_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector53~0 .lut_mask = 16'h0E04;
defparam \Master_0|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N29
dffeas \Master_0|product_sum[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[20] .is_wysiwyg = "true";
defparam \Master_0|product_sum[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N22
cycloneive_lcell_comb \Master_0|Add7~42 (
// Equation(s):
// \Master_0|Add7~42_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|product_sum [21] & (\Master_0|Add7~41  & VCC)) # (!\Master_0|product_sum [21] & (!\Master_0|Add7~41 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  
// & ((\Master_0|product_sum [21] & (!\Master_0|Add7~41 )) # (!\Master_0|product_sum [21] & ((\Master_0|Add7~41 ) # (GND)))))
// \Master_0|Add7~43  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|product_sum [21] & !\Master_0|Add7~41 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\Master_0|Add7~41 ) # (!\Master_0|product_sum [21]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|product_sum [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~41 ),
	.combout(\Master_0|Add7~42_combout ),
	.cout(\Master_0|Add7~43 ));
// synopsys translate_off
defparam \Master_0|Add7~42 .lut_mask = 16'h9617;
defparam \Master_0|Add7~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N16
cycloneive_lcell_comb \Master_0|Selector52~0 (
// Equation(s):
// \Master_0|Selector52~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & ((\Master_0|Add6~30_combout ))) # (!\Master_0|state.CONV1~q  & (\Master_0|Add7~42_combout ))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add7~42_combout ),
	.datad(\Master_0|Add6~30_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector52~0 .lut_mask = 16'h3210;
defparam \Master_0|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N17
dffeas \Master_0|product_sum[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[21] .is_wysiwyg = "true";
defparam \Master_0|product_sum[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N24
cycloneive_lcell_comb \Master_0|Add7~44 (
// Equation(s):
// \Master_0|Add7~44_combout  = ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\Master_0|product_sum [22] $ (!\Master_0|Add7~43 )))) # (GND)
// \Master_0|Add7~45  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|product_sum [22]) # (!\Master_0|Add7~43 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|product_sum [22] & !\Master_0|Add7~43 )))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|product_sum [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~43 ),
	.combout(\Master_0|Add7~44_combout ),
	.cout(\Master_0|Add7~45 ));
// synopsys translate_off
defparam \Master_0|Add7~44 .lut_mask = 16'h698E;
defparam \Master_0|Add7~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N14
cycloneive_lcell_comb \Master_0|Selector51~0 (
// Equation(s):
// \Master_0|Selector51~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~32_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~44_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~32_combout ),
	.datad(\Master_0|Add7~44_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector51~0 .lut_mask = 16'h3120;
defparam \Master_0|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N15
dffeas \Master_0|product_sum[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[22] .is_wysiwyg = "true";
defparam \Master_0|product_sum[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N26
cycloneive_lcell_comb \Master_0|Add7~46 (
// Equation(s):
// \Master_0|Add7~46_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|product_sum [23] & (\Master_0|Add7~45  & VCC)) # (!\Master_0|product_sum [23] & (!\Master_0|Add7~45 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  
// & ((\Master_0|product_sum [23] & (!\Master_0|Add7~45 )) # (!\Master_0|product_sum [23] & ((\Master_0|Add7~45 ) # (GND)))))
// \Master_0|Add7~47  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|product_sum [23] & !\Master_0|Add7~45 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\Master_0|Add7~45 ) # (!\Master_0|product_sum [23]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|product_sum [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~45 ),
	.combout(\Master_0|Add7~46_combout ),
	.cout(\Master_0|Add7~47 ));
// synopsys translate_off
defparam \Master_0|Add7~46 .lut_mask = 16'h9617;
defparam \Master_0|Add7~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N12
cycloneive_lcell_comb \Master_0|Selector50~0 (
// Equation(s):
// \Master_0|Selector50~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~32_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~46_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~32_combout ),
	.datad(\Master_0|Add7~46_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector50~0 .lut_mask = 16'h3120;
defparam \Master_0|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N13
dffeas \Master_0|product_sum[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[23] .is_wysiwyg = "true";
defparam \Master_0|product_sum[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N28
cycloneive_lcell_comb \Master_0|Add7~48 (
// Equation(s):
// \Master_0|Add7~48_combout  = ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\Master_0|product_sum [24] $ (!\Master_0|Add7~47 )))) # (GND)
// \Master_0|Add7~49  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|product_sum [24]) # (!\Master_0|Add7~47 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|product_sum [24] & !\Master_0|Add7~47 )))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|product_sum [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~47 ),
	.combout(\Master_0|Add7~48_combout ),
	.cout(\Master_0|Add7~49 ));
// synopsys translate_off
defparam \Master_0|Add7~48 .lut_mask = 16'h698E;
defparam \Master_0|Add7~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N18
cycloneive_lcell_comb \Master_0|Selector49~0 (
// Equation(s):
// \Master_0|Selector49~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~32_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~48_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~32_combout ),
	.datad(\Master_0|Add7~48_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector49~0 .lut_mask = 16'h3120;
defparam \Master_0|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N19
dffeas \Master_0|product_sum[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[24] .is_wysiwyg = "true";
defparam \Master_0|product_sum[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N30
cycloneive_lcell_comb \Master_0|Add7~50 (
// Equation(s):
// \Master_0|Add7~50_combout  = (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|product_sum [25] & (\Master_0|Add7~49  & VCC)) # (!\Master_0|product_sum [25] & (!\Master_0|Add7~49 )))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  
// & ((\Master_0|product_sum [25] & (!\Master_0|Add7~49 )) # (!\Master_0|product_sum [25] & ((\Master_0|Add7~49 ) # (GND)))))
// \Master_0|Add7~51  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|product_sum [25] & !\Master_0|Add7~49 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\Master_0|Add7~49 ) # (!\Master_0|product_sum [25]))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\Master_0|product_sum [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~49 ),
	.combout(\Master_0|Add7~50_combout ),
	.cout(\Master_0|Add7~51 ));
// synopsys translate_off
defparam \Master_0|Add7~50 .lut_mask = 16'h9617;
defparam \Master_0|Add7~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N0
cycloneive_lcell_comb \Master_0|Selector48~0 (
// Equation(s):
// \Master_0|Selector48~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~32_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~50_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~32_combout ),
	.datad(\Master_0|Add7~50_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector48~0 .lut_mask = 16'h3120;
defparam \Master_0|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N1
dffeas \Master_0|product_sum[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[25] .is_wysiwyg = "true";
defparam \Master_0|product_sum[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N0
cycloneive_lcell_comb \Master_0|Add7~52 (
// Equation(s):
// \Master_0|Add7~52_combout  = ((\Master_0|product_sum [26] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  $ (!\Master_0|Add7~51 )))) # (GND)
// \Master_0|Add7~53  = CARRY((\Master_0|product_sum [26] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ) # (!\Master_0|Add7~51 ))) # (!\Master_0|product_sum [26] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\Master_0|Add7~51 )))

	.dataa(\Master_0|product_sum [26]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~51 ),
	.combout(\Master_0|Add7~52_combout ),
	.cout(\Master_0|Add7~53 ));
// synopsys translate_off
defparam \Master_0|Add7~52 .lut_mask = 16'h698E;
defparam \Master_0|Add7~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N26
cycloneive_lcell_comb \Master_0|Selector47~2 (
// Equation(s):
// \Master_0|Selector47~2_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~32_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~52_combout )))))

	.dataa(\Master_0|Add6~32_combout ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|state.CONV1~q ),
	.datad(\Master_0|Add7~52_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector47~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector47~2 .lut_mask = 16'h2320;
defparam \Master_0|Selector47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N27
dffeas \Master_0|product_sum[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector47~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[26] .is_wysiwyg = "true";
defparam \Master_0|product_sum[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N2
cycloneive_lcell_comb \Master_0|Add7~54 (
// Equation(s):
// \Master_0|Add7~54_combout  = (\Master_0|product_sum [27] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|Add7~53  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|Add7~53 )))) # (!\Master_0|product_sum [27] 
// & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|Add7~53 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|Add7~53 ) # (GND)))))
// \Master_0|Add7~55  = CARRY((\Master_0|product_sum [27] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\Master_0|Add7~53 )) # (!\Master_0|product_sum [27] & ((!\Master_0|Add7~53 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\Master_0|product_sum [27]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~53 ),
	.combout(\Master_0|Add7~54_combout ),
	.cout(\Master_0|Add7~55 ));
// synopsys translate_off
defparam \Master_0|Add7~54 .lut_mask = 16'h9617;
defparam \Master_0|Add7~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N24
cycloneive_lcell_comb \Master_0|Selector46~2 (
// Equation(s):
// \Master_0|Selector46~2_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~32_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~54_combout )))))

	.dataa(\Master_0|Add6~32_combout ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|state.CONV1~q ),
	.datad(\Master_0|Add7~54_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector46~2 .lut_mask = 16'h2320;
defparam \Master_0|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N25
dffeas \Master_0|product_sum[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector46~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[27] .is_wysiwyg = "true";
defparam \Master_0|product_sum[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N4
cycloneive_lcell_comb \Master_0|Add7~56 (
// Equation(s):
// \Master_0|Add7~56_combout  = ((\Master_0|product_sum [28] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  $ (!\Master_0|Add7~55 )))) # (GND)
// \Master_0|Add7~57  = CARRY((\Master_0|product_sum [28] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ) # (!\Master_0|Add7~55 ))) # (!\Master_0|product_sum [28] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\Master_0|Add7~55 )))

	.dataa(\Master_0|product_sum [28]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~55 ),
	.combout(\Master_0|Add7~56_combout ),
	.cout(\Master_0|Add7~57 ));
// synopsys translate_off
defparam \Master_0|Add7~56 .lut_mask = 16'h698E;
defparam \Master_0|Add7~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N30
cycloneive_lcell_comb \Master_0|Selector45~2 (
// Equation(s):
// \Master_0|Selector45~2_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & ((\Master_0|Add6~32_combout ))) # (!\Master_0|state.CONV1~q  & (\Master_0|Add7~56_combout ))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add7~56_combout ),
	.datad(\Master_0|Add6~32_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector45~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector45~2 .lut_mask = 16'h3210;
defparam \Master_0|Selector45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N31
dffeas \Master_0|product_sum[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector45~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[28] .is_wysiwyg = "true";
defparam \Master_0|product_sum[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N6
cycloneive_lcell_comb \Master_0|Add7~58 (
// Equation(s):
// \Master_0|Add7~58_combout  = (\Master_0|product_sum [29] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|Add7~57  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|Add7~57 )))) # (!\Master_0|product_sum [29] 
// & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|Add7~57 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|Add7~57 ) # (GND)))))
// \Master_0|Add7~59  = CARRY((\Master_0|product_sum [29] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\Master_0|Add7~57 )) # (!\Master_0|product_sum [29] & ((!\Master_0|Add7~57 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\Master_0|product_sum [29]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~57 ),
	.combout(\Master_0|Add7~58_combout ),
	.cout(\Master_0|Add7~59 ));
// synopsys translate_off
defparam \Master_0|Add7~58 .lut_mask = 16'h9617;
defparam \Master_0|Add7~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N28
cycloneive_lcell_comb \Master_0|Selector44~2 (
// Equation(s):
// \Master_0|Selector44~2_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~32_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~58_combout )))))

	.dataa(\Master_0|Add6~32_combout ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|state.CONV1~q ),
	.datad(\Master_0|Add7~58_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector44~2 .lut_mask = 16'h2320;
defparam \Master_0|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N29
dffeas \Master_0|product_sum[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector44~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[29] .is_wysiwyg = "true";
defparam \Master_0|product_sum[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N8
cycloneive_lcell_comb \Master_0|Add7~60 (
// Equation(s):
// \Master_0|Add7~60_combout  = ((\Master_0|product_sum [30] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  $ (!\Master_0|Add7~59 )))) # (GND)
// \Master_0|Add7~61  = CARRY((\Master_0|product_sum [30] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ) # (!\Master_0|Add7~59 ))) # (!\Master_0|product_sum [30] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\Master_0|Add7~59 )))

	.dataa(\Master_0|product_sum [30]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~59 ),
	.combout(\Master_0|Add7~60_combout ),
	.cout(\Master_0|Add7~61 ));
// synopsys translate_off
defparam \Master_0|Add7~60 .lut_mask = 16'h698E;
defparam \Master_0|Add7~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N10
cycloneive_lcell_comb \Master_0|Selector43~2 (
// Equation(s):
// \Master_0|Selector43~2_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~32_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~60_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~32_combout ),
	.datad(\Master_0|Add7~60_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector43~2 .lut_mask = 16'h3120;
defparam \Master_0|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N11
dffeas \Master_0|product_sum[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector43~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[30] .is_wysiwyg = "true";
defparam \Master_0|product_sum[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N10
cycloneive_lcell_comb \Master_0|Add7~62 (
// Equation(s):
// \Master_0|Add7~62_combout  = (\Master_0|product_sum [31] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|Add7~61  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|Add7~61 )))) # (!\Master_0|product_sum [31] 
// & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|Add7~61 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|Add7~61 ) # (GND)))))
// \Master_0|Add7~63  = CARRY((\Master_0|product_sum [31] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\Master_0|Add7~61 )) # (!\Master_0|product_sum [31] & ((!\Master_0|Add7~61 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\Master_0|product_sum [31]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~61 ),
	.combout(\Master_0|Add7~62_combout ),
	.cout(\Master_0|Add7~63 ));
// synopsys translate_off
defparam \Master_0|Add7~62 .lut_mask = 16'h9617;
defparam \Master_0|Add7~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N8
cycloneive_lcell_comb \Master_0|Selector42~2 (
// Equation(s):
// \Master_0|Selector42~2_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~32_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~62_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~32_combout ),
	.datad(\Master_0|Add7~62_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector42~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector42~2 .lut_mask = 16'h3120;
defparam \Master_0|Selector42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N9
dffeas \Master_0|product_sum[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector42~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[31] .is_wysiwyg = "true";
defparam \Master_0|product_sum[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N12
cycloneive_lcell_comb \Master_0|Add7~64 (
// Equation(s):
// \Master_0|Add7~64_combout  = ((\Master_0|product_sum [32] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  $ (!\Master_0|Add7~63 )))) # (GND)
// \Master_0|Add7~65  = CARRY((\Master_0|product_sum [32] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ) # (!\Master_0|Add7~63 ))) # (!\Master_0|product_sum [32] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\Master_0|Add7~63 )))

	.dataa(\Master_0|product_sum [32]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~63 ),
	.combout(\Master_0|Add7~64_combout ),
	.cout(\Master_0|Add7~65 ));
// synopsys translate_off
defparam \Master_0|Add7~64 .lut_mask = 16'h698E;
defparam \Master_0|Add7~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N30
cycloneive_lcell_comb \Master_0|Selector41~2 (
// Equation(s):
// \Master_0|Selector41~2_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~32_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~64_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add6~32_combout ),
	.datad(\Master_0|Add7~64_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector41~2 .lut_mask = 16'h3120;
defparam \Master_0|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N31
dffeas \Master_0|product_sum[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector41~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[32] .is_wysiwyg = "true";
defparam \Master_0|product_sum[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N14
cycloneive_lcell_comb \Master_0|Add7~66 (
// Equation(s):
// \Master_0|Add7~66_combout  = (\Master_0|product_sum [33] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (\Master_0|Add7~65  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|Add7~65 )))) # (!\Master_0|product_sum [33] 
// & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\Master_0|Add7~65 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\Master_0|Add7~65 ) # (GND)))))
// \Master_0|Add7~67  = CARRY((\Master_0|product_sum [33] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\Master_0|Add7~65 )) # (!\Master_0|product_sum [33] & ((!\Master_0|Add7~65 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\Master_0|product_sum [33]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~65 ),
	.combout(\Master_0|Add7~66_combout ),
	.cout(\Master_0|Add7~67 ));
// synopsys translate_off
defparam \Master_0|Add7~66 .lut_mask = 16'h9617;
defparam \Master_0|Add7~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N22
cycloneive_lcell_comb \Master_0|Selector40~2 (
// Equation(s):
// \Master_0|Selector40~2_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & ((\Master_0|Add6~32_combout ))) # (!\Master_0|state.CONV1~q  & (\Master_0|Add7~66_combout ))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|Add7~66_combout ),
	.datad(\Master_0|Add6~32_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector40~2 .lut_mask = 16'h3210;
defparam \Master_0|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N23
dffeas \Master_0|product_sum[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector40~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [33]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[33] .is_wysiwyg = "true";
defparam \Master_0|product_sum[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N16
cycloneive_lcell_comb \Master_0|Add7~68 (
// Equation(s):
// \Master_0|Add7~68_combout  = ((\Master_0|product_sum [34] $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  $ (!\Master_0|Add7~67 )))) # (GND)
// \Master_0|Add7~69  = CARRY((\Master_0|product_sum [34] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ) # (!\Master_0|Add7~67 ))) # (!\Master_0|product_sum [34] & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21  & !\Master_0|Add7~67 )))

	.dataa(\Master_0|product_sum [34]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~67 ),
	.combout(\Master_0|Add7~68_combout ),
	.cout(\Master_0|Add7~69 ));
// synopsys translate_off
defparam \Master_0|Add7~68 .lut_mask = 16'h698E;
defparam \Master_0|Add7~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N20
cycloneive_lcell_comb \Master_0|Selector39~2 (
// Equation(s):
// \Master_0|Selector39~2_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Add6~32_combout )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~68_combout )))))

	.dataa(\Master_0|Add6~32_combout ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|state.CONV1~q ),
	.datad(\Master_0|Add7~68_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector39~2 .lut_mask = 16'h2320;
defparam \Master_0|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N21
dffeas \Master_0|product_sum[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector39~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [34]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[34] .is_wysiwyg = "true";
defparam \Master_0|product_sum[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N18
cycloneive_lcell_comb \Master_0|Add7~70 (
// Equation(s):
// \Master_0|Add7~70_combout  = \Master_0|product_sum [35] $ (\Master_0|Add7~69  $ (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ))

	.dataa(gnd),
	.datab(\Master_0|product_sum [35]),
	.datac(gnd),
	.datad(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.cin(\Master_0|Add7~69 ),
	.combout(\Master_0|Add7~70_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add7~70 .lut_mask = 16'hC33C;
defparam \Master_0|Add7~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N24
cycloneive_lcell_comb \Master_0|Selector38~2 (
// Equation(s):
// \Master_0|Selector38~2_combout  = (\Master_0|Selector38~1_combout ) # ((\Master_0|Add7~70_combout  & ((\Master_0|state.CONV2~q ) # (!\Master_0|WideNor1~0_combout ))))

	.dataa(\Master_0|WideNor1~0_combout ),
	.datab(\Master_0|state.CONV2~q ),
	.datac(\Master_0|Selector38~1_combout ),
	.datad(\Master_0|Add7~70_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector38~2 .lut_mask = 16'hFDF0;
defparam \Master_0|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N25
dffeas \Master_0|product_sum[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector38~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [35]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[35] .is_wysiwyg = "true";
defparam \Master_0|product_sum[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N12
cycloneive_lcell_comb \Master_0|product_sum[9]~1 (
// Equation(s):
// \Master_0|product_sum[9]~1_combout  = (\Master_0|state.RELU~q  & (((\Master_0|product_sum [35])))) # (!\Master_0|state.RELU~q  & (((!\Master_0|WideNor0~0_combout )) # (!\Master_0|WideNor1~0_combout )))

	.dataa(\Master_0|WideNor1~0_combout ),
	.datab(\Master_0|product_sum [35]),
	.datac(\Master_0|state.RELU~q ),
	.datad(\Master_0|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|product_sum[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|product_sum[9]~1 .lut_mask = 16'hC5CF;
defparam \Master_0|product_sum[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N15
dffeas \Master_0|product_sum[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[0] .is_wysiwyg = "true";
defparam \Master_0|product_sum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N14
cycloneive_lcell_comb \Master_0|Add7~2 (
// Equation(s):
// \Master_0|Add7~2_combout  = (\Master_0|product_sum [1] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  & (\Master_0|Add7~1  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\Master_0|Add7~1 )))) # (!\Master_0|product_sum [1] & 
// ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\Master_0|Add7~1 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  & ((\Master_0|Add7~1 ) # (GND)))))
// \Master_0|Add7~3  = CARRY((\Master_0|product_sum [1] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1  & !\Master_0|Add7~1 )) # (!\Master_0|product_sum [1] & ((!\Master_0|Add7~1 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\Master_0|product_sum [1]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~1 ),
	.combout(\Master_0|Add7~2_combout ),
	.cout(\Master_0|Add7~3 ));
// synopsys translate_off
defparam \Master_0|Add7~2 .lut_mask = 16'h9617;
defparam \Master_0|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N12
cycloneive_lcell_comb \Master_0|Selector72~0 (
// Equation(s):
// \Master_0|Selector72~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1 )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~2_combout )))))

	.dataa(\Master_0|product_sum[9]~0_combout ),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(\Master_0|state.CONV1~q ),
	.datad(\Master_0|Add7~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector72~0 .lut_mask = 16'h4540;
defparam \Master_0|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N13
dffeas \Master_0|product_sum[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[1] .is_wysiwyg = "true";
defparam \Master_0|product_sum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N16
cycloneive_lcell_comb \Master_0|Add7~4 (
// Equation(s):
// \Master_0|Add7~4_combout  = ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT2  $ (\Master_0|product_sum [2] $ (!\Master_0|Add7~3 )))) # (GND)
// \Master_0|Add7~5  = CARRY((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT2  & ((\Master_0|product_sum [2]) # (!\Master_0|Add7~3 ))) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT2  & (\Master_0|product_sum [2] & !\Master_0|Add7~3 )))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\Master_0|product_sum [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~3 ),
	.combout(\Master_0|Add7~4_combout ),
	.cout(\Master_0|Add7~5 ));
// synopsys translate_off
defparam \Master_0|Add7~4 .lut_mask = 16'h698E;
defparam \Master_0|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N2
cycloneive_lcell_comb \Master_0|Selector71~0 (
// Equation(s):
// \Master_0|Selector71~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT2 )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~4_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datac(\Master_0|Add7~4_combout ),
	.datad(\Master_0|product_sum[9]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector71~0 .lut_mask = 16'h00D8;
defparam \Master_0|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N3
dffeas \Master_0|product_sum[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[2] .is_wysiwyg = "true";
defparam \Master_0|product_sum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N18
cycloneive_lcell_comb \Master_0|Add7~6 (
// Equation(s):
// \Master_0|Add7~6_combout  = (\Master_0|product_sum [3] & ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  & (\Master_0|Add7~5  & VCC)) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\Master_0|Add7~5 )))) # (!\Master_0|product_sum [3] & 
// ((\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\Master_0|Add7~5 )) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  & ((\Master_0|Add7~5 ) # (GND)))))
// \Master_0|Add7~7  = CARRY((\Master_0|product_sum [3] & (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3  & !\Master_0|Add7~5 )) # (!\Master_0|product_sum [3] & ((!\Master_0|Add7~5 ) # (!\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\Master_0|product_sum [3]),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add7~5 ),
	.combout(\Master_0|Add7~6_combout ),
	.cout(\Master_0|Add7~7 ));
// synopsys translate_off
defparam \Master_0|Add7~6 .lut_mask = 16'h9617;
defparam \Master_0|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N4
cycloneive_lcell_comb \Master_0|Selector70~0 (
// Equation(s):
// \Master_0|Selector70~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3 )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~6_combout )))))

	.dataa(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\Master_0|product_sum[9]~0_combout ),
	.datac(\Master_0|state.CONV1~q ),
	.datad(\Master_0|Add7~6_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector70~0 .lut_mask = 16'h2320;
defparam \Master_0|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N5
dffeas \Master_0|product_sum[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[3] .is_wysiwyg = "true";
defparam \Master_0|product_sum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N8
cycloneive_lcell_comb \Master_0|Selector69~0 (
// Equation(s):
// \Master_0|Selector69~0_combout  = (!\Master_0|product_sum[9]~0_combout  & ((\Master_0|state.CONV1~q  & (\Master_0|Mult0|auto_generated|mac_out2~DATAOUT4 )) # (!\Master_0|state.CONV1~q  & ((\Master_0|Add7~8_combout )))))

	.dataa(\Master_0|state.CONV1~q ),
	.datab(\Master_0|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(\Master_0|product_sum[9]~0_combout ),
	.datad(\Master_0|Add7~8_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector69~0 .lut_mask = 16'h0D08;
defparam \Master_0|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N9
dffeas \Master_0|product_sum[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|product_sum[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|product_sum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|product_sum[4] .is_wysiwyg = "true";
defparam \Master_0|product_sum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N28
cycloneive_lcell_comb \Master_0|Selector121~0 (
// Equation(s):
// \Master_0|Selector121~0_combout  = (\Master_0|product_sum [4] & \Master_0|state.WRITE_L0~q )

	.dataa(\Master_0|product_sum [4]),
	.datab(gnd),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector121~0 .lut_mask = 16'hA0A0;
defparam \Master_0|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N2
cycloneive_lcell_comb \Master_0|Selector120~0 (
// Equation(s):
// \Master_0|Selector120~0_combout  = (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|product_sum [5]),
	.cin(gnd),
	.combout(\Master_0|Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector120~0 .lut_mask = 16'hF000;
defparam \Master_0|Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N28
cycloneive_lcell_comb \Master_0|Selector119~0 (
// Equation(s):
// \Master_0|Selector119~0_combout  = (\Master_0|product_sum [6] & \Master_0|state.WRITE_L0~q )

	.dataa(gnd),
	.datab(\Master_0|product_sum [6]),
	.datac(gnd),
	.datad(\Master_0|state.WRITE_L0~q ),
	.cin(gnd),
	.combout(\Master_0|Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector119~0 .lut_mask = 16'hCC00;
defparam \Master_0|Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N4
cycloneive_lcell_comb \Master_0|Selector118~0 (
// Equation(s):
// \Master_0|Selector118~0_combout  = (\Master_0|product_sum [7] & \Master_0|state.WRITE_L0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|product_sum [7]),
	.datad(\Master_0|state.WRITE_L0~q ),
	.cin(gnd),
	.combout(\Master_0|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector118~0 .lut_mask = 16'hF000;
defparam \Master_0|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N12
cycloneive_lcell_comb \u_BUS|WDATA_S1[4]~0 (
// Equation(s):
// \u_BUS|WDATA_S1[4]~0_combout  = (!\Master_0|state.WAIT_WRITE1~q  & (\Master_0|state.WRITE_L0~q  & (\Master_0|product_sum [8] & !\Master_0|state.WRITE_L1~q )))

	.dataa(\Master_0|state.WAIT_WRITE1~q ),
	.datab(\Master_0|state.WRITE_L0~q ),
	.datac(\Master_0|product_sum [8]),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[4]~0 .lut_mask = 16'h0040;
defparam \u_BUS|WDATA_S1[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N22
cycloneive_lcell_comb \u_BUS|WDATA_S1[5]~1 (
// Equation(s):
// \u_BUS|WDATA_S1[5]~1_combout  = (!\Master_0|state.WAIT_WRITE1~q  & (!\Master_0|state.WRITE_L1~q  & (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [9])))

	.dataa(\Master_0|state.WAIT_WRITE1~q ),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|product_sum [9]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[5]~1 .lut_mask = 16'h1000;
defparam \u_BUS|WDATA_S1[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N16
cycloneive_lcell_comb \u_BUS|WDATA_S1[6]~2 (
// Equation(s):
// \u_BUS|WDATA_S1[6]~2_combout  = (!\Master_0|state.WAIT_WRITE1~q  & (!\Master_0|state.WRITE_L1~q  & (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [10])))

	.dataa(\Master_0|state.WAIT_WRITE1~q ),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|product_sum [10]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[6]~2 .lut_mask = 16'h1000;
defparam \u_BUS|WDATA_S1[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N2
cycloneive_lcell_comb \u_BUS|WDATA_S1[7]~3 (
// Equation(s):
// \u_BUS|WDATA_S1[7]~3_combout  = (!\Master_0|state.WAIT_WRITE1~q  & (!\Master_0|state.WRITE_L1~q  & (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [11])))

	.dataa(\Master_0|state.WAIT_WRITE1~q ),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|product_sum [11]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[7]~3 .lut_mask = 16'h1000;
defparam \u_BUS|WDATA_S1[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N4
cycloneive_lcell_comb \u_BUS|WDATA_S1[8]~4 (
// Equation(s):
// \u_BUS|WDATA_S1[8]~4_combout  = (!\Master_0|state.WAIT_WRITE1~q  & (!\Master_0|state.WRITE_L1~q  & (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [12])))

	.dataa(\Master_0|state.WAIT_WRITE1~q ),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|product_sum [12]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[8]~4 .lut_mask = 16'h1000;
defparam \u_BUS|WDATA_S1[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N6
cycloneive_lcell_comb \u_BUS|WDATA_S1[9]~5 (
// Equation(s):
// \u_BUS|WDATA_S1[9]~5_combout  = (!\Master_0|state.WAIT_WRITE1~q  & (\Master_0|product_sum [13] & (\Master_0|state.WRITE_L0~q  & !\Master_0|state.WRITE_L1~q )))

	.dataa(\Master_0|state.WAIT_WRITE1~q ),
	.datab(\Master_0|product_sum [13]),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[9]~5 .lut_mask = 16'h0040;
defparam \u_BUS|WDATA_S1[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N8
cycloneive_lcell_comb \u_BUS|WDATA_S1[10]~6 (
// Equation(s):
// \u_BUS|WDATA_S1[10]~6_combout  = (!\Master_0|state.WAIT_WRITE1~q  & (\Master_0|product_sum [14] & (\Master_0|state.WRITE_L0~q  & !\Master_0|state.WRITE_L1~q )))

	.dataa(\Master_0|state.WAIT_WRITE1~q ),
	.datab(\Master_0|product_sum [14]),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[10]~6 .lut_mask = 16'h0040;
defparam \u_BUS|WDATA_S1[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N2
cycloneive_lcell_comb \u_BUS|WDATA_S1[11]~7 (
// Equation(s):
// \u_BUS|WDATA_S1[11]~7_combout  = (!\Master_0|state.WRITE_L1~q  & (\Master_0|product_sum [15] & (!\Master_0|state.WAIT_WRITE1~q  & \Master_0|state.WRITE_L0~q )))

	.dataa(\Master_0|state.WRITE_L1~q ),
	.datab(\Master_0|product_sum [15]),
	.datac(\Master_0|state.WAIT_WRITE1~q ),
	.datad(\Master_0|state.WRITE_L0~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[11]~7 .lut_mask = 16'h0400;
defparam \u_BUS|WDATA_S1[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N10
cycloneive_lcell_comb \u_BUS|WDATA_S1[12]~8 (
// Equation(s):
// \u_BUS|WDATA_S1[12]~8_combout  = (!\Master_0|state.WAIT_WRITE1~q  & (\Master_0|product_sum [16] & (\Master_0|state.WRITE_L0~q  & !\Master_0|state.WRITE_L1~q )))

	.dataa(\Master_0|state.WAIT_WRITE1~q ),
	.datab(\Master_0|product_sum [16]),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[12]~8 .lut_mask = 16'h0040;
defparam \u_BUS|WDATA_S1[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N0
cycloneive_lcell_comb \u_BUS|WDATA_S1[13]~9 (
// Equation(s):
// \u_BUS|WDATA_S1[13]~9_combout  = (!\Master_0|state.WRITE_L1~q  & (\Master_0|product_sum [17] & (!\Master_0|state.WAIT_WRITE1~q  & \Master_0|state.WRITE_L0~q )))

	.dataa(\Master_0|state.WRITE_L1~q ),
	.datab(\Master_0|product_sum [17]),
	.datac(\Master_0|state.WAIT_WRITE1~q ),
	.datad(\Master_0|state.WRITE_L0~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[13]~9 .lut_mask = 16'h0400;
defparam \u_BUS|WDATA_S1[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N10
cycloneive_lcell_comb \u_BUS|WDATA_S1[14]~10 (
// Equation(s):
// \u_BUS|WDATA_S1[14]~10_combout  = (\Master_0|product_sum [18] & (!\Master_0|state.WRITE_L1~q  & (!\Master_0|state.WAIT_WRITE1~q  & \Master_0|state.WRITE_L0~q )))

	.dataa(\Master_0|product_sum [18]),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|state.WAIT_WRITE1~q ),
	.datad(\Master_0|state.WRITE_L0~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[14]~10 .lut_mask = 16'h0200;
defparam \u_BUS|WDATA_S1[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N24
cycloneive_lcell_comb \u_BUS|WDATA_S1[15]~11 (
// Equation(s):
// \u_BUS|WDATA_S1[15]~11_combout  = (!\Master_0|state.WRITE_L1~q  & (\Master_0|product_sum [35] & (!\Master_0|state.WAIT_WRITE1~q  & \Master_0|state.WRITE_L0~q )))

	.dataa(\Master_0|state.WRITE_L1~q ),
	.datab(\Master_0|product_sum [35]),
	.datac(\Master_0|state.WAIT_WRITE1~q ),
	.datad(\Master_0|state.WRITE_L0~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[15]~11 .lut_mask = 16'h0400;
defparam \u_BUS|WDATA_S1[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N0
cycloneive_lcell_comb \Slave_2|Selector12~0 (
// Equation(s):
// \Slave_2|Selector12~0_combout  = ((\u_BUS|Decoder0~2_combout  & \Master_0|Selector133~1_combout )) # (!\Slave_2|state.HANDSHAKE_WRITE~q )

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datad(\Master_0|Selector133~1_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector12~0 .lut_mask = 16'hAF0F;
defparam \Slave_2|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N18
cycloneive_lcell_comb \Slave_2|WideNor0~0 (
// Equation(s):
// \Slave_2|WideNor0~0_combout  = (!\Slave_2|state.WRITE~q  & \Slave_2|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Slave_2|state.WRITE~q ),
	.datad(\Slave_2|state.IDLE~q ),
	.cin(gnd),
	.combout(\Slave_2|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|WideNor0~0 .lut_mask = 16'h0F00;
defparam \Slave_2|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N1
dffeas \Slave_2|SRAM_A[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[0] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N30
cycloneive_lcell_comb \Slave_2|Selector11~0 (
// Equation(s):
// \Slave_2|Selector11~0_combout  = (\u_BUS|Decoder0~2_combout  & (\Slave_2|state.HANDSHAKE_WRITE~q  & \Master_0|Selector132~1_combout ))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datad(\Master_0|Selector132~1_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector11~0 .lut_mask = 16'hA000;
defparam \Slave_2|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N31
dffeas \Slave_2|SRAM_A[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[1] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N24
cycloneive_lcell_comb \Slave_2|Selector10~0 (
// Equation(s):
// \Slave_2|Selector10~0_combout  = (\Slave_2|state.HANDSHAKE_WRITE~q  & (\Master_0|Selector131~1_combout  & \u_BUS|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datac(\Master_0|Selector131~1_combout ),
	.datad(\u_BUS|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector10~0 .lut_mask = 16'hC000;
defparam \Slave_2|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N25
dffeas \Slave_2|SRAM_A[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[2] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N2
cycloneive_lcell_comb \Slave_2|Selector9~0 (
// Equation(s):
// \Slave_2|Selector9~0_combout  = (\u_BUS|Decoder0~2_combout  & (\Slave_2|state.HANDSHAKE_WRITE~q  & \Master_0|Selector130~1_combout ))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datad(\Master_0|Selector130~1_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector9~0 .lut_mask = 16'hA000;
defparam \Slave_2|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N3
dffeas \Slave_2|SRAM_A[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[3] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N4
cycloneive_lcell_comb \Slave_2|Selector8~0 (
// Equation(s):
// \Slave_2|Selector8~0_combout  = (\u_BUS|Decoder0~2_combout  & (\Slave_2|state.HANDSHAKE_WRITE~q  & \Master_0|Selector129~1_combout ))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datad(\Master_0|Selector129~1_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector8~0 .lut_mask = 16'hA000;
defparam \Slave_2|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N5
dffeas \Slave_2|SRAM_A[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[4] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N26
cycloneive_lcell_comb \Slave_2|Selector7~0 (
// Equation(s):
// \Slave_2|Selector7~0_combout  = (\u_BUS|Decoder0~2_combout  & (\Slave_2|state.HANDSHAKE_WRITE~q  & \Master_0|Selector128~1_combout ))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datad(\Master_0|Selector128~1_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector7~0 .lut_mask = 16'hA000;
defparam \Slave_2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N27
dffeas \Slave_2|SRAM_A[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[5] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N28
cycloneive_lcell_comb \Slave_2|Selector6~0 (
// Equation(s):
// \Slave_2|Selector6~0_combout  = (\Slave_2|state.HANDSHAKE_WRITE~q  & (\Master_0|Selector127~1_combout  & \u_BUS|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datac(\Master_0|Selector127~1_combout ),
	.datad(\u_BUS|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector6~0 .lut_mask = 16'hC000;
defparam \Slave_2|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N29
dffeas \Slave_2|SRAM_A[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[6] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N6
cycloneive_lcell_comb \Slave_2|Selector5~0 (
// Equation(s):
// \Slave_2|Selector5~0_combout  = (\u_BUS|Decoder0~2_combout  & (\Master_0|Selector126~1_combout  & \Slave_2|state.HANDSHAKE_WRITE~q ))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(\Master_0|Selector126~1_combout ),
	.datac(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Slave_2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector5~0 .lut_mask = 16'h8080;
defparam \Slave_2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N7
dffeas \Slave_2|SRAM_A[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[7] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N16
cycloneive_lcell_comb \Slave_2|Selector4~0 (
// Equation(s):
// \Slave_2|Selector4~0_combout  = (\Slave_2|state.HANDSHAKE_WRITE~q  & (\Master_0|Selector125~1_combout  & \u_BUS|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datac(\Master_0|Selector125~1_combout ),
	.datad(\u_BUS|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector4~0 .lut_mask = 16'hC000;
defparam \Slave_2|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N17
dffeas \Slave_2|SRAM_A[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[8] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N10
cycloneive_lcell_comb \Slave_2|Selector3~0 (
// Equation(s):
// \Slave_2|Selector3~0_combout  = (\Master_0|Selector124~1_combout  & (\Slave_2|state.HANDSHAKE_WRITE~q  & \u_BUS|Decoder0~2_combout ))

	.dataa(\Master_0|Selector124~1_combout ),
	.datab(gnd),
	.datac(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datad(\u_BUS|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector3~0 .lut_mask = 16'hA000;
defparam \Slave_2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N11
dffeas \Slave_2|SRAM_A[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[9] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N8
cycloneive_lcell_comb \Slave_2|Selector2~0 (
// Equation(s):
// \Slave_2|Selector2~0_combout  = (\u_BUS|Decoder0~2_combout  & (\Slave_2|state.HANDSHAKE_WRITE~q  & \Master_0|Selector123~1_combout ))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datad(\Master_0|Selector123~1_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector2~0 .lut_mask = 16'hA000;
defparam \Slave_2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N9
dffeas \Slave_2|SRAM_A[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[10] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y32_N14
cycloneive_lcell_comb \Slave_2|Selector1~0 (
// Equation(s):
// \Slave_2|Selector1~0_combout  = (\u_BUS|Decoder0~2_combout  & (\Slave_2|state.HANDSHAKE_WRITE~q  & \Master_0|Selector122~2_combout ))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\Slave_2|state.HANDSHAKE_WRITE~q ),
	.datad(\Master_0|Selector122~2_combout ),
	.cin(gnd),
	.combout(\Slave_2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|Selector1~0 .lut_mask = 16'hA000;
defparam \Slave_2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y32_N15
dffeas \Slave_2|SRAM_A[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_2|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Slave_2|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_2|SRAM_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_2|SRAM_A[11] .is_wysiwyg = "true";
defparam \Slave_2|SRAM_A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N28
cycloneive_lcell_comb \u_BUS|WDATA_S2[4]~0 (
// Equation(s):
// \u_BUS|WDATA_S2[4]~0_combout  = (\Master_0|product_sum [8] & \Master_0|state.WRITE_L0~q )

	.dataa(\Master_0|product_sum [8]),
	.datab(gnd),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[4]~0 .lut_mask = 16'hA0A0;
defparam \u_BUS|WDATA_S2[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N4
cycloneive_lcell_comb \Master_0|Selector90~0 (
// Equation(s):
// \Master_0|Selector90~0_combout  = (\u_BUS|Mux17~1_combout  & !\Master_0|state.IDLE2~q )

	.dataa(\u_BUS|Mux17~1_combout ),
	.datab(\Master_0|state.IDLE2~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector90~0 .lut_mask = 16'h2222;
defparam \Master_0|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N28
cycloneive_lcell_comb \Master_0|Selector102~0 (
// Equation(s):
// \Master_0|Selector102~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux14~0_combout ) # ((\SRAM_Q_L1[3]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\u_BUS|Mux14~0_combout ),
	.datab(\Master_0|Selector90~0_combout ),
	.datac(\SRAM_Q_L1[3]~input_o ),
	.datad(\Master_0|ID_M[1]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector102~0 .lut_mask = 16'h88C8;
defparam \Master_0|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N8
cycloneive_lcell_comb \Master_0|max_pixel[0]~0 (
// Equation(s):
// \Master_0|max_pixel[0]~0_combout  = (!\Master_0|state.POOL2~q  & (!\Master_0|state.POOL3~q  & !\Master_0|state.POOL4~q ))

	.dataa(\Master_0|state.POOL2~q ),
	.datab(\Master_0|state.POOL3~q ),
	.datac(gnd),
	.datad(\Master_0|state.POOL4~q ),
	.cin(gnd),
	.combout(\Master_0|max_pixel[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max_pixel[0]~0 .lut_mask = 16'h0011;
defparam \Master_0|max_pixel[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N0
cycloneive_lcell_comb \Master_0|Selector90~1 (
// Equation(s):
// \Master_0|Selector90~1_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux2~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[15]~input_o ))))

	.dataa(\u_BUS|Mux2~0_combout ),
	.datab(\Master_0|Selector90~0_combout ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\SRAM_Q_L1[15]~input_o ),
	.cin(gnd),
	.combout(\Master_0|Selector90~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector90~1 .lut_mask = 16'h8C88;
defparam \Master_0|Selector90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N1
dffeas \Master_0|max_pixel[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector90~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[15] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N22
cycloneive_lcell_comb \Master_0|Selector91~0 (
// Equation(s):
// \Master_0|Selector91~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux3~0_combout ) # ((\SRAM_Q_L1[14]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\u_BUS|Mux3~0_combout ),
	.datab(\SRAM_Q_L1[14]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|Selector90~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector91~0 .lut_mask = 16'hAE00;
defparam \Master_0|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N23
dffeas \Master_0|max_pixel[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[14] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N8
cycloneive_lcell_comb \Master_0|Selector92~0 (
// Equation(s):
// \Master_0|Selector92~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux4~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[13]~input_o ))))

	.dataa(\u_BUS|Mux4~0_combout ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L1[13]~input_o ),
	.datad(\Master_0|Selector90~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector92~0 .lut_mask = 16'hBA00;
defparam \Master_0|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N9
dffeas \Master_0|max_pixel[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[13] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N6
cycloneive_lcell_comb \Master_0|Selector93~0 (
// Equation(s):
// \Master_0|Selector93~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux5~0_combout ) # ((\SRAM_Q_L1[12]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\u_BUS|Mux5~0_combout ),
	.datab(\SRAM_Q_L1[12]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|Selector90~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector93~0 .lut_mask = 16'hAE00;
defparam \Master_0|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N7
dffeas \Master_0|max_pixel[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[12] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N16
cycloneive_lcell_comb \Master_0|Selector94~0 (
// Equation(s):
// \Master_0|Selector94~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux6~0_combout ) # ((\SRAM_Q_L1[11]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\u_BUS|Mux6~0_combout ),
	.datab(\SRAM_Q_L1[11]~input_o ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\Master_0|Selector90~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector94~0 .lut_mask = 16'hAE00;
defparam \Master_0|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y30_N17
dffeas \Master_0|max_pixel[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[11] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N6
cycloneive_lcell_comb \Master_0|Selector95~0 (
// Equation(s):
// \Master_0|Selector95~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux7~0_combout ) # ((\SRAM_Q_L1[10]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\SRAM_Q_L1[10]~input_o ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\Master_0|Selector90~0_combout ),
	.datad(\u_BUS|Mux7~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector95~0 .lut_mask = 16'hF020;
defparam \Master_0|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N7
dffeas \Master_0|max_pixel[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector95~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[10] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N0
cycloneive_lcell_comb \Master_0|Selector96~0 (
// Equation(s):
// \Master_0|Selector96~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux8~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[9]~input_o ))))

	.dataa(\u_BUS|Mux8~0_combout ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\Master_0|Selector90~0_combout ),
	.datad(\SRAM_Q_L1[9]~input_o ),
	.cin(gnd),
	.combout(\Master_0|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector96~0 .lut_mask = 16'hB0A0;
defparam \Master_0|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N1
dffeas \Master_0|max_pixel[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector96~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[9] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N30
cycloneive_lcell_comb \Master_0|Selector97~0 (
// Equation(s):
// \Master_0|Selector97~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux9~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[8]~input_o ))))

	.dataa(\Master_0|Selector90~0_combout ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L1[8]~input_o ),
	.datad(\u_BUS|Mux9~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector97~0 .lut_mask = 16'hAA20;
defparam \Master_0|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N31
dffeas \Master_0|max_pixel[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[8] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N12
cycloneive_lcell_comb \Master_0|Selector98~0 (
// Equation(s):
// \Master_0|Selector98~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux10~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[7]~input_o ))))

	.dataa(\Master_0|Selector90~0_combout ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L1[7]~input_o ),
	.datad(\u_BUS|Mux10~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector98~0 .lut_mask = 16'hAA20;
defparam \Master_0|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N13
dffeas \Master_0|max_pixel[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[7] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N10
cycloneive_lcell_comb \Master_0|Selector99~0 (
// Equation(s):
// \Master_0|Selector99~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux11~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[6]~input_o ))))

	.dataa(\Master_0|Selector90~0_combout ),
	.datab(\u_BUS|Mux11~0_combout ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\SRAM_Q_L1[6]~input_o ),
	.cin(gnd),
	.combout(\Master_0|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector99~0 .lut_mask = 16'h8A88;
defparam \Master_0|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N11
dffeas \Master_0|max_pixel[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[6] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N16
cycloneive_lcell_comb \Master_0|Selector100~0 (
// Equation(s):
// \Master_0|Selector100~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux12~0_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[5]~input_o ))))

	.dataa(\u_BUS|Mux12~0_combout ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L1[5]~input_o ),
	.datad(\Master_0|Selector90~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector100~0 .lut_mask = 16'hBA00;
defparam \Master_0|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N17
dffeas \Master_0|max_pixel[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[5] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N20
cycloneive_lcell_comb \Master_0|Selector101~0 (
// Equation(s):
// \Master_0|Selector101~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux13~0_combout ) # ((\SRAM_Q_L1[4]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\Master_0|Selector90~0_combout ),
	.datab(\u_BUS|Mux13~0_combout ),
	.datac(\SRAM_Q_L1[4]~input_o ),
	.datad(\Master_0|ID_M[1]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector101~0 .lut_mask = 16'h88A8;
defparam \Master_0|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N21
dffeas \Master_0|max_pixel[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[4] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N2
cycloneive_lcell_comb \Master_0|Selector103~0 (
// Equation(s):
// \Master_0|Selector103~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux15~0_combout ) # ((\SRAM_Q_L1[2]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\SRAM_Q_L1[2]~input_o ),
	.datab(\Master_0|Selector90~0_combout ),
	.datac(\Master_0|ID_M[1]~0_combout ),
	.datad(\u_BUS|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector103~0 .lut_mask = 16'hCC08;
defparam \Master_0|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N3
dffeas \Master_0|max_pixel[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[2] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N8
cycloneive_lcell_comb \Master_0|Selector104~0 (
// Equation(s):
// \Master_0|Selector104~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux16~0_combout ) # ((\SRAM_Q_L1[1]~input_o  & !\Master_0|ID_M[1]~0_combout ))))

	.dataa(\u_BUS|Mux16~0_combout ),
	.datab(\Master_0|Selector90~0_combout ),
	.datac(\SRAM_Q_L1[1]~input_o ),
	.datad(\Master_0|ID_M[1]~0_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector104~0 .lut_mask = 16'h88C8;
defparam \Master_0|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N9
dffeas \Master_0|max_pixel[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector104~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[1] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N14
cycloneive_lcell_comb \Master_0|Selector105~0 (
// Equation(s):
// \Master_0|Selector105~0_combout  = (\Master_0|Selector90~0_combout  & ((\u_BUS|Mux17~2_combout ) # ((!\Master_0|ID_M[1]~0_combout  & \SRAM_Q_L1[0]~input_o ))))

	.dataa(\Master_0|Selector90~0_combout ),
	.datab(\Master_0|ID_M[1]~0_combout ),
	.datac(\SRAM_Q_L1[0]~input_o ),
	.datad(\u_BUS|Mux17~2_combout ),
	.cin(gnd),
	.combout(\Master_0|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Selector105~0 .lut_mask = 16'hAA20;
defparam \Master_0|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N15
dffeas \Master_0|max_pixel[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector105~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[0] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N0
cycloneive_lcell_comb \Master_0|LessThan4~1 (
// Equation(s):
// \Master_0|LessThan4~1_cout  = CARRY((\u_BUS|Mux17~3_combout  & !\Master_0|max_pixel [0]))

	.dataa(\u_BUS|Mux17~3_combout ),
	.datab(\Master_0|max_pixel [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|LessThan4~1_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~1 .lut_mask = 16'h0022;
defparam \Master_0|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N2
cycloneive_lcell_comb \Master_0|LessThan4~3 (
// Equation(s):
// \Master_0|LessThan4~3_cout  = CARRY((\Master_0|max_pixel [1] & ((!\Master_0|LessThan4~1_cout ) # (!\u_BUS|Mux16~1_combout ))) # (!\Master_0|max_pixel [1] & (!\u_BUS|Mux16~1_combout  & !\Master_0|LessThan4~1_cout )))

	.dataa(\Master_0|max_pixel [1]),
	.datab(\u_BUS|Mux16~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~1_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~3_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~3 .lut_mask = 16'h002B;
defparam \Master_0|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N4
cycloneive_lcell_comb \Master_0|LessThan4~5 (
// Equation(s):
// \Master_0|LessThan4~5_cout  = CARRY((\u_BUS|Mux15~1_combout  & ((!\Master_0|LessThan4~3_cout ) # (!\Master_0|max_pixel [2]))) # (!\u_BUS|Mux15~1_combout  & (!\Master_0|max_pixel [2] & !\Master_0|LessThan4~3_cout )))

	.dataa(\u_BUS|Mux15~1_combout ),
	.datab(\Master_0|max_pixel [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~3_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~5_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~5 .lut_mask = 16'h002B;
defparam \Master_0|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N6
cycloneive_lcell_comb \Master_0|LessThan4~7 (
// Equation(s):
// \Master_0|LessThan4~7_cout  = CARRY((\u_BUS|Mux14~1_combout  & (\Master_0|max_pixel [3] & !\Master_0|LessThan4~5_cout )) # (!\u_BUS|Mux14~1_combout  & ((\Master_0|max_pixel [3]) # (!\Master_0|LessThan4~5_cout ))))

	.dataa(\u_BUS|Mux14~1_combout ),
	.datab(\Master_0|max_pixel [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~5_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~7_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~7 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N8
cycloneive_lcell_comb \Master_0|LessThan4~9 (
// Equation(s):
// \Master_0|LessThan4~9_cout  = CARRY((\Master_0|max_pixel [4] & (\u_BUS|Mux13~1_combout  & !\Master_0|LessThan4~7_cout )) # (!\Master_0|max_pixel [4] & ((\u_BUS|Mux13~1_combout ) # (!\Master_0|LessThan4~7_cout ))))

	.dataa(\Master_0|max_pixel [4]),
	.datab(\u_BUS|Mux13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~7_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~9_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~9 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N10
cycloneive_lcell_comb \Master_0|LessThan4~11 (
// Equation(s):
// \Master_0|LessThan4~11_cout  = CARRY((\Master_0|max_pixel [5] & ((!\Master_0|LessThan4~9_cout ) # (!\u_BUS|Mux12~1_combout ))) # (!\Master_0|max_pixel [5] & (!\u_BUS|Mux12~1_combout  & !\Master_0|LessThan4~9_cout )))

	.dataa(\Master_0|max_pixel [5]),
	.datab(\u_BUS|Mux12~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~9_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~11_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~11 .lut_mask = 16'h002B;
defparam \Master_0|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N12
cycloneive_lcell_comb \Master_0|LessThan4~13 (
// Equation(s):
// \Master_0|LessThan4~13_cout  = CARRY((\Master_0|max_pixel [6] & (\u_BUS|Mux11~1_combout  & !\Master_0|LessThan4~11_cout )) # (!\Master_0|max_pixel [6] & ((\u_BUS|Mux11~1_combout ) # (!\Master_0|LessThan4~11_cout ))))

	.dataa(\Master_0|max_pixel [6]),
	.datab(\u_BUS|Mux11~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~11_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~13_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~13 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N14
cycloneive_lcell_comb \Master_0|LessThan4~15 (
// Equation(s):
// \Master_0|LessThan4~15_cout  = CARRY((\Master_0|max_pixel [7] & ((!\Master_0|LessThan4~13_cout ) # (!\u_BUS|Mux10~1_combout ))) # (!\Master_0|max_pixel [7] & (!\u_BUS|Mux10~1_combout  & !\Master_0|LessThan4~13_cout )))

	.dataa(\Master_0|max_pixel [7]),
	.datab(\u_BUS|Mux10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~13_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~15_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~15 .lut_mask = 16'h002B;
defparam \Master_0|LessThan4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N16
cycloneive_lcell_comb \Master_0|LessThan4~17 (
// Equation(s):
// \Master_0|LessThan4~17_cout  = CARRY((\Master_0|max_pixel [8] & (\u_BUS|Mux9~1_combout  & !\Master_0|LessThan4~15_cout )) # (!\Master_0|max_pixel [8] & ((\u_BUS|Mux9~1_combout ) # (!\Master_0|LessThan4~15_cout ))))

	.dataa(\Master_0|max_pixel [8]),
	.datab(\u_BUS|Mux9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~15_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~17_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~17 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N18
cycloneive_lcell_comb \Master_0|LessThan4~19 (
// Equation(s):
// \Master_0|LessThan4~19_cout  = CARRY((\u_BUS|Mux8~1_combout  & (\Master_0|max_pixel [9] & !\Master_0|LessThan4~17_cout )) # (!\u_BUS|Mux8~1_combout  & ((\Master_0|max_pixel [9]) # (!\Master_0|LessThan4~17_cout ))))

	.dataa(\u_BUS|Mux8~1_combout ),
	.datab(\Master_0|max_pixel [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~17_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~19_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~19 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N20
cycloneive_lcell_comb \Master_0|LessThan4~21 (
// Equation(s):
// \Master_0|LessThan4~21_cout  = CARRY((\Master_0|max_pixel [10] & (\u_BUS|Mux7~1_combout  & !\Master_0|LessThan4~19_cout )) # (!\Master_0|max_pixel [10] & ((\u_BUS|Mux7~1_combout ) # (!\Master_0|LessThan4~19_cout ))))

	.dataa(\Master_0|max_pixel [10]),
	.datab(\u_BUS|Mux7~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~19_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~21_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~21 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N22
cycloneive_lcell_comb \Master_0|LessThan4~23 (
// Equation(s):
// \Master_0|LessThan4~23_cout  = CARRY((\u_BUS|Mux6~1_combout  & (\Master_0|max_pixel [11] & !\Master_0|LessThan4~21_cout )) # (!\u_BUS|Mux6~1_combout  & ((\Master_0|max_pixel [11]) # (!\Master_0|LessThan4~21_cout ))))

	.dataa(\u_BUS|Mux6~1_combout ),
	.datab(\Master_0|max_pixel [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~21_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~23_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~23 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N24
cycloneive_lcell_comb \Master_0|LessThan4~25 (
// Equation(s):
// \Master_0|LessThan4~25_cout  = CARRY((\u_BUS|Mux5~1_combout  & ((!\Master_0|LessThan4~23_cout ) # (!\Master_0|max_pixel [12]))) # (!\u_BUS|Mux5~1_combout  & (!\Master_0|max_pixel [12] & !\Master_0|LessThan4~23_cout )))

	.dataa(\u_BUS|Mux5~1_combout ),
	.datab(\Master_0|max_pixel [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~23_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~25_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~25 .lut_mask = 16'h002B;
defparam \Master_0|LessThan4~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N26
cycloneive_lcell_comb \Master_0|LessThan4~27 (
// Equation(s):
// \Master_0|LessThan4~27_cout  = CARRY((\Master_0|max_pixel [13] & ((!\Master_0|LessThan4~25_cout ) # (!\u_BUS|Mux4~1_combout ))) # (!\Master_0|max_pixel [13] & (!\u_BUS|Mux4~1_combout  & !\Master_0|LessThan4~25_cout )))

	.dataa(\Master_0|max_pixel [13]),
	.datab(\u_BUS|Mux4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~25_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~27_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~27 .lut_mask = 16'h002B;
defparam \Master_0|LessThan4~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N28
cycloneive_lcell_comb \Master_0|LessThan4~29 (
// Equation(s):
// \Master_0|LessThan4~29_cout  = CARRY((\Master_0|max_pixel [14] & (\u_BUS|Mux3~1_combout  & !\Master_0|LessThan4~27_cout )) # (!\Master_0|max_pixel [14] & ((\u_BUS|Mux3~1_combout ) # (!\Master_0|LessThan4~27_cout ))))

	.dataa(\Master_0|max_pixel [14]),
	.datab(\u_BUS|Mux3~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|LessThan4~27_cout ),
	.combout(),
	.cout(\Master_0|LessThan4~29_cout ));
// synopsys translate_off
defparam \Master_0|LessThan4~29 .lut_mask = 16'h004D;
defparam \Master_0|LessThan4~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N30
cycloneive_lcell_comb \Master_0|LessThan4~30 (
// Equation(s):
// \Master_0|LessThan4~30_combout  = (\u_BUS|Mux2~1_combout  & (\Master_0|LessThan4~29_cout  & \Master_0|max_pixel [15])) # (!\u_BUS|Mux2~1_combout  & ((\Master_0|LessThan4~29_cout ) # (\Master_0|max_pixel [15])))

	.dataa(\u_BUS|Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|max_pixel [15]),
	.cin(\Master_0|LessThan4~29_cout ),
	.combout(\Master_0|LessThan4~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|LessThan4~30 .lut_mask = 16'hF550;
defparam \Master_0|LessThan4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N10
cycloneive_lcell_comb \Master_0|max_pixel[0]~1 (
// Equation(s):
// \Master_0|max_pixel[0]~1_combout  = (\Master_0|state.IDLE2~q  & ((\Master_0|max_pixel[0]~0_combout ) # ((\Master_0|LessThan4~30_combout )))) # (!\Master_0|state.IDLE2~q  & (!\Master_0|WideNor4~0_combout  & ((\Master_0|max_pixel[0]~0_combout ) # 
// (\Master_0|LessThan4~30_combout ))))

	.dataa(\Master_0|state.IDLE2~q ),
	.datab(\Master_0|max_pixel[0]~0_combout ),
	.datac(\Master_0|LessThan4~30_combout ),
	.datad(\Master_0|WideNor4~0_combout ),
	.cin(gnd),
	.combout(\Master_0|max_pixel[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|max_pixel[0]~1 .lut_mask = 16'hA8FC;
defparam \Master_0|max_pixel[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N29
dffeas \Master_0|max_pixel[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|max_pixel[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|max_pixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|max_pixel[3] .is_wysiwyg = "true";
defparam \Master_0|max_pixel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N18
cycloneive_lcell_comb \Master_0|Equal4~0 (
// Equation(s):
// \Master_0|Equal4~0_combout  = (!\Master_0|max_pixel [3] & (!\Master_0|max_pixel [0] & (!\Master_0|max_pixel [1] & !\Master_0|max_pixel [2])))

	.dataa(\Master_0|max_pixel [3]),
	.datab(\Master_0|max_pixel [0]),
	.datac(\Master_0|max_pixel [1]),
	.datad(\Master_0|max_pixel [2]),
	.cin(gnd),
	.combout(\Master_0|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Equal4~0 .lut_mask = 16'h0001;
defparam \Master_0|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N6
cycloneive_lcell_comb \Master_0|Add8~0 (
// Equation(s):
// \Master_0|Add8~0_combout  = (\Master_0|Equal4~0_combout  & (\Master_0|max_pixel [4] & VCC)) # (!\Master_0|Equal4~0_combout  & (\Master_0|max_pixel [4] $ (VCC)))
// \Master_0|Add8~1  = CARRY((!\Master_0|Equal4~0_combout  & \Master_0|max_pixel [4]))

	.dataa(\Master_0|Equal4~0_combout ),
	.datab(\Master_0|max_pixel [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|Add8~0_combout ),
	.cout(\Master_0|Add8~1 ));
// synopsys translate_off
defparam \Master_0|Add8~0 .lut_mask = 16'h9944;
defparam \Master_0|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N18
cycloneive_lcell_comb \u_BUS|WDATA_S2[4]~1 (
// Equation(s):
// \u_BUS|WDATA_S2[4]~1_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[4]~0_combout ) # ((\Master_0|state.WRITE_L1~q  & \Master_0|Add8~0_combout ))))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(\u_BUS|WDATA_S2[4]~0_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|Add8~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[4]~1 .lut_mask = 16'hA888;
defparam \u_BUS|WDATA_S2[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N8
cycloneive_lcell_comb \Master_0|Add8~2 (
// Equation(s):
// \Master_0|Add8~2_combout  = (\Master_0|max_pixel [5] & (!\Master_0|Add8~1 )) # (!\Master_0|max_pixel [5] & ((\Master_0|Add8~1 ) # (GND)))
// \Master_0|Add8~3  = CARRY((!\Master_0|Add8~1 ) # (!\Master_0|max_pixel [5]))

	.dataa(\Master_0|max_pixel [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~1 ),
	.combout(\Master_0|Add8~2_combout ),
	.cout(\Master_0|Add8~3 ));
// synopsys translate_off
defparam \Master_0|Add8~2 .lut_mask = 16'h5A5F;
defparam \Master_0|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N0
cycloneive_lcell_comb \u_BUS|WDATA_S2[5]~2 (
// Equation(s):
// \u_BUS|WDATA_S2[5]~2_combout  = (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|product_sum [9]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[5]~2 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S2[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N14
cycloneive_lcell_comb \u_BUS|WDATA_S2[5]~3 (
// Equation(s):
// \u_BUS|WDATA_S2[5]~3_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[5]~2_combout ) # ((\Master_0|Add8~2_combout  & \Master_0|state.WRITE_L1~q ))))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(\Master_0|Add8~2_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\u_BUS|WDATA_S2[5]~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[5]~3 .lut_mask = 16'hAA80;
defparam \u_BUS|WDATA_S2[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N20
cycloneive_lcell_comb \u_BUS|WDATA_S2[6]~4 (
// Equation(s):
// \u_BUS|WDATA_S2[6]~4_combout  = (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|product_sum [10]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[6]~4 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S2[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N10
cycloneive_lcell_comb \Master_0|Add8~4 (
// Equation(s):
// \Master_0|Add8~4_combout  = (\Master_0|max_pixel [6] & (\Master_0|Add8~3  $ (GND))) # (!\Master_0|max_pixel [6] & (!\Master_0|Add8~3  & VCC))
// \Master_0|Add8~5  = CARRY((\Master_0|max_pixel [6] & !\Master_0|Add8~3 ))

	.dataa(\Master_0|max_pixel [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~3 ),
	.combout(\Master_0|Add8~4_combout ),
	.cout(\Master_0|Add8~5 ));
// synopsys translate_off
defparam \Master_0|Add8~4 .lut_mask = 16'hA50A;
defparam \Master_0|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N26
cycloneive_lcell_comb \u_BUS|WDATA_S2[6]~5 (
// Equation(s):
// \u_BUS|WDATA_S2[6]~5_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[6]~4_combout ) # ((\Master_0|state.WRITE_L1~q  & \Master_0|Add8~4_combout ))))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(\u_BUS|WDATA_S2[6]~4_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|Add8~4_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[6]~5 .lut_mask = 16'hA888;
defparam \u_BUS|WDATA_S2[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N12
cycloneive_lcell_comb \Master_0|Add8~6 (
// Equation(s):
// \Master_0|Add8~6_combout  = (\Master_0|max_pixel [7] & (!\Master_0|Add8~5 )) # (!\Master_0|max_pixel [7] & ((\Master_0|Add8~5 ) # (GND)))
// \Master_0|Add8~7  = CARRY((!\Master_0|Add8~5 ) # (!\Master_0|max_pixel [7]))

	.dataa(gnd),
	.datab(\Master_0|max_pixel [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~5 ),
	.combout(\Master_0|Add8~6_combout ),
	.cout(\Master_0|Add8~7 ));
// synopsys translate_off
defparam \Master_0|Add8~6 .lut_mask = 16'h3C3F;
defparam \Master_0|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N24
cycloneive_lcell_comb \u_BUS|WDATA_S2[7]~6 (
// Equation(s):
// \u_BUS|WDATA_S2[7]~6_combout  = (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|state.WRITE_L0~q ),
	.datad(\Master_0|product_sum [11]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[7]~6 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S2[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y33_N30
cycloneive_lcell_comb \u_BUS|WDATA_S2[7]~7 (
// Equation(s):
// \u_BUS|WDATA_S2[7]~7_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[7]~6_combout ) # ((\Master_0|Add8~6_combout  & \Master_0|state.WRITE_L1~q ))))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(\Master_0|Add8~6_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\u_BUS|WDATA_S2[7]~6_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[7]~7 .lut_mask = 16'hAA80;
defparam \u_BUS|WDATA_S2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N14
cycloneive_lcell_comb \Master_0|Add8~8 (
// Equation(s):
// \Master_0|Add8~8_combout  = (\Master_0|max_pixel [8] & (\Master_0|Add8~7  $ (GND))) # (!\Master_0|max_pixel [8] & (!\Master_0|Add8~7  & VCC))
// \Master_0|Add8~9  = CARRY((\Master_0|max_pixel [8] & !\Master_0|Add8~7 ))

	.dataa(\Master_0|max_pixel [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~7 ),
	.combout(\Master_0|Add8~8_combout ),
	.cout(\Master_0|Add8~9 ));
// synopsys translate_off
defparam \Master_0|Add8~8 .lut_mask = 16'hA50A;
defparam \Master_0|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N30
cycloneive_lcell_comb \u_BUS|WDATA_S2[8]~8 (
// Equation(s):
// \u_BUS|WDATA_S2[8]~8_combout  = (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [12])

	.dataa(\Master_0|state.WRITE_L0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|product_sum [12]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[8]~8 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N12
cycloneive_lcell_comb \u_BUS|WDATA_S2[8]~9 (
// Equation(s):
// \u_BUS|WDATA_S2[8]~9_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[8]~8_combout ) # ((\Master_0|Add8~8_combout  & \Master_0|state.WRITE_L1~q ))))

	.dataa(\Master_0|Add8~8_combout ),
	.datab(\u_BUS|Decoder0~2_combout ),
	.datac(\u_BUS|WDATA_S2[8]~8_combout ),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[8]~9 .lut_mask = 16'hC8C0;
defparam \u_BUS|WDATA_S2[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N14
cycloneive_lcell_comb \u_BUS|WDATA_S2[9]~10 (
// Equation(s):
// \u_BUS|WDATA_S2[9]~10_combout  = (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [13])

	.dataa(gnd),
	.datab(\Master_0|state.WRITE_L0~q ),
	.datac(gnd),
	.datad(\Master_0|product_sum [13]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[9]~10 .lut_mask = 16'hCC00;
defparam \u_BUS|WDATA_S2[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N16
cycloneive_lcell_comb \Master_0|Add8~10 (
// Equation(s):
// \Master_0|Add8~10_combout  = (\Master_0|max_pixel [9] & (!\Master_0|Add8~9 )) # (!\Master_0|max_pixel [9] & ((\Master_0|Add8~9 ) # (GND)))
// \Master_0|Add8~11  = CARRY((!\Master_0|Add8~9 ) # (!\Master_0|max_pixel [9]))

	.dataa(\Master_0|max_pixel [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~9 ),
	.combout(\Master_0|Add8~10_combout ),
	.cout(\Master_0|Add8~11 ));
// synopsys translate_off
defparam \Master_0|Add8~10 .lut_mask = 16'h5A5F;
defparam \Master_0|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N24
cycloneive_lcell_comb \u_BUS|WDATA_S2[9]~11 (
// Equation(s):
// \u_BUS|WDATA_S2[9]~11_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[9]~10_combout ) # ((\Master_0|state.WRITE_L1~q  & \Master_0|Add8~10_combout ))))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(\u_BUS|WDATA_S2[9]~10_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\Master_0|Add8~10_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[9]~11 .lut_mask = 16'hA888;
defparam \u_BUS|WDATA_S2[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N18
cycloneive_lcell_comb \Master_0|Add8~12 (
// Equation(s):
// \Master_0|Add8~12_combout  = (\Master_0|max_pixel [10] & (\Master_0|Add8~11  $ (GND))) # (!\Master_0|max_pixel [10] & (!\Master_0|Add8~11  & VCC))
// \Master_0|Add8~13  = CARRY((\Master_0|max_pixel [10] & !\Master_0|Add8~11 ))

	.dataa(\Master_0|max_pixel [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~11 ),
	.combout(\Master_0|Add8~12_combout ),
	.cout(\Master_0|Add8~13 ));
// synopsys translate_off
defparam \Master_0|Add8~12 .lut_mask = 16'hA50A;
defparam \Master_0|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N0
cycloneive_lcell_comb \u_BUS|WDATA_S2[10]~12 (
// Equation(s):
// \u_BUS|WDATA_S2[10]~12_combout  = (\Master_0|product_sum [14] & \Master_0|state.WRITE_L0~q )

	.dataa(\Master_0|product_sum [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|state.WRITE_L0~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[10]~12 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S2[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N30
cycloneive_lcell_comb \u_BUS|WDATA_S2[10]~13 (
// Equation(s):
// \u_BUS|WDATA_S2[10]~13_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[10]~12_combout ) # ((\Master_0|Add8~12_combout  & \Master_0|state.WRITE_L1~q ))))

	.dataa(\u_BUS|Decoder0~2_combout ),
	.datab(\Master_0|Add8~12_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\u_BUS|WDATA_S2[10]~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[10]~13 .lut_mask = 16'hAA80;
defparam \u_BUS|WDATA_S2[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N22
cycloneive_lcell_comb \u_BUS|WDATA_S2[11]~14 (
// Equation(s):
// \u_BUS|WDATA_S2[11]~14_combout  = (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [15])

	.dataa(\Master_0|state.WRITE_L0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|product_sum [15]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[11]~14 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S2[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N20
cycloneive_lcell_comb \Master_0|Add8~14 (
// Equation(s):
// \Master_0|Add8~14_combout  = (\Master_0|max_pixel [11] & (!\Master_0|Add8~13 )) # (!\Master_0|max_pixel [11] & ((\Master_0|Add8~13 ) # (GND)))
// \Master_0|Add8~15  = CARRY((!\Master_0|Add8~13 ) # (!\Master_0|max_pixel [11]))

	.dataa(gnd),
	.datab(\Master_0|max_pixel [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~13 ),
	.combout(\Master_0|Add8~14_combout ),
	.cout(\Master_0|Add8~15 ));
// synopsys translate_off
defparam \Master_0|Add8~14 .lut_mask = 16'h3C3F;
defparam \Master_0|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N8
cycloneive_lcell_comb \u_BUS|WDATA_S2[11]~15 (
// Equation(s):
// \u_BUS|WDATA_S2[11]~15_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[11]~14_combout ) # ((\Master_0|Add8~14_combout  & \Master_0|state.WRITE_L1~q ))))

	.dataa(\u_BUS|WDATA_S2[11]~14_combout ),
	.datab(\u_BUS|Decoder0~2_combout ),
	.datac(\Master_0|Add8~14_combout ),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[11]~15 .lut_mask = 16'hC888;
defparam \u_BUS|WDATA_S2[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N22
cycloneive_lcell_comb \Master_0|Add8~16 (
// Equation(s):
// \Master_0|Add8~16_combout  = (\Master_0|max_pixel [12] & (\Master_0|Add8~15  $ (GND))) # (!\Master_0|max_pixel [12] & (!\Master_0|Add8~15  & VCC))
// \Master_0|Add8~17  = CARRY((\Master_0|max_pixel [12] & !\Master_0|Add8~15 ))

	.dataa(gnd),
	.datab(\Master_0|max_pixel [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~15 ),
	.combout(\Master_0|Add8~16_combout ),
	.cout(\Master_0|Add8~17 ));
// synopsys translate_off
defparam \Master_0|Add8~16 .lut_mask = 16'hC30C;
defparam \Master_0|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N4
cycloneive_lcell_comb \u_BUS|WDATA_S2[12]~16 (
// Equation(s):
// \u_BUS|WDATA_S2[12]~16_combout  = (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [16])

	.dataa(\Master_0|state.WRITE_L0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|product_sum [16]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[12]~16 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S2[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N2
cycloneive_lcell_comb \u_BUS|WDATA_S2[12]~17 (
// Equation(s):
// \u_BUS|WDATA_S2[12]~17_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[12]~16_combout ) # ((\Master_0|Add8~16_combout  & \Master_0|state.WRITE_L1~q ))))

	.dataa(\Master_0|Add8~16_combout ),
	.datab(\u_BUS|WDATA_S2[12]~16_combout ),
	.datac(\Master_0|state.WRITE_L1~q ),
	.datad(\u_BUS|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[12]~17 .lut_mask = 16'hEC00;
defparam \u_BUS|WDATA_S2[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N24
cycloneive_lcell_comb \Master_0|Add8~18 (
// Equation(s):
// \Master_0|Add8~18_combout  = (\Master_0|max_pixel [13] & (!\Master_0|Add8~17 )) # (!\Master_0|max_pixel [13] & ((\Master_0|Add8~17 ) # (GND)))
// \Master_0|Add8~19  = CARRY((!\Master_0|Add8~17 ) # (!\Master_0|max_pixel [13]))

	.dataa(gnd),
	.datab(\Master_0|max_pixel [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~17 ),
	.combout(\Master_0|Add8~18_combout ),
	.cout(\Master_0|Add8~19 ));
// synopsys translate_off
defparam \Master_0|Add8~18 .lut_mask = 16'h3C3F;
defparam \Master_0|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N14
cycloneive_lcell_comb \u_BUS|WDATA_S2[13]~18 (
// Equation(s):
// \u_BUS|WDATA_S2[13]~18_combout  = (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [17])

	.dataa(\Master_0|state.WRITE_L0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|product_sum [17]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[13]~18 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S2[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N16
cycloneive_lcell_comb \u_BUS|WDATA_S2[13]~19 (
// Equation(s):
// \u_BUS|WDATA_S2[13]~19_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[13]~18_combout ) # ((\Master_0|Add8~18_combout  & \Master_0|state.WRITE_L1~q ))))

	.dataa(\Master_0|Add8~18_combout ),
	.datab(\u_BUS|Decoder0~2_combout ),
	.datac(\u_BUS|WDATA_S2[13]~18_combout ),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[13]~19 .lut_mask = 16'hC8C0;
defparam \u_BUS|WDATA_S2[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N26
cycloneive_lcell_comb \Master_0|Add8~20 (
// Equation(s):
// \Master_0|Add8~20_combout  = (\Master_0|max_pixel [14] & (\Master_0|Add8~19  $ (GND))) # (!\Master_0|max_pixel [14] & (!\Master_0|Add8~19  & VCC))
// \Master_0|Add8~21  = CARRY((\Master_0|max_pixel [14] & !\Master_0|Add8~19 ))

	.dataa(gnd),
	.datab(\Master_0|max_pixel [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|Add8~19 ),
	.combout(\Master_0|Add8~20_combout ),
	.cout(\Master_0|Add8~21 ));
// synopsys translate_off
defparam \Master_0|Add8~20 .lut_mask = 16'hC30C;
defparam \Master_0|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N18
cycloneive_lcell_comb \u_BUS|WDATA_S2[14]~20 (
// Equation(s):
// \u_BUS|WDATA_S2[14]~20_combout  = (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [18])

	.dataa(\Master_0|state.WRITE_L0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|product_sum [18]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[14]~20 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S2[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N28
cycloneive_lcell_comb \u_BUS|WDATA_S2[14]~21 (
// Equation(s):
// \u_BUS|WDATA_S2[14]~21_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[14]~20_combout ) # ((\Master_0|Add8~20_combout  & \Master_0|state.WRITE_L1~q ))))

	.dataa(\Master_0|Add8~20_combout ),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\u_BUS|Decoder0~2_combout ),
	.datad(\u_BUS|WDATA_S2[14]~20_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[14]~21 .lut_mask = 16'hF080;
defparam \u_BUS|WDATA_S2[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N6
cycloneive_lcell_comb \u_BUS|WDATA_S2[15]~22 (
// Equation(s):
// \u_BUS|WDATA_S2[15]~22_combout  = (\Master_0|state.WRITE_L0~q  & \Master_0|product_sum [35])

	.dataa(\Master_0|state.WRITE_L0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|product_sum [35]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[15]~22 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S2[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N28
cycloneive_lcell_comb \Master_0|Add8~22 (
// Equation(s):
// \Master_0|Add8~22_combout  = \Master_0|Add8~21  $ (\Master_0|max_pixel [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|max_pixel [15]),
	.cin(\Master_0|Add8~21 ),
	.combout(\Master_0|Add8~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|Add8~22 .lut_mask = 16'h0FF0;
defparam \Master_0|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N20
cycloneive_lcell_comb \u_BUS|WDATA_S2[15]~23 (
// Equation(s):
// \u_BUS|WDATA_S2[15]~23_combout  = (\u_BUS|Decoder0~2_combout  & ((\u_BUS|WDATA_S2[15]~22_combout ) # ((\Master_0|Add8~22_combout  & \Master_0|state.WRITE_L1~q ))))

	.dataa(\u_BUS|WDATA_S2[15]~22_combout ),
	.datab(\u_BUS|Decoder0~2_combout ),
	.datac(\Master_0|Add8~22_combout ),
	.datad(\Master_0|state.WRITE_L1~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[15]~23 .lut_mask = 16'hC888;
defparam \u_BUS|WDATA_S2[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N16
cycloneive_lcell_comb \Slave_0|Selector1~3 (
// Equation(s):
// \Slave_0|Selector1~3_combout  = (\Slave_0|state.HANDSHAKE~q  & (!\Master_0|state.WRITE_L1~q  & (!\Master_0|state.WAIT_WRITE1~q  & !\Master_0|WideOr17~combout )))

	.dataa(\Slave_0|state.HANDSHAKE~q ),
	.datab(\Master_0|state.WRITE_L1~q ),
	.datac(\Master_0|state.WAIT_WRITE1~q ),
	.datad(\Master_0|WideOr17~combout ),
	.cin(gnd),
	.combout(\Slave_0|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector1~3 .lut_mask = 16'h0002;
defparam \Slave_0|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N4
cycloneive_lcell_comb \Slave_0|Selector12~0 (
// Equation(s):
// \Slave_0|Selector12~0_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector133~1_combout ) # ((\Slave_0|ROM_A [0] & \Slave_0|state.READ~q )))) # (!\Slave_0|Selector1~3_combout  & (((\Slave_0|ROM_A [0] & \Slave_0|state.READ~q ))))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Master_0|Selector133~1_combout ),
	.datac(\Slave_0|ROM_A [0]),
	.datad(\Slave_0|state.READ~q ),
	.cin(gnd),
	.combout(\Slave_0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector12~0 .lut_mask = 16'hF888;
defparam \Slave_0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N5
dffeas \Slave_0|ROM_A[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[0] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N18
cycloneive_lcell_comb \Slave_0|Selector11~0 (
// Equation(s):
// \Slave_0|Selector11~0_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector132~1_combout ) # ((\Slave_0|ROM_A [1] & \Slave_0|state.READ~q )))) # (!\Slave_0|Selector1~3_combout  & (((\Slave_0|ROM_A [1] & \Slave_0|state.READ~q ))))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Master_0|Selector132~1_combout ),
	.datac(\Slave_0|ROM_A [1]),
	.datad(\Slave_0|state.READ~q ),
	.cin(gnd),
	.combout(\Slave_0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector11~0 .lut_mask = 16'hF888;
defparam \Slave_0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N19
dffeas \Slave_0|ROM_A[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[1] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N24
cycloneive_lcell_comb \Slave_0|Selector10~0 (
// Equation(s):
// \Slave_0|Selector10~0_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector131~1_combout ) # ((\Slave_0|state.READ~q  & \Slave_0|ROM_A [2])))) # (!\Slave_0|Selector1~3_combout  & (\Slave_0|state.READ~q  & (\Slave_0|ROM_A [2])))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Slave_0|state.READ~q ),
	.datac(\Slave_0|ROM_A [2]),
	.datad(\Master_0|Selector131~1_combout ),
	.cin(gnd),
	.combout(\Slave_0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector10~0 .lut_mask = 16'hEAC0;
defparam \Slave_0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N25
dffeas \Slave_0|ROM_A[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[2] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N14
cycloneive_lcell_comb \Slave_0|Selector9~0 (
// Equation(s):
// \Slave_0|Selector9~0_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector130~1_combout ) # ((\Slave_0|state.READ~q  & \Slave_0|ROM_A [3])))) # (!\Slave_0|Selector1~3_combout  & (\Slave_0|state.READ~q  & (\Slave_0|ROM_A [3])))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Slave_0|state.READ~q ),
	.datac(\Slave_0|ROM_A [3]),
	.datad(\Master_0|Selector130~1_combout ),
	.cin(gnd),
	.combout(\Slave_0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector9~0 .lut_mask = 16'hEAC0;
defparam \Slave_0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N15
dffeas \Slave_0|ROM_A[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[3] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N20
cycloneive_lcell_comb \Slave_0|Selector8~0 (
// Equation(s):
// \Slave_0|Selector8~0_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector129~1_combout ) # ((\Slave_0|state.READ~q  & \Slave_0|ROM_A [4])))) # (!\Slave_0|Selector1~3_combout  & (\Slave_0|state.READ~q  & (\Slave_0|ROM_A [4])))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Slave_0|state.READ~q ),
	.datac(\Slave_0|ROM_A [4]),
	.datad(\Master_0|Selector129~1_combout ),
	.cin(gnd),
	.combout(\Slave_0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector8~0 .lut_mask = 16'hEAC0;
defparam \Slave_0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N21
dffeas \Slave_0|ROM_A[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[4] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N10
cycloneive_lcell_comb \Slave_0|Selector7~0 (
// Equation(s):
// \Slave_0|Selector7~0_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector128~1_combout ) # ((\Slave_0|state.READ~q  & \Slave_0|ROM_A [5])))) # (!\Slave_0|Selector1~3_combout  & (\Slave_0|state.READ~q  & (\Slave_0|ROM_A [5])))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Slave_0|state.READ~q ),
	.datac(\Slave_0|ROM_A [5]),
	.datad(\Master_0|Selector128~1_combout ),
	.cin(gnd),
	.combout(\Slave_0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector7~0 .lut_mask = 16'hEAC0;
defparam \Slave_0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N11
dffeas \Slave_0|ROM_A[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[5] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N8
cycloneive_lcell_comb \Slave_0|Selector6~0 (
// Equation(s):
// \Slave_0|Selector6~0_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector127~1_combout ) # ((\Slave_0|state.READ~q  & \Slave_0|ROM_A [6])))) # (!\Slave_0|Selector1~3_combout  & (\Slave_0|state.READ~q  & (\Slave_0|ROM_A [6])))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Slave_0|state.READ~q ),
	.datac(\Slave_0|ROM_A [6]),
	.datad(\Master_0|Selector127~1_combout ),
	.cin(gnd),
	.combout(\Slave_0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector6~0 .lut_mask = 16'hEAC0;
defparam \Slave_0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N9
dffeas \Slave_0|ROM_A[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[6] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N26
cycloneive_lcell_comb \Slave_0|Selector5~0 (
// Equation(s):
// \Slave_0|Selector5~0_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector126~1_combout ) # ((\Slave_0|state.READ~q  & \Slave_0|ROM_A [7])))) # (!\Slave_0|Selector1~3_combout  & (\Slave_0|state.READ~q  & (\Slave_0|ROM_A [7])))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Slave_0|state.READ~q ),
	.datac(\Slave_0|ROM_A [7]),
	.datad(\Master_0|Selector126~1_combout ),
	.cin(gnd),
	.combout(\Slave_0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector5~0 .lut_mask = 16'hEAC0;
defparam \Slave_0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N27
dffeas \Slave_0|ROM_A[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[7] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N12
cycloneive_lcell_comb \Slave_0|Selector4~0 (
// Equation(s):
// \Slave_0|Selector4~0_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector125~1_combout ) # ((\Slave_0|state.READ~q  & \Slave_0|ROM_A [8])))) # (!\Slave_0|Selector1~3_combout  & (\Slave_0|state.READ~q  & (\Slave_0|ROM_A [8])))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Slave_0|state.READ~q ),
	.datac(\Slave_0|ROM_A [8]),
	.datad(\Master_0|Selector125~1_combout ),
	.cin(gnd),
	.combout(\Slave_0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector4~0 .lut_mask = 16'hEAC0;
defparam \Slave_0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N13
dffeas \Slave_0|ROM_A[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[8] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N30
cycloneive_lcell_comb \Slave_0|Selector3~0 (
// Equation(s):
// \Slave_0|Selector3~0_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector124~1_combout ) # ((\Slave_0|state.READ~q  & \Slave_0|ROM_A [9])))) # (!\Slave_0|Selector1~3_combout  & (\Slave_0|state.READ~q  & (\Slave_0|ROM_A [9])))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Slave_0|state.READ~q ),
	.datac(\Slave_0|ROM_A [9]),
	.datad(\Master_0|Selector124~1_combout ),
	.cin(gnd),
	.combout(\Slave_0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector3~0 .lut_mask = 16'hEAC0;
defparam \Slave_0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N31
dffeas \Slave_0|ROM_A[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[9] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N16
cycloneive_lcell_comb \Slave_0|Selector2~0 (
// Equation(s):
// \Slave_0|Selector2~0_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector123~1_combout ) # ((\Slave_0|state.READ~q  & \Slave_0|ROM_A [10])))) # (!\Slave_0|Selector1~3_combout  & (\Slave_0|state.READ~q  & (\Slave_0|ROM_A [10])))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Slave_0|state.READ~q ),
	.datac(\Slave_0|ROM_A [10]),
	.datad(\Master_0|Selector123~1_combout ),
	.cin(gnd),
	.combout(\Slave_0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector2~0 .lut_mask = 16'hEAC0;
defparam \Slave_0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N17
dffeas \Slave_0|ROM_A[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[10] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N22
cycloneive_lcell_comb \Slave_0|Selector1~2 (
// Equation(s):
// \Slave_0|Selector1~2_combout  = (\Slave_0|Selector1~3_combout  & ((\Master_0|Selector122~2_combout ) # ((\Slave_0|state.READ~q  & \Slave_0|ROM_A [11])))) # (!\Slave_0|Selector1~3_combout  & (\Slave_0|state.READ~q  & (\Slave_0|ROM_A [11])))

	.dataa(\Slave_0|Selector1~3_combout ),
	.datab(\Slave_0|state.READ~q ),
	.datac(\Slave_0|ROM_A [11]),
	.datad(\Master_0|Selector122~2_combout ),
	.cin(gnd),
	.combout(\Slave_0|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_0|Selector1~2 .lut_mask = 16'hEAC0;
defparam \Slave_0|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y32_N23
dffeas \Slave_0|ROM_A[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Slave_0|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Slave_0|ROM_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Slave_0|ROM_A[11] .is_wysiwyg = "true";
defparam \Slave_0|ROM_A[11] .power_up = "low";
// synopsys translate_on

assign done = \done~output_o ;

assign SRAM_A_L0[0] = \SRAM_A_L0[0]~output_o ;

assign SRAM_A_L0[1] = \SRAM_A_L0[1]~output_o ;

assign SRAM_A_L0[2] = \SRAM_A_L0[2]~output_o ;

assign SRAM_A_L0[3] = \SRAM_A_L0[3]~output_o ;

assign SRAM_A_L0[4] = \SRAM_A_L0[4]~output_o ;

assign SRAM_A_L0[5] = \SRAM_A_L0[5]~output_o ;

assign SRAM_A_L0[6] = \SRAM_A_L0[6]~output_o ;

assign SRAM_A_L0[7] = \SRAM_A_L0[7]~output_o ;

assign SRAM_A_L0[8] = \SRAM_A_L0[8]~output_o ;

assign SRAM_A_L0[9] = \SRAM_A_L0[9]~output_o ;

assign SRAM_A_L0[10] = \SRAM_A_L0[10]~output_o ;

assign SRAM_A_L0[11] = \SRAM_A_L0[11]~output_o ;

assign SRAM_D_L0[0] = \SRAM_D_L0[0]~output_o ;

assign SRAM_D_L0[1] = \SRAM_D_L0[1]~output_o ;

assign SRAM_D_L0[2] = \SRAM_D_L0[2]~output_o ;

assign SRAM_D_L0[3] = \SRAM_D_L0[3]~output_o ;

assign SRAM_D_L0[4] = \SRAM_D_L0[4]~output_o ;

assign SRAM_D_L0[5] = \SRAM_D_L0[5]~output_o ;

assign SRAM_D_L0[6] = \SRAM_D_L0[6]~output_o ;

assign SRAM_D_L0[7] = \SRAM_D_L0[7]~output_o ;

assign SRAM_D_L0[8] = \SRAM_D_L0[8]~output_o ;

assign SRAM_D_L0[9] = \SRAM_D_L0[9]~output_o ;

assign SRAM_D_L0[10] = \SRAM_D_L0[10]~output_o ;

assign SRAM_D_L0[11] = \SRAM_D_L0[11]~output_o ;

assign SRAM_D_L0[12] = \SRAM_D_L0[12]~output_o ;

assign SRAM_D_L0[13] = \SRAM_D_L0[13]~output_o ;

assign SRAM_D_L0[14] = \SRAM_D_L0[14]~output_o ;

assign SRAM_D_L0[15] = \SRAM_D_L0[15]~output_o ;

assign SRAM_ceb_L0 = \SRAM_ceb_L0~output_o ;

assign SRAM_web_L0 = \SRAM_web_L0~output_o ;

assign SRAM_A_L1[0] = \SRAM_A_L1[0]~output_o ;

assign SRAM_A_L1[1] = \SRAM_A_L1[1]~output_o ;

assign SRAM_A_L1[2] = \SRAM_A_L1[2]~output_o ;

assign SRAM_A_L1[3] = \SRAM_A_L1[3]~output_o ;

assign SRAM_A_L1[4] = \SRAM_A_L1[4]~output_o ;

assign SRAM_A_L1[5] = \SRAM_A_L1[5]~output_o ;

assign SRAM_A_L1[6] = \SRAM_A_L1[6]~output_o ;

assign SRAM_A_L1[7] = \SRAM_A_L1[7]~output_o ;

assign SRAM_A_L1[8] = \SRAM_A_L1[8]~output_o ;

assign SRAM_A_L1[9] = \SRAM_A_L1[9]~output_o ;

assign SRAM_A_L1[10] = \SRAM_A_L1[10]~output_o ;

assign SRAM_A_L1[11] = \SRAM_A_L1[11]~output_o ;

assign SRAM_D_L1[0] = \SRAM_D_L1[0]~output_o ;

assign SRAM_D_L1[1] = \SRAM_D_L1[1]~output_o ;

assign SRAM_D_L1[2] = \SRAM_D_L1[2]~output_o ;

assign SRAM_D_L1[3] = \SRAM_D_L1[3]~output_o ;

assign SRAM_D_L1[4] = \SRAM_D_L1[4]~output_o ;

assign SRAM_D_L1[5] = \SRAM_D_L1[5]~output_o ;

assign SRAM_D_L1[6] = \SRAM_D_L1[6]~output_o ;

assign SRAM_D_L1[7] = \SRAM_D_L1[7]~output_o ;

assign SRAM_D_L1[8] = \SRAM_D_L1[8]~output_o ;

assign SRAM_D_L1[9] = \SRAM_D_L1[9]~output_o ;

assign SRAM_D_L1[10] = \SRAM_D_L1[10]~output_o ;

assign SRAM_D_L1[11] = \SRAM_D_L1[11]~output_o ;

assign SRAM_D_L1[12] = \SRAM_D_L1[12]~output_o ;

assign SRAM_D_L1[13] = \SRAM_D_L1[13]~output_o ;

assign SRAM_D_L1[14] = \SRAM_D_L1[14]~output_o ;

assign SRAM_D_L1[15] = \SRAM_D_L1[15]~output_o ;

assign SRAM_ceb_L1 = \SRAM_ceb_L1~output_o ;

assign SRAM_web_L1 = \SRAM_web_L1~output_o ;

assign ROM_A_IMG[0] = \ROM_A_IMG[0]~output_o ;

assign ROM_A_IMG[1] = \ROM_A_IMG[1]~output_o ;

assign ROM_A_IMG[2] = \ROM_A_IMG[2]~output_o ;

assign ROM_A_IMG[3] = \ROM_A_IMG[3]~output_o ;

assign ROM_A_IMG[4] = \ROM_A_IMG[4]~output_o ;

assign ROM_A_IMG[5] = \ROM_A_IMG[5]~output_o ;

assign ROM_A_IMG[6] = \ROM_A_IMG[6]~output_o ;

assign ROM_A_IMG[7] = \ROM_A_IMG[7]~output_o ;

assign ROM_A_IMG[8] = \ROM_A_IMG[8]~output_o ;

assign ROM_A_IMG[9] = \ROM_A_IMG[9]~output_o ;

assign ROM_A_IMG[10] = \ROM_A_IMG[10]~output_o ;

assign ROM_A_IMG[11] = \ROM_A_IMG[11]~output_o ;

assign ROM_rd_IMG = \ROM_rd_IMG~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
