#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Feb 27 21:01:21 2023
# Process ID: 9124
# Current directory: C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1
# Command line: vivado.exe -log design_1_PmodESP32_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PmodESP32_0_0.tcl
# Log file: C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1/design_1_PmodESP32_0_0.vds
# Journal file: C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1\vivado.jou
# Running On: DESKTOP-OFMRNTP, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16862 MB
#-----------------------------------------------------------
source design_1_PmodESP32_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1429.613 ; gain = 156.527
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/vivado-library-master1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PmodESP32_0_0
Command: synth_design -top design_1_PmodESP32_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19520
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2282.629 ; gain = 408.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_PmodESP32_0_0' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/synth/design_1_PmodESP32_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PmodESP32' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ipshared/e695/src/PmodESP32.v:12]
INFO: [Synth 8-638] synthesizing module 'PmodESP32_axi_gpio_0_0' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_gpio_0_0/synth/PmodESP32_axi_gpio_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_gpio_0_0/synth/PmodESP32_axi_gpio_0_0.vhd:182]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'PmodESP32_axi_gpio_0_0' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_gpio_0_0/synth/PmodESP32_axi_gpio_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'PmodESP32_axi_uartlite_0_0' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_uartlite_0_0/synth/PmodESP32_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_uartlite_0_0/synth/PmodESP32_axi_uartlite_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'PmodESP32_axi_uartlite_0_0' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_uartlite_0_0/synth/PmodESP32_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'PmodESP32_pmod_bridge_0_0' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_pmod_bridge_0_0/synth/PmodESP32_pmod_bridge_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pmod_concat' [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pmod_concat' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:12]
INFO: [Synth 8-6155] done synthesizing module 'PmodESP32_pmod_bridge_0_0' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_pmod_bridge_0_0/synth/PmodESP32_pmod_bridge_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'PmodESP32' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ipshared/e695/src/PmodESP32.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PmodESP32_0_0' (0#1) [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/synth/design_1_PmodESP32_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-3848] Net in_top_bus_I in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:84]
WARNING: [Synth 8-3848] Net in_top_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:90]
WARNING: [Synth 8-3848] Net in_bottom_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:97]
WARNING: [Synth 8-3848] Net in_bottom_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:100]
WARNING: [Synth 8-3848] Net in0_I in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:104]
WARNING: [Synth 8-3848] Net in1_I in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:105]
WARNING: [Synth 8-3848] Net in3_I in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:107]
WARNING: [Synth 8-3848] Net in4_I in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:108]
WARNING: [Synth 8-3848] Net in5_I in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:109]
WARNING: [Synth 8-3848] Net in6_I in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:110]
WARNING: [Synth 8-3848] Net in7_I in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:111]
WARNING: [Synth 8-3848] Net out2_O in module/entity pmod_concat does not have driver. [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/ipshared/ff0e/src/pmod_concat.v:139]
WARNING: [Synth 8-7129] Port in_top_bus_I[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_I[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_I[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_I[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in3_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in4_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in5_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in6_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in7_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port out2_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_O[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_O[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_T[3] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_T[2] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_top_i2c_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_uart_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_O[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_O[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_T[1] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_bottom_i2c_gpio_bus_T[0] in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in3_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in4_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in5_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in6_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in7_O in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in1_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in2_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in3_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in4_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in5_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in6_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port in7_T in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port out1_I in module pmod_concat is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module slave_attachment__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[31] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[30] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[29] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[28] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[27] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[26] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[25] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[24] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[23] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[22] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[21] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[20] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[19] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[18] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[17] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[16] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[15] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[14] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[13] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[12] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[11] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[10] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[9] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[8] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[7] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[6] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[5] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[4] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[3] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[2] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_cs in module uartlite_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_in in module cdc_sync__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2398.785 ; gain = 524.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2416.699 ; gain = 542.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2416.699 ; gain = 542.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2428.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_gpio_0_0/PmodESP32_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_gpio_0_0/PmodESP32_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_gpio_0_0/PmodESP32_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_gpio_0_0/PmodESP32_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_uartlite_0_0/PmodESP32_axi_uartlite_0_0_board.xdc] for cell 'inst/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_uartlite_0_0/PmodESP32_axi_uartlite_0_0_board.xdc] for cell 'inst/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_uartlite_0_0/PmodESP32_axi_uartlite_0_0.xdc] for cell 'inst/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_axi_uartlite_0_0/PmodESP32_axi_uartlite_0_0.xdc] for cell 'inst/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_pmod_bridge_0_0/PmodESP32_pmod_bridge_0_0_board.xdc] for cell 'inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/src/PmodESP32_pmod_bridge_0_0/PmodESP32_pmod_bridge_0_0_board.xdc] for cell 'inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/design_1_PmodESP32_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.gen/sources_1/bd/design_1/ip/design_1_PmodESP32_0_0/design_1_PmodESP32_0_0_board.xdc] for cell 'inst'
Parsing XDC File [C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_PmodESP32_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_PmodESP32_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2529.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  FDR => FDRE: 42 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2529.418 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/pmod_bridge_0/inst. (constraint file  C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1/dont_touch.xdc, line 23).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_uartlite_0/U0. (constraint file  C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1/dont_touch.xdc, line 30).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_0/U0. (constraint file  C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1/dont_touch.xdc, line 38).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pmod_bridge_0. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/axi_gpio_0/U0/gpio_core_1/GPIO2_IO_T[0]. (constraint file  auto generated constraint).
Applied set_property KEEP = true for inst/axi_gpio_0/U0/gpio_core_1/GPIO_IO_T[1]. (constraint file  auto generated constraint).
WARNING: set_property KEEP could not find object (constraint file  auto generated constraint, line ).
WARNING: set_property KEEP could not find object (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 99    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 14    
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 158   
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_uartlite | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     4|
|2     |LUT2   |    24|
|3     |LUT3   |    28|
|4     |LUT4   |    51|
|5     |LUT5   |    62|
|6     |LUT6   |    53|
|7     |MUXF7  |     1|
|8     |SRL16E |    18|
|9     |FDR    |    28|
|10    |FDRE   |   193|
|11    |FDSE   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2529.418 ; gain = 654.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2529.418 ; gain = 542.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2529.418 ; gain = 654.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2529.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2529.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  FDR => FDRE: 28 instances

Synth Design complete, checksum: 1d16f84f
INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 2529.418 ; gain = 1050.082
INFO: [Common 17-1381] The checkpoint 'C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1/design_1_PmodESP32_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_PmodESP32_0_0, cache-ID = 01fe916121d48024
INFO: [Coretcl 2-1174] Renamed 33 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SaikotDasJoy/Desktop/Embedded_Electronics_B/project_28/project_28.runs/design_1_PmodESP32_0_0_synth_1/design_1_PmodESP32_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_PmodESP32_0_0_utilization_synth.rpt -pb design_1_PmodESP32_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 27 21:02:24 2023...
