// Seed: 2856831323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = id_6 - id_7 == id_3;
  initial $display;
  assign id_4 = -1'd0 * id_3;
  assign id_6 = (id_6) | 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wand id_7,
    input logic id_8
);
  generate
    logic [7:0] id_10;
    wire id_11;
  endgenerate
  wire id_12;
  final @(id_8) id_10[1] = id_10;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12
  );
endmodule
