0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab5-Latches_FlipFlops/lab5_1_2/SRGatedLatch/SRGatedLatch.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab5-Latches_FlipFlops/lab5_1_2/SR_gated_latch_dataflow.v,1553191713,verilog,,C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab5-Latches_FlipFlops/lab5_1_2/SR_gated_latch_dataflow_tb.v,,SR_gated_latch_dataflow,,,,,,,,
C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab5-Latches_FlipFlops/lab5_1_2/SR_gated_latch_dataflow_tb.v,1553191713,verilog,,,,SR_gated_latch_dataflow_tb,,,,,,,,
