Synthesizing design: brightnessFilter.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg50/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { brightnessFilter.sv}
Running PRESTO HDLC
Compiling source file ./source/brightnessFilter.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate brightnessFilter -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'brightnessFilter'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 23 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'brightnessFilter'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'brightnessFilter' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'brightnessFilter_DW01_add_0'
  Processing 'brightnessFilter_DW01_add_1'
  Processing 'brightnessFilter_DW01_add_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'brightnessFilter'
  Mapping 'brightnessFilter'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   32184.0      0.00       0.0       0.0                          
    0:00:00   31968.0      0.00       0.0       0.0                          
    0:00:00   31968.0      0.00       0.0       0.0                          
    0:00:00   31968.0      0.00       0.0       0.0                          
    0:00:00   31968.0      0.00       0.0       0.0                          
    0:00:00   31968.0      0.00       0.0       0.0                          
    0:00:00   31968.0      0.00       0.0       0.0                          
    0:00:00   31968.0      0.00       0.0       0.0                          
    0:00:00   31968.0      0.00       0.0       0.0                          
    0:00:00   31968.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/brightnessFilter.rep
report_area >> reports/brightnessFilter.rep
report_power -hier >> reports/brightnessFilter.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/brightnessFilter.v"
Writing verilog file '/home/ecegrid/a/mg50/Documents/ece_337_project/mapped/brightnessFilter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Wed Dec 16 21:33:59 2015
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     35
    Unconnected ports (LINT-28)                                    20
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      8

Cells                                                              12
    Connected to power or ground (LINT-32)                          9
    Nets connected to multiple pins on same cell (LINT-33)          3
--------------------------------------------------------------------------------

Warning: In design 'brightnessFilter', port 'in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', port 'in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_0', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_0', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_1', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_2', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_2', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[24]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[25]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[26]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[27]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[28]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[29]'. (LINT-31)
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to output port 'result[30]'. (LINT-31)
Warning: In design 'brightnessFilter', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_32' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_30' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'brightnessFilter', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'brightnessFilter', the same net is connected to more than one pin on submodule 'add_32'. (LINT-33)
   Net 'n7' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'brightnessFilter', the same net is connected to more than one pin on submodule 'add_30'. (LINT-33)
   Net 'n8' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'brightnessFilter', the same net is connected to more than one pin on submodule 'add_29'. (LINT-33)
   Net 'n9' is connected to pins 'A[8]', 'B[8]'', 'CI'.
Warning: In design 'brightnessFilter', output port 'result[31]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[30]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[29]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[28]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[27]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[26]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[25]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'brightnessFilter', output port 'result[24]' is connected directly to 'logic 1'. (LINT-52)
quit

Thank you...
Done


