<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AccuracyReconfigurable_CLA_Adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="AR_CLA_1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AR_CLA_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AR_CLA_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AR_CLA_1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AR_CLA_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="AR_CLA_1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AR_CLA_1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="AR_CLA_1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="AR_CLA_1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="AR_CLA_1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AR_CLA_1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="AR_CLA_1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AR_CLA_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AR_CLA_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="AR_CLA_1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="AR_CLA_1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="AR_CLA_1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="AR_CLA_1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AR_CLA_1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AR_CLA_1_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AR_CLA_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="AR_CLA_1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AR_CLA_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AR_CLA_1_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AR_CLA_1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AR_CLA_1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AR_CLA_1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="AR_CLA_1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AR_CLA_1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AR_CLA_1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="AR_CLA_1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="AR_CLA_1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AR_CLA_1_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AR_CLA_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AR_CLA_1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="AR_CLA_1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="AR_CLA_1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AR_CLA_1_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="AR_CLA_2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AR_CLA_2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AR_CLA_2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AR_CLA_2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AR_CLA_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="AR_CLA_2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AR_CLA_2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="AR_CLA_2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="AR_CLA_2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AR_CLA_2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AR_CLA_2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AR_CLA_2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="AR_CLA_2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="AR_CLA_2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="AR_CLA_2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AR_CLA_2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AR_CLA_2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="AR_CLA_2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AR_CLA_2_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AR_CLA_2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="AR_CLA_2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="AR_CLA_2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="AR_CLA_2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="AR_CLA_2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="AR_CLA_2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AR_CLA_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AR_CLA_2_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AR_CLA_2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AR_CLA_32bit_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AR_CLA_32bit_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AR_CLA_32bit_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AR_CLA_32bit_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AR_CLA_32bit_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AR_CLA_32bit_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AR_CLA_32bit_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AR_CLA_32bit_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AR_CLA_32bit_1_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AR_CLA_32bit_1_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AR_CLA_32bit_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AR_CLA_32bit_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AR_CLA_32bit_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AR_CLA_32bit_2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AR_CLA_32bit_2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AR_CLA_32bit_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AR_CLA_32bit_2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AR_CLA_32bit_2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AR_CLA_32bit_2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AR_CLA_32bit_2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AR_CLA_32bit_2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AR_CLA_32bit_2_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AR_CLA_32bit_2_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AR_CLA_32bit_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AR_CLA_32bit_2_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AR_CLA_32bit_2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Adder_segment_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Adder_segment_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Adder_segment_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Adder_segment_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_segment_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder_segment_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Adder_segment_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Adder_segment_1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Adder_segment_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_segment_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder_segment_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_segment_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Adder_segment_2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Adder_segment_2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Adder_segment_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Adder_segment_2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_segment_2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder_segment_2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Adder_segment_2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Adder_segment_2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder_segment_2_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Adder_segment_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_segment_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder_segment_2_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_segment_2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CG_unit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CG_unit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CG_unit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CG_unit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CG_unit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CG_unit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CG_unit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CG_unit.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CG_unit2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CG_unit2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CG_unit2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CG_unit2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CG_unit2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CG_unit2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CG_unit2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CG_unit2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CG_unit2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CG_unit2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CG_unit2_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CG_unit2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CG_unit_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CG_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CG_unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CG_unit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CG_unit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PG_unit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PG_unit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PG_unit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PG_unit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PG_unit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PG_unit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PG_unit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PG_unit.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PG_unit2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PG_unit2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PG_unit2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PG_unit2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PG_unit2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PG_unit2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PG_unit2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PG_unit2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PG_unit2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PG_unit2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PG_unit2_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PG_unit2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PG_unit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PG_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PG_unit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PG_unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PG_unit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PG_unit_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SG_unit2_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SG_unit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SG_unit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1617018474" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1617018474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626852129" xil_pn:in_ck="-7977275154620464350" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1626852129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AR_CLA_1.v"/>
      <outfile xil_pn:name="AR_CLA_2.v"/>
      <outfile xil_pn:name="AR_CLA_32bit_1.v"/>
      <outfile xil_pn:name="AR_CLA_32bit_2.v"/>
      <outfile xil_pn:name="Adder_segment_1.v"/>
      <outfile xil_pn:name="Adder_segment_2.v"/>
      <outfile xil_pn:name="CG_unit.v"/>
      <outfile xil_pn:name="CG_unit2.v"/>
      <outfile xil_pn:name="CSL_unit2.v"/>
      <outfile xil_pn:name="PG_unit.v"/>
      <outfile xil_pn:name="PG_unit2.v"/>
      <outfile xil_pn:name="SG_unit.v"/>
      <outfile xil_pn:name="SG_unit2.v"/>
    </transform>
    <transform xil_pn:end_ts="1626852222" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5866413887179354487" xil_pn:start_ts="1626852222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626852222" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7926593409028074053" xil_pn:start_ts="1626852222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626854593" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5892030677622348614" xil_pn:start_ts="1626854593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626852129" xil_pn:in_ck="-7977275154620464350" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1626852129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AR_CLA_1.v"/>
      <outfile xil_pn:name="AR_CLA_2.v"/>
      <outfile xil_pn:name="AR_CLA_32bit_1.v"/>
      <outfile xil_pn:name="AR_CLA_32bit_2.v"/>
      <outfile xil_pn:name="Adder_segment_1.v"/>
      <outfile xil_pn:name="Adder_segment_2.v"/>
      <outfile xil_pn:name="CG_unit.v"/>
      <outfile xil_pn:name="CG_unit2.v"/>
      <outfile xil_pn:name="CSL_unit2.v"/>
      <outfile xil_pn:name="PG_unit.v"/>
      <outfile xil_pn:name="PG_unit2.v"/>
      <outfile xil_pn:name="SG_unit.v"/>
      <outfile xil_pn:name="SG_unit2.v"/>
    </transform>
    <transform xil_pn:end_ts="1626852228" xil_pn:in_ck="-7977275154620464350" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1474725600621125669" xil_pn:start_ts="1626852222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AR_CLA_1_beh.prj"/>
      <outfile xil_pn:name="AR_CLA_1_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1626854594" xil_pn:in_ck="-1360106021333943121" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1005266589728802078" xil_pn:start_ts="1626854593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AR_CLA_1_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1616830778" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1616830778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626854109" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5210312417932464251" xil_pn:start_ts="1626854109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626854109" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5892030677622348614" xil_pn:start_ts="1626854109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626854109" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1626854109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626854109" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5866413887179354487" xil_pn:start_ts="1626854109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626854109" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-470298230647412060" xil_pn:start_ts="1626854109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626854109" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3768747819680654960" xil_pn:start_ts="1626854109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626854132" xil_pn:in_ck="-7977275154620464350" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4640892987915393027" xil_pn:start_ts="1626854109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AR_CLA_1.lso"/>
      <outfile xil_pn:name="AR_CLA_1.ngc"/>
      <outfile xil_pn:name="AR_CLA_1.ngr"/>
      <outfile xil_pn:name="AR_CLA_1.prj"/>
      <outfile xil_pn:name="AR_CLA_1.stx"/>
      <outfile xil_pn:name="AR_CLA_1.syr"/>
      <outfile xil_pn:name="AR_CLA_1.xst"/>
      <outfile xil_pn:name="AR_CLA_1_beh.prj"/>
      <outfile xil_pn:name="AR_CLA_1_stx_beh.prj"/>
      <outfile xil_pn:name="AR_CLA_1_xst.xrpt"/>
      <outfile xil_pn:name="Adder_segment_1.ngr"/>
      <outfile xil_pn:name="CG_unit.ngr"/>
      <outfile xil_pn:name="PG_unit.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1626854205" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892020669589428" xil_pn:start_ts="1626854205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626854220" xil_pn:in_ck="-2627126018755624365" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4784253258882652209" xil_pn:start_ts="1626854205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AR_CLA_1.bld"/>
      <outfile xil_pn:name="AR_CLA_1.ngd"/>
      <outfile xil_pn:name="AR_CLA_1_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1626854297" xil_pn:in_ck="5268038425051372147" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="5014289315540467850" xil_pn:start_ts="1626854220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AR_CLA_1.pcf"/>
      <outfile xil_pn:name="AR_CLA_1_map.map"/>
      <outfile xil_pn:name="AR_CLA_1_map.mrp"/>
      <outfile xil_pn:name="AR_CLA_1_map.ncd"/>
      <outfile xil_pn:name="AR_CLA_1_map.ngm"/>
      <outfile xil_pn:name="AR_CLA_1_map.xrpt"/>
      <outfile xil_pn:name="AR_CLA_1_summary.xml"/>
      <outfile xil_pn:name="AR_CLA_1_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1626854485" xil_pn:in_ck="9214538232883167397" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-1045558837770552960" xil_pn:start_ts="1626854297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AR_CLA_1.ncd"/>
      <outfile xil_pn:name="AR_CLA_1.pad"/>
      <outfile xil_pn:name="AR_CLA_1.par"/>
      <outfile xil_pn:name="AR_CLA_1.ptwx"/>
      <outfile xil_pn:name="AR_CLA_1.unroutes"/>
      <outfile xil_pn:name="AR_CLA_1.xpi"/>
      <outfile xil_pn:name="AR_CLA_1_pad.csv"/>
      <outfile xil_pn:name="AR_CLA_1_pad.txt"/>
      <outfile xil_pn:name="AR_CLA_1_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1626854528" xil_pn:in_ck="6467551335771976555" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1626854525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626854530" xil_pn:in_ck="6467551335771976555" xil_pn:name="TRAN_XPower_virtex6" xil_pn:prop_ck="-6466296427045857004" xil_pn:start_ts="1626854530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626854485" xil_pn:in_ck="6467551335771976555" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1626854440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AR_CLA_1.twr"/>
      <outfile xil_pn:name="AR_CLA_1.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
