{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 12:34:36 2006 " "Info: Processing started: Fri Sep 29 12:34:36 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC_CLK " "Info: Assuming node \"ENC_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ENC_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCK " "Info: Assuming node \"SCK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\] register FD\[13\]~reg0 121.34 MHz 8.241 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 121.34 MHz between source register \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\]\" and destination register \"FD\[13\]~reg0\" (period= 8.241 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.024 ns + Longest register register " "Info: + Longest register to register delay is 8.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\] 1 REG LCFF_X19_Y6_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N9; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.545 ns) 1.513 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~70 2 COMB LCCOMB_X20_Y3_N28 1 " "Info: 2: + IC(0.968 ns) + CELL(0.545 ns) = 1.513 ns; Loc. = LCCOMB_X20_Y3_N28; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~70'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.513 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 1.985 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~71 3 COMB LCCOMB_X20_Y3_N22 1 " "Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.985 ns; Loc. = LCCOMB_X20_Y3_N22; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~71'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.472 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.491 ns) 2.780 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0 4 COMB LCCOMB_X20_Y3_N30 6 " "Info: 4: + IC(0.304 ns) + CELL(0.491 ns) = 2.780 ns; Loc. = LCCOMB_X20_Y3_N30; Fanout = 6; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.795 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.178 ns) 4.098 ns FD\[11\]~575 5 COMB LCCOMB_X14_Y3_N30 2 " "Info: 5: + IC(1.140 ns) + CELL(0.178 ns) = 4.098 ns; Loc. = LCCOMB_X14_Y3_N30; Fanout = 2; COMB Node = 'FD\[11\]~575'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.318 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[11]~575 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.178 ns) 5.846 ns FD\[11\]~576 6 COMB LCCOMB_X6_Y6_N0 16 " "Info: 6: + IC(1.570 ns) + CELL(0.178 ns) = 5.846 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 16; COMB Node = 'FD\[11\]~576'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.748 ns" { FD[11]~575 FD[11]~576 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.758 ns) 8.024 ns FD\[13\]~reg0 7 REG LCFF_X12_Y3_N9 1 " "Info: 7: + IC(1.420 ns) + CELL(0.758 ns) = 8.024 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 1; REG Node = 'FD\[13\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.178 ns" { FD[11]~576 FD[13]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.328 ns ( 29.01 % ) " "Info: Total cell delay = 2.328 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.696 ns ( 70.99 % ) " "Info: Total interconnect delay = 5.696 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.024 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[11]~575 FD[11]~576 FD[13]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.024 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[11]~575 FD[11]~576 FD[13]~reg0 } { 0.000ns 0.968ns 0.294ns 0.304ns 1.140ns 1.570ns 1.420ns } { 0.000ns 0.545ns 0.178ns 0.491ns 0.178ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.022 ns - Smallest " "Info: - Smallest clock skew is 0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.562 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 2.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.562 ns FD\[13\]~reg0 3 REG LCFF_X12_Y3_N9 1 " "Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.562 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 1; REG Node = 'FD\[13\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.376 ns" { IFCLK~clkctrl FD[13]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.72 % ) " "Info: Total cell delay = 1.658 ns ( 64.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.904 ns ( 35.28 % ) " "Info: Total interconnect delay = 0.904 ns ( 35.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { IFCLK IFCLK~clkctrl FD[13]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[13]~reg0 } { 0.000ns 0.000ns 0.130ns 0.774ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.540 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.602 ns) 2.540 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\] 3 REG LCFF_X19_Y6_N9 2 " "Info: 3: + IC(0.752 ns) + CELL(0.602 ns) = 2.540 ns; Loc. = LCFF_X19_Y6_N9; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.354 ns" { IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 65.28 % ) " "Info: Total cell delay = 1.658 ns ( 65.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.882 ns ( 34.72 % ) " "Info: Total interconnect delay = 0.882 ns ( 34.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.540 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.540 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } { 0.000ns 0.000ns 0.130ns 0.752ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { IFCLK IFCLK~clkctrl FD[13]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[13]~reg0 } { 0.000ns 0.000ns 0.130ns 0.774ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.540 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.540 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } { 0.000ns 0.000ns 0.130ns 0.752ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 374 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.024 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[11]~575 FD[11]~576 FD[13]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.024 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[11]~575 FD[11]~576 FD[13]~reg0 } { 0.000ns 0.968ns 0.294ns 0.304ns 1.140ns 1.570ns 1.420ns } { 0.000ns 0.545ns 0.178ns 0.491ns 0.178ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { IFCLK IFCLK~clkctrl FD[13]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[13]~reg0 } { 0.000ns 0.000ns 0.130ns 0.774ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.540 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.540 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } { 0.000ns 0.000ns 0.130ns 0.752ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC_CLK register cic_decim:cic_i\|differentiator\[2\]\[0\] register cic_decim:cic_i\|pipeline\[2\]\[43\] 140.41 MHz 7.122 ns Internal " "Info: Clock \"ENC_CLK\" has Internal fmax of 140.41 MHz between source register \"cic_decim:cic_i\|differentiator\[2\]\[0\]\" and destination register \"cic_decim:cic_i\|pipeline\[2\]\[43\]\" (period= 7.122 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.703 ns + Longest register register " "Info: + Longest register to register delay is 6.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cic_decim:cic_i\|differentiator\[2\]\[0\] 1 REG LCFF_X25_Y7_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'cic_decim:cic_i\|differentiator\[2\]\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { cic_decim:cic_i|differentiator[2][0] } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.517 ns) 2.345 ns cic_decim:cic_i\|pipeline\[2\]\[0\]~1871 2 COMB LCCOMB_X14_Y11_N4 2 " "Info: 2: + IC(1.828 ns) + CELL(0.517 ns) = 2.345 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[0\]~1871'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.345 ns" { cic_decim:cic_i|differentiator[2][0] cic_decim:cic_i|pipeline[2][0]~1871 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.425 ns cic_decim:cic_i\|pipeline\[2\]\[1\]~1872 3 COMB LCCOMB_X14_Y11_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.425 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[1\]~1872'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][0]~1871 cic_decim:cic_i|pipeline[2][1]~1872 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.505 ns cic_decim:cic_i\|pipeline\[2\]\[2\]~1873 4 COMB LCCOMB_X14_Y11_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.505 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[2\]~1873'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][1]~1872 cic_decim:cic_i|pipeline[2][2]~1873 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.585 ns cic_decim:cic_i\|pipeline\[2\]\[3\]~1874 5 COMB LCCOMB_X14_Y11_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.585 ns; Loc. = LCCOMB_X14_Y11_N10; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[3\]~1874'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][2]~1873 cic_decim:cic_i|pipeline[2][3]~1874 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.665 ns cic_decim:cic_i\|pipeline\[2\]\[4\]~1875 6 COMB LCCOMB_X14_Y11_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.665 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[4\]~1875'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][3]~1874 cic_decim:cic_i|pipeline[2][4]~1875 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.839 ns cic_decim:cic_i\|pipeline\[2\]\[5\]~1876 7 COMB LCCOMB_X14_Y11_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 2.839 ns; Loc. = LCCOMB_X14_Y11_N14; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[5\]~1876'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { cic_decim:cic_i|pipeline[2][4]~1875 cic_decim:cic_i|pipeline[2][5]~1876 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.919 ns cic_decim:cic_i\|pipeline\[2\]\[6\]~1877 8 COMB LCCOMB_X14_Y11_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.919 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[6\]~1877'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][5]~1876 cic_decim:cic_i|pipeline[2][6]~1877 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.999 ns cic_decim:cic_i\|pipeline\[2\]\[7\]~1878 9 COMB LCCOMB_X14_Y11_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.999 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[7\]~1878'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][6]~1877 cic_decim:cic_i|pipeline[2][7]~1878 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.079 ns cic_decim:cic_i\|pipeline\[2\]\[8\]~1879 10 COMB LCCOMB_X14_Y11_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.079 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[8\]~1879'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][7]~1878 cic_decim:cic_i|pipeline[2][8]~1879 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.159 ns cic_decim:cic_i\|pipeline\[2\]\[9\]~1880 11 COMB LCCOMB_X14_Y11_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.159 ns; Loc. = LCCOMB_X14_Y11_N22; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[9\]~1880'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][8]~1879 cic_decim:cic_i|pipeline[2][9]~1880 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.239 ns cic_decim:cic_i\|pipeline\[2\]\[10\]~1881 12 COMB LCCOMB_X14_Y11_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.239 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[10\]~1881'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][9]~1880 cic_decim:cic_i|pipeline[2][10]~1881 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.319 ns cic_decim:cic_i\|pipeline\[2\]\[11\]~1882 13 COMB LCCOMB_X14_Y11_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.319 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[11\]~1882'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][10]~1881 cic_decim:cic_i|pipeline[2][11]~1882 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.399 ns cic_decim:cic_i\|pipeline\[2\]\[12\]~1883 14 COMB LCCOMB_X14_Y11_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.399 ns; Loc. = LCCOMB_X14_Y11_N28; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[12\]~1883'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][11]~1882 cic_decim:cic_i|pipeline[2][12]~1883 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.560 ns cic_decim:cic_i\|pipeline\[2\]\[13\]~1884 15 COMB LCCOMB_X14_Y11_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.161 ns) = 3.560 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[13\]~1884'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { cic_decim:cic_i|pipeline[2][12]~1883 cic_decim:cic_i|pipeline[2][13]~1884 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.640 ns cic_decim:cic_i\|pipeline\[2\]\[14\]~1885 16 COMB LCCOMB_X14_Y10_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.640 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[14\]~1885'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][13]~1884 cic_decim:cic_i|pipeline[2][14]~1885 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.720 ns cic_decim:cic_i\|pipeline\[2\]\[15\]~1886 17 COMB LCCOMB_X14_Y10_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.720 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[15\]~1886'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][14]~1885 cic_decim:cic_i|pipeline[2][15]~1886 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.800 ns cic_decim:cic_i\|pipeline\[2\]\[16\]~1887 18 COMB LCCOMB_X14_Y10_N4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.800 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[16\]~1887'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][15]~1886 cic_decim:cic_i|pipeline[2][16]~1887 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.880 ns cic_decim:cic_i\|pipeline\[2\]\[17\]~1888 19 COMB LCCOMB_X14_Y10_N6 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.880 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[17\]~1888'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][16]~1887 cic_decim:cic_i|pipeline[2][17]~1888 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.960 ns cic_decim:cic_i\|pipeline\[2\]\[18\]~1889 20 COMB LCCOMB_X14_Y10_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.960 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[18\]~1889'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][17]~1888 cic_decim:cic_i|pipeline[2][18]~1889 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.040 ns cic_decim:cic_i\|pipeline\[2\]\[19\]~1890 21 COMB LCCOMB_X14_Y10_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 4.040 ns; Loc. = LCCOMB_X14_Y10_N10; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[19\]~1890'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][18]~1889 cic_decim:cic_i|pipeline[2][19]~1890 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.120 ns cic_decim:cic_i\|pipeline\[2\]\[20\]~1891 22 COMB LCCOMB_X14_Y10_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 4.120 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[20\]~1891'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][19]~1890 cic_decim:cic_i|pipeline[2][20]~1891 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.294 ns cic_decim:cic_i\|pipeline\[2\]\[21\]~1892 23 COMB LCCOMB_X14_Y10_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.174 ns) = 4.294 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[21\]~1892'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { cic_decim:cic_i|pipeline[2][20]~1891 cic_decim:cic_i|pipeline[2][21]~1892 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.374 ns cic_decim:cic_i\|pipeline\[2\]\[22\]~1893 24 COMB LCCOMB_X14_Y10_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.374 ns; Loc. = LCCOMB_X14_Y10_N16; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[22\]~1893'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][21]~1892 cic_decim:cic_i|pipeline[2][22]~1893 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.454 ns cic_decim:cic_i\|pipeline\[2\]\[23\]~1894 25 COMB LCCOMB_X14_Y10_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 4.454 ns; Loc. = LCCOMB_X14_Y10_N18; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[23\]~1894'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][22]~1893 cic_decim:cic_i|pipeline[2][23]~1894 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.534 ns cic_decim:cic_i\|pipeline\[2\]\[24\]~1895 26 COMB LCCOMB_X14_Y10_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.534 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[24\]~1895'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][23]~1894 cic_decim:cic_i|pipeline[2][24]~1895 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.614 ns cic_decim:cic_i\|pipeline\[2\]\[25\]~1896 27 COMB LCCOMB_X14_Y10_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.614 ns; Loc. = LCCOMB_X14_Y10_N22; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[25\]~1896'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][24]~1895 cic_decim:cic_i|pipeline[2][25]~1896 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.694 ns cic_decim:cic_i\|pipeline\[2\]\[26\]~1897 28 COMB LCCOMB_X14_Y10_N24 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.694 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[26\]~1897'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][25]~1896 cic_decim:cic_i|pipeline[2][26]~1897 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.774 ns cic_decim:cic_i\|pipeline\[2\]\[27\]~1898 29 COMB LCCOMB_X14_Y10_N26 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 4.774 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[27\]~1898'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][26]~1897 cic_decim:cic_i|pipeline[2][27]~1898 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.854 ns cic_decim:cic_i\|pipeline\[2\]\[28\]~1899 30 COMB LCCOMB_X14_Y10_N28 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.854 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[28\]~1899'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][27]~1898 cic_decim:cic_i|pipeline[2][28]~1899 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 5.015 ns cic_decim:cic_i\|pipeline\[2\]\[29\]~1900 31 COMB LCCOMB_X14_Y10_N30 2 " "Info: 31: + IC(0.000 ns) + CELL(0.161 ns) = 5.015 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[29\]~1900'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { cic_decim:cic_i|pipeline[2][28]~1899 cic_decim:cic_i|pipeline[2][29]~1900 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.095 ns cic_decim:cic_i\|pipeline\[2\]\[30\]~1901 32 COMB LCCOMB_X14_Y9_N0 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 5.095 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[30\]~1901'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][29]~1900 cic_decim:cic_i|pipeline[2][30]~1901 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.175 ns cic_decim:cic_i\|pipeline\[2\]\[31\]~1902 33 COMB LCCOMB_X14_Y9_N2 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 5.175 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[31\]~1902'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][30]~1901 cic_decim:cic_i|pipeline[2][31]~1902 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.255 ns cic_decim:cic_i\|pipeline\[2\]\[32\]~1903 34 COMB LCCOMB_X14_Y9_N4 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 5.255 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[32\]~1903'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][31]~1902 cic_decim:cic_i|pipeline[2][32]~1903 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.335 ns cic_decim:cic_i\|pipeline\[2\]\[33\]~1904 35 COMB LCCOMB_X14_Y9_N6 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 5.335 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[33\]~1904'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][32]~1903 cic_decim:cic_i|pipeline[2][33]~1904 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.415 ns cic_decim:cic_i\|pipeline\[2\]\[34\]~1905 36 COMB LCCOMB_X14_Y9_N8 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 5.415 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[34\]~1905'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][33]~1904 cic_decim:cic_i|pipeline[2][34]~1905 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.495 ns cic_decim:cic_i\|pipeline\[2\]\[35\]~1906 37 COMB LCCOMB_X14_Y9_N10 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 5.495 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[35\]~1906'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][34]~1905 cic_decim:cic_i|pipeline[2][35]~1906 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.575 ns cic_decim:cic_i\|pipeline\[2\]\[36\]~1907 38 COMB LCCOMB_X14_Y9_N12 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 5.575 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[36\]~1907'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][35]~1906 cic_decim:cic_i|pipeline[2][36]~1907 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.749 ns cic_decim:cic_i\|pipeline\[2\]\[37\]~1908 39 COMB LCCOMB_X14_Y9_N14 2 " "Info: 39: + IC(0.000 ns) + CELL(0.174 ns) = 5.749 ns; Loc. = LCCOMB_X14_Y9_N14; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[37\]~1908'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { cic_decim:cic_i|pipeline[2][36]~1907 cic_decim:cic_i|pipeline[2][37]~1908 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.829 ns cic_decim:cic_i\|pipeline\[2\]\[38\]~1909 40 COMB LCCOMB_X14_Y9_N16 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 5.829 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[38\]~1909'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][37]~1908 cic_decim:cic_i|pipeline[2][38]~1909 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.909 ns cic_decim:cic_i\|pipeline\[2\]\[39\]~1910 41 COMB LCCOMB_X14_Y9_N18 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 5.909 ns; Loc. = LCCOMB_X14_Y9_N18; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[39\]~1910'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][38]~1909 cic_decim:cic_i|pipeline[2][39]~1910 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.989 ns cic_decim:cic_i\|pipeline\[2\]\[40\]~1911 42 COMB LCCOMB_X14_Y9_N20 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 5.989 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[40\]~1911'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][39]~1910 cic_decim:cic_i|pipeline[2][40]~1911 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.069 ns cic_decim:cic_i\|pipeline\[2\]\[41\]~1912 43 COMB LCCOMB_X14_Y9_N22 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 6.069 ns; Loc. = LCCOMB_X14_Y9_N22; Fanout = 2; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[41\]~1912'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][40]~1911 cic_decim:cic_i|pipeline[2][41]~1912 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.149 ns cic_decim:cic_i\|pipeline\[2\]\[42\]~1913 44 COMB LCCOMB_X14_Y9_N24 1 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 6.149 ns; Loc. = LCCOMB_X14_Y9_N24; Fanout = 1; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[42\]~1913'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { cic_decim:cic_i|pipeline[2][41]~1912 cic_decim:cic_i|pipeline[2][42]~1913 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.607 ns cic_decim:cic_i\|pipeline\[2\]\[43\]~1683 45 COMB LCCOMB_X14_Y9_N26 1 " "Info: 45: + IC(0.000 ns) + CELL(0.458 ns) = 6.607 ns; Loc. = LCCOMB_X14_Y9_N26; Fanout = 1; COMB Node = 'cic_decim:cic_i\|pipeline\[2\]\[43\]~1683'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { cic_decim:cic_i|pipeline[2][42]~1913 cic_decim:cic_i|pipeline[2][43]~1683 } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.703 ns cic_decim:cic_i\|pipeline\[2\]\[43\] 46 REG LCFF_X14_Y9_N27 2 " "Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 6.703 ns; Loc. = LCFF_X14_Y9_N27; Fanout = 2; REG Node = 'cic_decim:cic_i\|pipeline\[2\]\[43\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { cic_decim:cic_i|pipeline[2][43]~1683 cic_decim:cic_i|pipeline[2][43] } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.875 ns ( 72.73 % ) " "Info: Total cell delay = 4.875 ns ( 72.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.828 ns ( 27.27 % ) " "Info: Total interconnect delay = 1.828 ns ( 27.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.703 ns" { cic_decim:cic_i|differentiator[2][0] cic_decim:cic_i|pipeline[2][0]~1871 cic_decim:cic_i|pipeline[2][1]~1872 cic_decim:cic_i|pipeline[2][2]~1873 cic_decim:cic_i|pipeline[2][3]~1874 cic_decim:cic_i|pipeline[2][4]~1875 cic_decim:cic_i|pipeline[2][5]~1876 cic_decim:cic_i|pipeline[2][6]~1877 cic_decim:cic_i|pipeline[2][7]~1878 cic_decim:cic_i|pipeline[2][8]~1879 cic_decim:cic_i|pipeline[2][9]~1880 cic_decim:cic_i|pipeline[2][10]~1881 cic_decim:cic_i|pipeline[2][11]~1882 cic_decim:cic_i|pipeline[2][12]~1883 cic_decim:cic_i|pipeline[2][13]~1884 cic_decim:cic_i|pipeline[2][14]~1885 cic_decim:cic_i|pipeline[2][15]~1886 cic_decim:cic_i|pipeline[2][16]~1887 cic_decim:cic_i|pipeline[2][17]~1888 cic_decim:cic_i|pipeline[2][18]~1889 cic_decim:cic_i|pipeline[2][19]~1890 cic_decim:cic_i|pipeline[2][20]~1891 cic_decim:cic_i|pipeline[2][21]~1892 cic_decim:cic_i|pipeline[2][22]~1893 cic_decim:cic_i|pipeline[2][23]~1894 cic_decim:cic_i|pipeline[2][24]~1895 cic_decim:cic_i|pipeline[2][25]~1896 cic_decim:cic_i|pipeline[2][26]~1897 cic_decim:cic_i|pipeline[2][27]~1898 cic_decim:cic_i|pipeline[2][28]~1899 cic_decim:cic_i|pipeline[2][29]~1900 cic_decim:cic_i|pipeline[2][30]~1901 cic_decim:cic_i|pipeline[2][31]~1902 cic_decim:cic_i|pipeline[2][32]~1903 cic_decim:cic_i|pipeline[2][33]~1904 cic_decim:cic_i|pipeline[2][34]~1905 cic_decim:cic_i|pipeline[2][35]~1906 cic_decim:cic_i|pipeline[2][36]~1907 cic_decim:cic_i|pipeline[2][37]~1908 cic_decim:cic_i|pipeline[2][38]~1909 cic_decim:cic_i|pipeline[2][39]~1910 cic_decim:cic_i|pipeline[2][40]~1911 cic_decim:cic_i|pipeline[2][41]~1912 cic_decim:cic_i|pipeline[2][42]~1913 cic_decim:cic_i|pipeline[2][43]~1683 cic_decim:cic_i|pipeline[2][43] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.703 ns" { cic_decim:cic_i|differentiator[2][0] cic_decim:cic_i|pipeline[2][0]~1871 cic_decim:cic_i|pipeline[2][1]~1872 cic_decim:cic_i|pipeline[2][2]~1873 cic_decim:cic_i|pipeline[2][3]~1874 cic_decim:cic_i|pipeline[2][4]~1875 cic_decim:cic_i|pipeline[2][5]~1876 cic_decim:cic_i|pipeline[2][6]~1877 cic_decim:cic_i|pipeline[2][7]~1878 cic_decim:cic_i|pipeline[2][8]~1879 cic_decim:cic_i|pipeline[2][9]~1880 cic_decim:cic_i|pipeline[2][10]~1881 cic_decim:cic_i|pipeline[2][11]~1882 cic_decim:cic_i|pipeline[2][12]~1883 cic_decim:cic_i|pipeline[2][13]~1884 cic_decim:cic_i|pipeline[2][14]~1885 cic_decim:cic_i|pipeline[2][15]~1886 cic_decim:cic_i|pipeline[2][16]~1887 cic_decim:cic_i|pipeline[2][17]~1888 cic_decim:cic_i|pipeline[2][18]~1889 cic_decim:cic_i|pipeline[2][19]~1890 cic_decim:cic_i|pipeline[2][20]~1891 cic_decim:cic_i|pipeline[2][21]~1892 cic_decim:cic_i|pipeline[2][22]~1893 cic_decim:cic_i|pipeline[2][23]~1894 cic_decim:cic_i|pipeline[2][24]~1895 cic_decim:cic_i|pipeline[2][25]~1896 cic_decim:cic_i|pipeline[2][26]~1897 cic_decim:cic_i|pipeline[2][27]~1898 cic_decim:cic_i|pipeline[2][28]~1899 cic_decim:cic_i|pipeline[2][29]~1900 cic_decim:cic_i|pipeline[2][30]~1901 cic_decim:cic_i|pipeline[2][31]~1902 cic_decim:cic_i|pipeline[2][32]~1903 cic_decim:cic_i|pipeline[2][33]~1904 cic_decim:cic_i|pipeline[2][34]~1905 cic_decim:cic_i|pipeline[2][35]~1906 cic_decim:cic_i|pipeline[2][36]~1907 cic_decim:cic_i|pipeline[2][37]~1908 cic_decim:cic_i|pipeline[2][38]~1909 cic_decim:cic_i|pipeline[2][39]~1910 cic_decim:cic_i|pipeline[2][40]~1911 cic_decim:cic_i|pipeline[2][41]~1912 cic_decim:cic_i|pipeline[2][42]~1913 cic_decim:cic_i|pipeline[2][43]~1683 cic_decim:cic_i|pipeline[2][43] } { 0.000ns 1.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.180 ns - Smallest " "Info: - Smallest clock skew is -0.180 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.371 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC_CLK\" to destination register is 3.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1985 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1985; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.835 ns) + CELL(0.602 ns) 3.371 ns cic_decim:cic_i\|pipeline\[2\]\[43\] 2 REG LCFF_X14_Y9_N27 2 " "Info: 2: + IC(1.835 ns) + CELL(0.602 ns) = 3.371 ns; Loc. = LCFF_X14_Y9_N27; Fanout = 2; REG Node = 'cic_decim:cic_i\|pipeline\[2\]\[43\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.437 ns" { ENC_CLK cic_decim:cic_i|pipeline[2][43] } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 45.57 % ) " "Info: Total cell delay = 1.536 ns ( 45.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.835 ns ( 54.43 % ) " "Info: Total interconnect delay = 1.835 ns ( 54.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.371 ns" { ENC_CLK cic_decim:cic_i|pipeline[2][43] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.371 ns" { ENC_CLK ENC_CLK~combout cic_decim:cic_i|pipeline[2][43] } { 0.000ns 0.000ns 1.835ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.551 ns - Longest register " "Info: - Longest clock path from clock \"ENC_CLK\" to source register is 3.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1985 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1985; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.602 ns) 3.551 ns cic_decim:cic_i\|differentiator\[2\]\[0\] 2 REG LCFF_X25_Y7_N1 2 " "Info: 2: + IC(2.015 ns) + CELL(0.602 ns) = 3.551 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'cic_decim:cic_i\|differentiator\[2\]\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.617 ns" { ENC_CLK cic_decim:cic_i|differentiator[2][0] } "NODE_NAME" } } { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 43.26 % ) " "Info: Total cell delay = 1.536 ns ( 43.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.015 ns ( 56.74 % ) " "Info: Total interconnect delay = 2.015 ns ( 56.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.551 ns" { ENC_CLK cic_decim:cic_i|differentiator[2][0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.551 ns" { ENC_CLK ENC_CLK~combout cic_decim:cic_i|differentiator[2][0] } { 0.000ns 0.000ns 2.015ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.371 ns" { ENC_CLK cic_decim:cic_i|pipeline[2][43] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.371 ns" { ENC_CLK ENC_CLK~combout cic_decim:cic_i|pipeline[2][43] } { 0.000ns 0.000ns 1.835ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.551 ns" { ENC_CLK cic_decim:cic_i|differentiator[2][0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.551 ns" { ENC_CLK ENC_CLK~combout cic_decim:cic_i|differentiator[2][0] } { 0.000ns 0.000ns 2.015ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "cic_decim.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cic_decim.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.703 ns" { cic_decim:cic_i|differentiator[2][0] cic_decim:cic_i|pipeline[2][0]~1871 cic_decim:cic_i|pipeline[2][1]~1872 cic_decim:cic_i|pipeline[2][2]~1873 cic_decim:cic_i|pipeline[2][3]~1874 cic_decim:cic_i|pipeline[2][4]~1875 cic_decim:cic_i|pipeline[2][5]~1876 cic_decim:cic_i|pipeline[2][6]~1877 cic_decim:cic_i|pipeline[2][7]~1878 cic_decim:cic_i|pipeline[2][8]~1879 cic_decim:cic_i|pipeline[2][9]~1880 cic_decim:cic_i|pipeline[2][10]~1881 cic_decim:cic_i|pipeline[2][11]~1882 cic_decim:cic_i|pipeline[2][12]~1883 cic_decim:cic_i|pipeline[2][13]~1884 cic_decim:cic_i|pipeline[2][14]~1885 cic_decim:cic_i|pipeline[2][15]~1886 cic_decim:cic_i|pipeline[2][16]~1887 cic_decim:cic_i|pipeline[2][17]~1888 cic_decim:cic_i|pipeline[2][18]~1889 cic_decim:cic_i|pipeline[2][19]~1890 cic_decim:cic_i|pipeline[2][20]~1891 cic_decim:cic_i|pipeline[2][21]~1892 cic_decim:cic_i|pipeline[2][22]~1893 cic_decim:cic_i|pipeline[2][23]~1894 cic_decim:cic_i|pipeline[2][24]~1895 cic_decim:cic_i|pipeline[2][25]~1896 cic_decim:cic_i|pipeline[2][26]~1897 cic_decim:cic_i|pipeline[2][27]~1898 cic_decim:cic_i|pipeline[2][28]~1899 cic_decim:cic_i|pipeline[2][29]~1900 cic_decim:cic_i|pipeline[2][30]~1901 cic_decim:cic_i|pipeline[2][31]~1902 cic_decim:cic_i|pipeline[2][32]~1903 cic_decim:cic_i|pipeline[2][33]~1904 cic_decim:cic_i|pipeline[2][34]~1905 cic_decim:cic_i|pipeline[2][35]~1906 cic_decim:cic_i|pipeline[2][36]~1907 cic_decim:cic_i|pipeline[2][37]~1908 cic_decim:cic_i|pipeline[2][38]~1909 cic_decim:cic_i|pipeline[2][39]~1910 cic_decim:cic_i|pipeline[2][40]~1911 cic_decim:cic_i|pipeline[2][41]~1912 cic_decim:cic_i|pipeline[2][42]~1913 cic_decim:cic_i|pipeline[2][43]~1683 cic_decim:cic_i|pipeline[2][43] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.703 ns" { cic_decim:cic_i|differentiator[2][0] cic_decim:cic_i|pipeline[2][0]~1871 cic_decim:cic_i|pipeline[2][1]~1872 cic_decim:cic_i|pipeline[2][2]~1873 cic_decim:cic_i|pipeline[2][3]~1874 cic_decim:cic_i|pipeline[2][4]~1875 cic_decim:cic_i|pipeline[2][5]~1876 cic_decim:cic_i|pipeline[2][6]~1877 cic_decim:cic_i|pipeline[2][7]~1878 cic_decim:cic_i|pipeline[2][8]~1879 cic_decim:cic_i|pipeline[2][9]~1880 cic_decim:cic_i|pipeline[2][10]~1881 cic_decim:cic_i|pipeline[2][11]~1882 cic_decim:cic_i|pipeline[2][12]~1883 cic_decim:cic_i|pipeline[2][13]~1884 cic_decim:cic_i|pipeline[2][14]~1885 cic_decim:cic_i|pipeline[2][15]~1886 cic_decim:cic_i|pipeline[2][16]~1887 cic_decim:cic_i|pipeline[2][17]~1888 cic_decim:cic_i|pipeline[2][18]~1889 cic_decim:cic_i|pipeline[2][19]~1890 cic_decim:cic_i|pipeline[2][20]~1891 cic_decim:cic_i|pipeline[2][21]~1892 cic_decim:cic_i|pipeline[2][22]~1893 cic_decim:cic_i|pipeline[2][23]~1894 cic_decim:cic_i|pipeline[2][24]~1895 cic_decim:cic_i|pipeline[2][25]~1896 cic_decim:cic_i|pipeline[2][26]~1897 cic_decim:cic_i|pipeline[2][27]~1898 cic_decim:cic_i|pipeline[2][28]~1899 cic_decim:cic_i|pipeline[2][29]~1900 cic_decim:cic_i|pipeline[2][30]~1901 cic_decim:cic_i|pipeline[2][31]~1902 cic_decim:cic_i|pipeline[2][32]~1903 cic_decim:cic_i|pipeline[2][33]~1904 cic_decim:cic_i|pipeline[2][34]~1905 cic_decim:cic_i|pipeline[2][35]~1906 cic_decim:cic_i|pipeline[2][36]~1907 cic_decim:cic_i|pipeline[2][37]~1908 cic_decim:cic_i|pipeline[2][38]~1909 cic_decim:cic_i|pipeline[2][39]~1910 cic_decim:cic_i|pipeline[2][40]~1911 cic_decim:cic_i|pipeline[2][41]~1912 cic_decim:cic_i|pipeline[2][42]~1913 cic_decim:cic_i|pipeline[2][43]~1683 cic_decim:cic_i|pipeline[2][43] } { 0.000ns 1.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.371 ns" { ENC_CLK cic_decim:cic_i|pipeline[2][43] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.371 ns" { ENC_CLK ENC_CLK~combout cic_decim:cic_i|pipeline[2][43] } { 0.000ns 0.000ns 1.835ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.551 ns" { ENC_CLK cic_decim:cic_i|differentiator[2][0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.551 ns" { ENC_CLK ENC_CLK~combout cic_decim:cic_i|differentiator[2][0] } { 0.000ns 0.000ns 2.015ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2_CLK register SPI_REGS:spi_regs\|CS_ph1 register RegisterX:optionreg\|OUT\[1\] 306.0 MHz 3.268 ns Internal " "Info: Clock \"FX2_CLK\" has Internal fmax of 306.0 MHz between source register \"SPI_REGS:spi_regs\|CS_ph1\" and destination register \"RegisterX:optionreg\|OUT\[1\]\" (period= 3.268 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.037 ns + Longest register register " "Info: + Longest register to register delay is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|CS_ph1 1 REG LCFF_X5_Y4_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y4_N11; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.177 ns) 0.546 ns RegisterX:optionreg\|always0~57 2 COMB LCCOMB_X5_Y4_N14 2 " "Info: 2: + IC(0.369 ns) + CELL(0.177 ns) = 0.546 ns; Loc. = LCCOMB_X5_Y4_N14; Fanout = 2; COMB Node = 'RegisterX:optionreg\|always0~57'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.546 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.178 ns) 1.204 ns RegisterX:optionreg\|always0~58 3 COMB LCCOMB_X6_Y4_N12 32 " "Info: 3: + IC(0.480 ns) + CELL(0.178 ns) = 1.204 ns; Loc. = LCCOMB_X6_Y4_N12; Fanout = 32; COMB Node = 'RegisterX:optionreg\|always0~58'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.658 ns" { RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.758 ns) 3.037 ns RegisterX:optionreg\|OUT\[1\] 4 REG LCFF_X12_Y4_N19 34 " "Info: 4: + IC(1.075 ns) + CELL(0.758 ns) = 3.037 ns; Loc. = LCFF_X12_Y4_N19; Fanout = 34; REG Node = 'RegisterX:optionreg\|OUT\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.833 ns" { RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[1] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.113 ns ( 36.65 % ) " "Info: Total cell delay = 1.113 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.924 ns ( 63.35 % ) " "Info: Total interconnect delay = 1.924 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.037 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.037 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[1] } { 0.000ns 0.369ns 0.480ns 1.075ns } { 0.000ns 0.177ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.570 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 66 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.602 ns) 2.570 ns RegisterX:optionreg\|OUT\[1\] 3 REG LCFF_X12_Y4_N19 34 " "Info: 3: + IC(0.770 ns) + CELL(0.602 ns) = 2.570 ns; Loc. = LCFF_X12_Y4_N19; Fanout = 34; REG Node = 'RegisterX:optionreg\|OUT\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.372 ns" { FX2_CLK~clkctrl RegisterX:optionreg|OUT[1] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.90 % ) " "Info: Total cell delay = 1.668 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.902 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.902 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.570 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:optionreg|OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.570 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:optionreg|OUT[1] } { 0.000ns 0.000ns 0.132ns 0.770ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.562 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 66 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.602 ns) 2.562 ns SPI_REGS:spi_regs\|CS_ph1 3 REG LCFF_X5_Y4_N11 2 " "Info: 3: + IC(0.762 ns) + CELL(0.602 ns) = 2.562 ns; Loc. = LCFF_X5_Y4_N11; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.364 ns" { FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 65.11 % ) " "Info: Total cell delay = 1.668 ns ( 65.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 34.89 % ) " "Info: Total interconnect delay = 0.894 ns ( 34.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.762ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.570 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:optionreg|OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.570 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:optionreg|OUT[1] } { 0.000ns 0.000ns 0.132ns 0.770ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.762ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.037 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.037 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:optionreg|always0~58 RegisterX:optionreg|OUT[1] } { 0.000ns 0.369ns 0.480ns 1.075ns } { 0.000ns 0.177ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.570 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:optionreg|OUT[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.570 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:optionreg|OUT[1] } { 0.000ns 0.000ns 0.132ns 0.770ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.762ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCK register SPI_REGS:spi_regs\|BitCounter\[23\] register SPI_REGS:spi_regs\|sdata\[29\] 172.06 MHz 5.812 ns Internal " "Info: Clock \"SCK\" has Internal fmax of 172.06 MHz between source register \"SPI_REGS:spi_regs\|BitCounter\[23\]\" and destination register \"SPI_REGS:spi_regs\|sdata\[29\]\" (period= 5.812 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.366 ns + Longest register register " "Info: + Longest register to register delay is 5.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|BitCounter\[23\] 1 REG LCFF_X3_Y4_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y4_N15; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[23\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|BitCounter[23] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.450 ns) 1.335 ns SPI_REGS:spi_regs\|Equal0~318 2 COMB LCCOMB_X4_Y4_N16 1 " "Info: 2: + IC(0.885 ns) + CELL(0.450 ns) = 1.335 ns; Loc. = LCCOMB_X4_Y4_N16; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~318'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.335 ns" { SPI_REGS:spi_regs|BitCounter[23] SPI_REGS:spi_regs|Equal0~318 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.512 ns) 2.167 ns SPI_REGS:spi_regs\|Equal0~320 3 COMB LCCOMB_X4_Y4_N8 1 " "Info: 3: + IC(0.320 ns) + CELL(0.512 ns) = 2.167 ns; Loc. = LCCOMB_X4_Y4_N8; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~320'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.832 ns" { SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~320 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.322 ns) 2.782 ns SPI_REGS:spi_regs\|Equal0~324 4 COMB LCCOMB_X4_Y4_N10 4 " "Info: 4: + IC(0.293 ns) + CELL(0.322 ns) = 2.782 ns; Loc. = LCCOMB_X4_Y4_N10; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs\|Equal0~324'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.615 ns" { SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 3.273 ns SPI_REGS:spi_regs\|always2~0 5 COMB LCCOMB_X4_Y4_N12 34 " "Info: 5: + IC(0.313 ns) + CELL(0.178 ns) = 3.273 ns; Loc. = LCCOMB_X4_Y4_N12; Fanout = 34; COMB Node = 'SPI_REGS:spi_regs\|always2~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.491 ns" { SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.177 ns) 4.004 ns SPI_REGS:spi_regs\|sdata\[18\]~9864 6 COMB LCCOMB_X5_Y4_N2 31 " "Info: 6: + IC(0.554 ns) + CELL(0.177 ns) = 4.004 ns; Loc. = LCCOMB_X5_Y4_N2; Fanout = 31; COMB Node = 'SPI_REGS:spi_regs\|sdata\[18\]~9864'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.731 ns" { SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[18]~9864 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.580 ns) 5.366 ns SPI_REGS:spi_regs\|sdata\[29\] 7 REG LCFF_X4_Y4_N23 3 " "Info: 7: + IC(0.782 ns) + CELL(0.580 ns) = 5.366 ns; Loc. = LCFF_X4_Y4_N23; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[29\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.362 ns" { SPI_REGS:spi_regs|sdata[18]~9864 SPI_REGS:spi_regs|sdata[29] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.219 ns ( 41.35 % ) " "Info: Total cell delay = 2.219 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.147 ns ( 58.65 % ) " "Info: Total interconnect delay = 3.147 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.366 ns" { SPI_REGS:spi_regs|BitCounter[23] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[18]~9864 SPI_REGS:spi_regs|sdata[29] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.366 ns" { SPI_REGS:spi_regs|BitCounter[23] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[18]~9864 SPI_REGS:spi_regs|sdata[29] } { 0.000ns 0.885ns 0.320ns 0.293ns 0.313ns 0.554ns 0.782ns } { 0.000ns 0.450ns 0.512ns 0.322ns 0.178ns 0.177ns 0.580ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.207 ns - Smallest " "Info: - Smallest clock skew is -0.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 3.224 ns + Shortest register " "Info: + Shortest clock path from clock \"SCK\" to destination register is 3.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.602 ns) 3.224 ns SPI_REGS:spi_regs\|sdata\[29\] 2 REG LCFF_X4_Y4_N23 3 " "Info: 2: + IC(1.698 ns) + CELL(0.602 ns) = 3.224 ns; Loc. = LCFF_X4_Y4_N23; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[29\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.300 ns" { SCK SPI_REGS:spi_regs|sdata[29] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 47.33 % ) " "Info: Total cell delay = 1.526 ns ( 47.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.698 ns ( 52.67 % ) " "Info: Total interconnect delay = 1.698 ns ( 52.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.224 ns" { SCK SPI_REGS:spi_regs|sdata[29] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.224 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[29] } { 0.000ns 0.000ns 1.698ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK source 3.431 ns - Longest register " "Info: - Longest clock path from clock \"SCK\" to source register is 3.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.602 ns) 3.431 ns SPI_REGS:spi_regs\|BitCounter\[23\] 2 REG LCFF_X3_Y4_N15 3 " "Info: 2: + IC(1.905 ns) + CELL(0.602 ns) = 3.431 ns; Loc. = LCFF_X3_Y4_N15; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[23\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.507 ns" { SCK SPI_REGS:spi_regs|BitCounter[23] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 44.48 % ) " "Info: Total cell delay = 1.526 ns ( 44.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.905 ns ( 55.52 % ) " "Info: Total interconnect delay = 1.905 ns ( 55.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.431 ns" { SCK SPI_REGS:spi_regs|BitCounter[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.431 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[23] } { 0.000ns 0.000ns 1.905ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.224 ns" { SCK SPI_REGS:spi_regs|sdata[29] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.224 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[29] } { 0.000ns 0.000ns 1.698ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.431 ns" { SCK SPI_REGS:spi_regs|BitCounter[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.431 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[23] } { 0.000ns 0.000ns 1.905ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.366 ns" { SPI_REGS:spi_regs|BitCounter[23] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[18]~9864 SPI_REGS:spi_regs|sdata[29] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.366 ns" { SPI_REGS:spi_regs|BitCounter[23] SPI_REGS:spi_regs|Equal0~318 SPI_REGS:spi_regs|Equal0~320 SPI_REGS:spi_regs|Equal0~324 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[18]~9864 SPI_REGS:spi_regs|sdata[29] } { 0.000ns 0.885ns 0.320ns 0.293ns 0.313ns 0.554ns 0.782ns } { 0.000ns 0.450ns 0.512ns 0.322ns 0.178ns 0.177ns 0.580ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.224 ns" { SCK SPI_REGS:spi_regs|sdata[29] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.224 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[29] } { 0.000ns 0.000ns 1.698ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.431 ns" { SCK SPI_REGS:spi_regs|BitCounter[23] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.431 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[23] } { 0.000ns 0.000ns 1.905ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "FD\[13\]~reg0 FLAGB IFCLK 9.587 ns register " "Info: tsu for register \"FD\[13\]~reg0\" (data pin = \"FLAGB\", clock pin = \"IFCLK\") is 9.587 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.187 ns + Longest pin register " "Info: + Longest pin to register delay is 12.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.837 ns) + CELL(0.521 ns) 8.261 ns FD\[11\]~575 2 COMB LCCOMB_X14_Y3_N30 2 " "Info: 2: + IC(6.837 ns) + CELL(0.521 ns) = 8.261 ns; Loc. = LCCOMB_X14_Y3_N30; Fanout = 2; COMB Node = 'FD\[11\]~575'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.358 ns" { FLAGB FD[11]~575 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.178 ns) 10.009 ns FD\[11\]~576 3 COMB LCCOMB_X6_Y6_N0 16 " "Info: 3: + IC(1.570 ns) + CELL(0.178 ns) = 10.009 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 16; COMB Node = 'FD\[11\]~576'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.748 ns" { FD[11]~575 FD[11]~576 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.758 ns) 12.187 ns FD\[13\]~reg0 4 REG LCFF_X12_Y3_N9 1 " "Info: 4: + IC(1.420 ns) + CELL(0.758 ns) = 12.187 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 1; REG Node = 'FD\[13\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.178 ns" { FD[11]~576 FD[13]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.360 ns ( 19.36 % ) " "Info: Total cell delay = 2.360 ns ( 19.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.827 ns ( 80.64 % ) " "Info: Total interconnect delay = 9.827 ns ( 80.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.187 ns" { FLAGB FD[11]~575 FD[11]~576 FD[13]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.187 ns" { FLAGB FLAGB~combout FD[11]~575 FD[11]~576 FD[13]~reg0 } { 0.000ns 0.000ns 6.837ns 1.570ns 1.420ns } { 0.000ns 0.903ns 0.521ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 374 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.562 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.562 ns FD\[13\]~reg0 3 REG LCFF_X12_Y3_N9 1 " "Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.562 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 1; REG Node = 'FD\[13\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.376 ns" { IFCLK~clkctrl FD[13]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 374 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.72 % ) " "Info: Total cell delay = 1.658 ns ( 64.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.904 ns ( 35.28 % ) " "Info: Total interconnect delay = 0.904 ns ( 35.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { IFCLK IFCLK~clkctrl FD[13]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[13]~reg0 } { 0.000ns 0.000ns 0.130ns 0.774ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.187 ns" { FLAGB FD[11]~575 FD[11]~576 FD[13]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.187 ns" { FLAGB FLAGB~combout FD[11]~575 FD[11]~576 FD[13]~reg0 } { 0.000ns 0.000ns 6.837ns 1.570ns 1.420ns } { 0.000ns 0.903ns 0.521ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.562 ns" { IFCLK IFCLK~clkctrl FD[13]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.562 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[13]~reg0 } { 0.000ns 0.000ns 0.130ns 0.774ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ENC_CLK GPIO1 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe15\|dffe17a\[8\] 12.651 ns register " "Info: tco from clock \"ENC_CLK\" to destination pin \"GPIO1\" through register \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe15\|dffe17a\[8\]\" is 12.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.903 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to source register is 3.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1985 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1985; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.367 ns) + CELL(0.602 ns) 3.903 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe15\|dffe17a\[8\] 2 REG LCFF_X12_Y5_N29 1 " "Info: 2: + IC(2.367 ns) + CELL(0.602 ns) = 3.903 ns; Loc. = LCFF_X12_Y5_N29; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe15\|dffe17a\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.969 ns" { ENC_CLK tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] } "NODE_NAME" } } { "db/dffpipe_ve9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ve9.tdf" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 39.35 % ) " "Info: Total cell delay = 1.536 ns ( 39.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.367 ns ( 60.65 % ) " "Info: Total interconnect delay = 2.367 ns ( 60.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.903 ns" { ENC_CLK tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.903 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] } { 0.000ns 0.000ns 2.367ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ve9.tdf" 33 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.471 ns + Longest register pin " "Info: + Longest register to pin delay is 8.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe15\|dffe17a\[8\] 1 REG LCFF_X12_Y5_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y5_N29; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe15\|dffe17a\[8\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] } "NODE_NAME" } } { "db/dffpipe_ve9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ve9.tdf" 33 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.178 ns) 1.663 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~60 2 COMB LCCOMB_X19_Y4_N2 1 " "Info: 2: + IC(1.485 ns) + CELL(0.178 ns) = 1.663 ns; Loc. = LCCOMB_X19_Y4_N2; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~60'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.663 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.521 ns) 2.490 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~61 3 COMB LCCOMB_X19_Y4_N4 1 " "Info: 3: + IC(0.306 ns) + CELL(0.521 ns) = 2.490 ns; Loc. = LCCOMB_X19_Y4_N4; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~61'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.827 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 3.117 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0 4 COMB LCCOMB_X19_Y4_N0 3 " "Info: 4: + IC(0.305 ns) + CELL(0.322 ns) = 3.117 ns; Loc. = LCCOMB_X19_Y4_N0; Fanout = 3; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.627 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(3.076 ns) 8.471 ns GPIO1 5 PIN PIN_67 0 " "Info: 5: + IC(2.278 ns) + CELL(3.076 ns) = 8.471 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'GPIO1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.354 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO1 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.097 ns ( 48.37 % ) " "Info: Total cell delay = 4.097 ns ( 48.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.374 ns ( 51.63 % ) " "Info: Total interconnect delay = 4.374 ns ( 51.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.471 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.471 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO1 } { 0.000ns 1.485ns 0.306ns 0.305ns 2.278ns } { 0.000ns 0.178ns 0.521ns 0.322ns 3.076ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.903 ns" { ENC_CLK tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.903 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] } { 0.000ns 0.000ns 2.367ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.471 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.471 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO1 } { 0.000ns 1.485ns 0.306ns 0.305ns 2.278ns } { 0.000ns 0.178ns 0.521ns 0.322ns 3.076ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGB GPIO6 11.134 ns Longest " "Info: Longest tpd from source pin \"FLAGB\" to destination pin \"GPIO6\" is 11.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.195 ns) + CELL(3.036 ns) 11.134 ns GPIO6 2 PIN PIN_74 0 " "Info: 2: + IC(7.195 ns) + CELL(3.036 ns) = 11.134 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.231 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 35.38 % ) " "Info: Total cell delay = 3.939 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.195 ns ( 64.62 % ) " "Info: Total interconnect delay = 7.195 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.134 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.134 ns" { FLAGB FLAGB~combout GPIO6 } { 0.000ns 0.000ns 7.195ns } { 0.000ns 0.903ns 3.036ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC\[0\] DA\[0\] ENC_CLK -3.017 ns register " "Info: th for register \"ADC\[0\]\" (data pin = \"DA\[0\]\", clock pin = \"ENC_CLK\") is -3.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 4.070 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to destination register is 4.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1985 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1985; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.602 ns) 4.070 ns ADC\[0\] 2 REG LCFF_X10_Y2_N1 2 " "Info: 2: + IC(2.534 ns) + CELL(0.602 ns) = 4.070 ns; Loc. = LCFF_X10_Y2_N1; Fanout = 2; REG Node = 'ADC\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.136 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 37.74 % ) " "Info: Total cell delay = 1.536 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.534 ns ( 62.26 % ) " "Info: Total interconnect delay = 2.534 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.070 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.070 ns" { ENC_CLK ENC_CLK~combout ADC[0] } { 0.000ns 0.000ns 2.534ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.373 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns DA\[0\] 1 PIN PIN_180 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_180; Fanout = 1; PIN Node = 'DA\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DA[0] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.047 ns) + CELL(0.413 ns) 7.373 ns ADC\[0\] 2 REG LCFF_X10_Y2_N1 2 " "Info: 2: + IC(6.047 ns) + CELL(0.413 ns) = 7.373 ns; Loc. = LCFF_X10_Y2_N1; Fanout = 2; REG Node = 'ADC\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.460 ns" { DA[0] ADC[0] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 17.98 % ) " "Info: Total cell delay = 1.326 ns ( 17.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.047 ns ( 82.02 % ) " "Info: Total interconnect delay = 6.047 ns ( 82.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.373 ns" { DA[0] ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.373 ns" { DA[0] DA[0]~combout ADC[0] } { 0.000ns 0.000ns 6.047ns } { 0.000ns 0.913ns 0.413ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.070 ns" { ENC_CLK ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.070 ns" { ENC_CLK ENC_CLK~combout ADC[0] } { 0.000ns 0.000ns 2.534ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.373 ns" { DA[0] ADC[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.373 ns" { DA[0] DA[0]~combout ADC[0] } { 0.000ns 0.000ns 6.047ns } { 0.000ns 0.913ns 0.413ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 29 12:34:40 2006 " "Info: Processing ended: Fri Sep 29 12:34:40 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
