
;; Function arch_get_debug_arch (arch_get_debug_arch)[0:1244]


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


arch_get_debug_arch

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 31{16d,15u,0e} in 7{7 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 19 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 13 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
;; Following path with 7 sets: 2 
deferring rescan insn with uid = 13.


try_optimize_cfg iteration 1



arch_get_debug_arch

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 31{16d,15u,0e} in 7{7 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133 135 136 137 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 135 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/hw_breakpoint.c:152 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/hw_breakpoint.c:152 (set (reg:SI 137 [ debug_arch ])
        (zero_extend:SI (mem/c/i:QI (reg/f:SI 135) [0 debug_arch+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:152 (set (reg:QI 136 [ debug_arch ])
        (subreg:QI (reg:SI 137 [ debug_arch ]) 0)) 178 {*arm_movqi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:152 (set (reg:SI 138 [ debug_arch ])
        (zero_extend:SI (reg:QI 136 [ debug_arch ]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 9 8 13 2 arch/arm/kernel/hw_breakpoint.c:152 (set (reg:SI 133 [ <result> ])
        (reg:SI 138 [ debug_arch ])) 167 {*arm_movsi_insn} (nil))

(insn 13 9 19 2 arch/arm/kernel/hw_breakpoint.c:152 (set (reg/i:SI 0 r0)
        (reg:SI 138 [ debug_arch ])) 167 {*arm_movsi_insn} (nil))

(insn 19 13 0 2 arch/arm/kernel/hw_breakpoint.c:152 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 13.
deleting insn with uid = 13.
ending the processing of deferred insns

;; Function arch_get_max_wp_len (arch_get_max_wp_len)[0:1254]


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


arch_get_max_wp_len

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 31{16d,15u,0e} in 7{7 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 19 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 13 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
;; Following path with 7 sets: 2 
deferring rescan insn with uid = 13.


try_optimize_cfg iteration 1



arch_get_max_wp_len

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} 
;;    total ref usage 31{16d,15u,0e} in 7{7 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133 135 136 137 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 135 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/hw_breakpoint.c:323 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/hw_breakpoint.c:323 (set (reg:SI 137 [ max_watchpoint_len ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 135)
                    (const_int 1 [0x1])) [0 max_watchpoint_len+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:323 (set (reg:QI 136 [ max_watchpoint_len ])
        (subreg:QI (reg:SI 137 [ max_watchpoint_len ]) 0)) 178 {*arm_movqi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:323 (set (reg:SI 138 [ max_watchpoint_len ])
        (zero_extend:SI (reg:QI 136 [ max_watchpoint_len ]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 9 8 13 2 arch/arm/kernel/hw_breakpoint.c:323 (set (reg:SI 133 [ <result> ])
        (reg:SI 138 [ max_watchpoint_len ])) 167 {*arm_movsi_insn} (nil))

(insn 13 9 19 2 arch/arm/kernel/hw_breakpoint.c:323 (set (reg/i:SI 0 r0)
        (reg:SI 138 [ max_watchpoint_len ])) 167 {*arm_movsi_insn} (nil))

(insn 19 13 0 2 arch/arm/kernel/hw_breakpoint.c:323 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 13.
deleting insn with uid = 13.
ending the processing of deferred insns

;; Function arch_check_bp_in_kernelspace (arch_check_bp_in_kernelspace)[0:1258]


16 basic blocks, 21 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [29.0%]  3 [71.0%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 7100, maybe hot.
Predecessors:  2 [71.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  5 [50.0%]  4 [50.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 3550, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [29.0%]  8 [71.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 3550, maybe hot.
Predecessors:  3 [50.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  10 [29.0%]  6 [71.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 2521, maybe hot.
Predecessors:  5 [71.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  11 [29.0%]  8 [71.0%]  (fallthru)


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  4 [29.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 1030, should be 2000

Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  6 [71.0%]  (fallthru) 4 [71.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 4311, should be 2000

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  2 [29.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 2900, should be 2000

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  5 [29.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 1030, should be 2000

Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  6 [29.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 731, should be 2000

Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 7 [100.0%]  (fallthru) 9 [100.0%]  (fallthru) 10 [100.0%]  (fallthru) 11 [100.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  14 [50.0%]  13 [50.0%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  12 [50.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  12 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 15 , prev 14, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  14 [100.0%]  (fallthru) 13 [100.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 15, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  15 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 21 count 30 (  1.9)


arch_check_bp_in_kernelspace

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r11={1d,15u} r12={1d} r13={1d,15u} r14={1d,1u} r24={7d,7u} r25={1d,15u} r26={1d,14u} r133={5d,1u} r134={1d,2u} r135={2d,1u} r136={1d,1u} r137={1d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,5u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} 
;;    total ref usage 127{37d,90u,0e} in 34{34 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[4]->( 7 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[5]->( 10 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 )->[6]->( 11 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[7]->( 12 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 4 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 7 9 10 11 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 14 13 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 14 to worklist
  Adding insn 16 to worklist
  Adding insn 21 to worklist
  Adding insn 23 to worklist
  Adding insn 53 to worklist
  Adding insn 78 to worklist
Finished finding needed instructions:
processing block 15 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 72 to worklist
  Adding insn 68 to worklist
processing block 14 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
processing block 13 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 55 to worklist
processing block 12 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
  Adding insn 52 to worklist
  Adding insn 51 to worklist
processing block 9 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
  Adding insn 38 to worklist
processing block 10 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
  Adding insn 43 to worklist
processing block 11 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
  Adding insn 48 to worklist
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
  Adding insn 33 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 22 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
  Adding insn 20 to worklist
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
  Adding insn 28 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 15 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
  Adding insn 13 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 21 count 30 (  1.9)
;; Following path with 9 sets: 2 9 
;; Following path with 13 sets: 2 3 5 10 
deferring rescan insn with uid = 13.
;; Following path with 15 sets: 2 3 5 6 11 
;; Following path with 13 sets: 2 3 4 7 
deferring rescan insn with uid = 28.
;; Following path with 1 sets: 8 
;; Following path with 9 sets: 12 14 
deferring rescan insn with uid = 62.
deferring rescan insn with uid = 63.
deferring rescan insn with uid = 64.
deferring rescan insn with uid = 65.
;; Following path with 4 sets: 12 13 
;; Following path with 3 sets: 15 
deferring rescan insn with uid = 72.


try_optimize_cfg iteration 1



arch_check_bp_in_kernelspace

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r11={1d,15u} r12={1d} r13={1d,15u} r14={1d,1u} r24={7d,7u} r25={1d,15u} r26={1d,14u} r133={5d,1u} r134={1d,2u} r135={2d,1u} r136={1d,1u} r137={1d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,5u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} 
;;    total ref usage 127{37d,90u,0e} in 34{34 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 137 138 139 140 141
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 137 138 139 140 141
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/hw_breakpoint.c:459 (set (reg/v/f:SI 137 [ bp ])
        (reg:SI 0 r0 [ bp ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/hw_breakpoint.c:464 (set (reg/v:SI 134 [ va ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ bp ])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.22650.D.22649.info.address+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:SI 139)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 137 [ bp ])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:HI 138)
        (subreg:HI (reg:SI 139) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:437 (set (subreg:SI (reg:QI 140) 0)
        (zero_extract:SI (subreg:SI (reg:HI 138) 0)
            (const_int 8 [0x8])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 10 9 11 2 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:SI 141)
        (zero_extend:SI (reg:QI 140))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 11 10 12 2 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 3 [0x3]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 80 2 arch/arm/kernel/hw_breakpoint.c:437 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 2 -> ( 9 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141


;; Succ edge  9 [29.0%] 
;; Succ edge  3 [71.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [71.0%]  (fallthru)
(note 80 12 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 80 14 3 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:CC 24 cc)
        (reg:CC 24 cc)) 226 {*deleted_compare} (nil))

(jump_insn 14 13 81 3 arch/arm/kernel/hw_breakpoint.c:437 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141


;; Succ edge  5 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 81 14 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 81 16 4 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 16 15 19 4 arch/arm/kernel/hw_breakpoint.c:437 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 4 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  7 [29.0%] 
;; Succ edge  8 [71.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%] 
(code_label 19 16 83 5 15 "" [1 uses])

(note 83 19 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 83 21 5 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 15 [0xf]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 84 5 arch/arm/kernel/hw_breakpoint.c:437 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 5 -> ( 10 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141


;; Succ edge  10 [29.0%] 
;; Succ edge  6 [71.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [71.0%]  (fallthru)
(note 84 21 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 22 84 23 6 arch/arm/kernel/hw_breakpoint.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 23 22 26 6 arch/arm/kernel/hw_breakpoint.c:437 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 6 -> ( 11 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  11 [29.0%] 
;; Succ edge  8 [71.0%]  (fallthru)

;; Start of basic block ( 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 133
;; live  kill	

;; Pred edge  4 [29.0%] 
(code_label 26 23 27 7 11 "" [1 uses])

(note 27 26 28 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 31 7 arch/arm/kernel/hw_breakpoint.c:439 (set (reg/v:SI 133 [ len_in_bytes ])
        (reg:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 7 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 6 4) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 133
;; live  kill	

;; Pred edge  6 [71.0%]  (fallthru)
;; Pred edge  4 [71.0%]  (fallthru)
(code_label 31 28 32 8 10 "" [0 uses])

(note 32 31 33 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 36 8 arch/arm/kernel/hw_breakpoint.c:435 (set (reg/v:SI 133 [ len_in_bytes ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [29.0%] 
(code_label 36 33 37 9 12 "" [1 uses])

(note 37 36 38 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 41 9 arch/arm/kernel/hw_breakpoint.c:442 (set (reg/v:SI 133 [ len_in_bytes ])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 133
;; live  kill	

;; Pred edge  5 [29.0%] 
(code_label 41 38 42 10 13 "" [1 uses])

(note 42 41 43 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 46 10 arch/arm/kernel/hw_breakpoint.c:445 (set (reg/v:SI 133 [ len_in_bytes ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 133
;; live  kill	

;; Pred edge  6 [29.0%] 
(code_label 46 43 47 11 14 "" [1 uses])

(note 47 46 48 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 11 arch/arm/kernel/hw_breakpoint.c:448 (set (reg/v:SI 133 [ len_in_bytes ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 7 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 142
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 49 48 50 12 16 "" [0 uses])

(note 50 49 51 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 12 arch/arm/kernel/hw_breakpoint.c:467 (set (reg:SI 142)
        (const_int -1090519041 [0xffffffffbeffffff])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 12 arch/arm/kernel/hw_breakpoint.c:467 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ va ])
            (reg:SI 142))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 12 arch/arm/kernel/hw_breakpoint.c:467 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 14 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  14 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 54 53 55 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 58 13 arch/arm/kernel/hw_breakpoint.c:467 discrim 2 (set (reg:SI 135 [ D.23890 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 24 [cc] 135 143 144 146 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 135 143 144 146 147
;; live  kill	

;; Pred edge  12 [50.0%] 
(code_label 58 55 59 14 17 "" [1 uses])

(note 59 58 60 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 14 arch/arm/kernel/hw_breakpoint.c:467 discrim 3 (set (reg:SI 143)
        (plus:SI (reg/v:SI 134 [ va ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 61 60 62 14 arch/arm/kernel/hw_breakpoint.c:467 discrim 3 (set (reg:SI 144)
        (plus:SI (reg:SI 143)
            (reg/v:SI 133 [ len_in_bytes ]))) 4 {*arm_addsi3} (nil))

(insn 62 61 63 14 arch/arm/kernel/hw_breakpoint.c:467 discrim 3 (set (reg:SI 146)
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int -1090519041 [0xffffffffbeffffff])
        (nil)))

(insn 63 62 64 14 arch/arm/kernel/hw_breakpoint.c:467 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (reg:SI 142))) 219 {*arm_cmpsi_insn} (nil))

(insn 64 63 65 14 arch/arm/kernel/hw_breakpoint.c:467 discrim 3 (set (reg:SI 135 [ D.23890 ])
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 65 64 66 14 arch/arm/kernel/hw_breakpoint.c:467 discrim 3 (set (reg:SI 147)
        (reg:SI 135 [ D.23890 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 136
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 66 65 67 15 18 "" [0 uses])

(note 67 66 68 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 72 15 arch/arm/kernel/hw_breakpoint.c:468 (set (reg:SI 136 [ <result> ])
        (reg:SI 135 [ D.23890 ])) 167 {*arm_movsi_insn} (nil))

(insn 72 68 78 15 arch/arm/kernel/hw_breakpoint.c:468 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ D.23890 ])) 167 {*arm_movsi_insn} (nil))

(insn 78 72 0 15 arch/arm/kernel/hw_breakpoint.c:468 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 28.
deleting insn with uid = 28.
rescanning insn with uid = 62.
deleting insn with uid = 62.
rescanning insn with uid = 63.
deleting insn with uid = 63.
rescanning insn with uid = 64.
deleting insn with uid = 64.
rescanning insn with uid = 65.
deleting insn with uid = 65.
rescanning insn with uid = 72.
deleting insn with uid = 72.
ending the processing of deferred insns

;; Function arch_bp_generic_fields (arch_bp_generic_fields)[0:1259]


20 basic blocks, 27 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [29.0%]  3 [71.0%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 7100, maybe hot.
Predecessors:  2 [71.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  8 [29.0%]  4 [71.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 5041, maybe hot.
Predecessors:  3 [71.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  6 [29.0%]  5 [71.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  4 [71.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 3579, should be 2000

Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  4 [29.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 1462, should be 2000

Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  2 [29.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 2900, should be 2000

Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  3 [29.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 8000, maybe hot.
Predecessors:  5 [100.0%]  (fallthru) 6 [100.0%]  (fallthru) 7 [100.0%]  (fallthru) 8 [100.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  16 [29.0%]  10 [71.0%]  (fallthru)


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 5680, maybe hot.
Predecessors:  9 [71.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [50.0%]  11 [50.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 2840, maybe hot.
Predecessors:  10 [50.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [29.0%]  14 [71.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 2840, maybe hot.
Predecessors:  10 [50.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  17 [29.0%]  13 [71.0%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 2016, maybe hot.
Predecessors:  12 [71.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  18 [29.0%]  14 [71.0%]  (fallthru)


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 1600, maybe hot.
Predecessors:  13 [71.0%]  (fallthru) 11 [71.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  19 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 3447, should be 1600

Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 1600, maybe hot.
Predecessors:  11 [29.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  19 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 824, should be 1600

Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 1600, maybe hot.
Predecessors:  9 [29.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  19 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 2320, should be 1600

Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 1600, maybe hot.
Predecessors:  12 [29.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  19 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 824, should be 1600

Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 1600, maybe hot.
Predecessors:  13 [29.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  19 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 585, should be 1600

Basic block 19 , prev 18, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  17 [100.0%]  (fallthru) 14 [100.0%]  (fallthru) 16 [100.0%]  (fallthru) 15 [100.0%]  (fallthru) 18 [100.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)

Invalid sum of incoming frequencies 8000, should be 10000

Basic block 1 , prev 19, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  19 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 27 count 38 (  1.9)


arch_bp_generic_fields

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r11={1d,19u} r12={1d} r13={1d,19u} r14={1d,1u} r24={8d,8u} r25={1d,19u} r26={1d,18u} r133={1d,5u} r134={5d,1u} r135={1d,1u} r136={1d,2u} r137={1d,4u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,3u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} 
;;    total ref usage 159{40d,119u,0e} in 47{47 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 7 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 8 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[5]->( 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[6]->( 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 6 7 8 )->[9]->( 16 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 )->[11]->( 15 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 )->[12]->( 17 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[13]->( 18 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 13 11 )->[14]->( 19 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 11 )->[15]->( 19 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 )->[16]->( 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[17]->( 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 13 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 17 14 16 15 18 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 15 to worklist
  Adding insn 17 to worklist
  Adding insn 23 to worklist
  Adding insn 29 to worklist
  Adding insn 35 to worklist
  Adding insn 41 to worklist
  Adding insn 45 to worklist
  Adding insn 47 to worklist
  Adding insn 49 to worklist
  Adding insn 54 to worklist
  Adding insn 56 to worklist
  Adding insn 67 to worklist
  Adding insn 74 to worklist
  Adding insn 81 to worklist
  Adding insn 88 to worklist
  Adding insn 102 to worklist
Finished finding needed instructions:
processing block 19 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 96 to worklist
  Adding insn 92 to worklist
processing block 16 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 75 to worklist
  Adding insn 73 to worklist
processing block 17 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 82 to worklist
  Adding insn 80 to worklist
processing block 18 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 89 to worklist
  Adding insn 87 to worklist
processing block 14 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 61 to worklist
processing block 13 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
  Adding insn 55 to worklist
processing block 12 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
  Adding insn 53 to worklist
processing block 15 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 68 to worklist
  Adding insn 66 to worklist
processing block 11 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
  Adding insn 48 to worklist
processing block 10 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
  Adding insn 46 to worklist
processing block 9 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
  Adding insn 44 to worklist
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
  Adding insn 34 to worklist
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
  Adding insn 40 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
  Adding insn 28 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
  Adding insn 22 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
  Adding insn 16 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138 141
  Adding insn 14 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138 141
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 20 n_edges 27 count 38 (  1.9)
;; Following path with 11 sets: 2 7 
deferring rescan insn with uid = 34.
deferring rescan insn with uid = 35.
;; Following path with 13 sets: 2 3 8 
deferring rescan insn with uid = 40.
deferring rescan insn with uid = 41.
;; Following path with 15 sets: 2 3 4 6 
deferring rescan insn with uid = 28.
deferring rescan insn with uid = 29.
;; Following path with 15 sets: 2 3 4 5 
;; Following path with 5 sets: 9 16 
;; Following path with 9 sets: 9 10 12 17 
deferring rescan insn with uid = 46.
;; Following path with 11 sets: 9 10 12 13 18 
;; Following path with 9 sets: 9 10 11 15 
deferring rescan insn with uid = 66.
deferring rescan insn with uid = 67.
;; Following path with 1 sets: 14 
;; Following path with 3 sets: 19 
deferring rescan insn with uid = 96.


try_optimize_cfg iteration 1



arch_bp_generic_fields

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r11={1d,19u} r12={1d} r13={1d,19u} r14={1d,1u} r24={8d,8u} r25={1d,19u} r26={1d,18u} r133={1d,5u} r134={5d,1u} r135={1d,1u} r136={1d,2u} r137={1d,4u} r138={1d,4u} r139={1d,1u} r140={1d,1u} r141={1d,3u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} 
;;    total ref usage 159{40d,119u,0e} in 47{47 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 136 137 138 139 140 141
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 136 137 138 139 140 141
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/hw_breakpoint.c:477 (set (reg/v:SI 136 [ ctrl ])
        (reg:SI 0 r0 [ ctrl ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/hw_breakpoint.c:477 (set (reg/v/f:SI 137 [ gen_len ])
        (reg:SI 1 r1 [ gen_len ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/hw_breakpoint.c:477 (set (reg/v/f:SI 138 [ gen_type ])
        (reg:SI 2 r2 [ gen_type ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/hw_breakpoint.c:477 (set (subreg:SI (reg:QI 139) 0)
        (zero_extract:SI (reg/v:SI 136 [ ctrl ])
            (const_int 8 [0x8])
            (const_int 19 [0x13]))) 124 {extzv_t2} (nil))

(insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:477 (set (reg:SI 133 [ ctrl$len ])
        (zero_extend:SI (reg:QI 139))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 10 9 11 2 arch/arm/kernel/hw_breakpoint.c:479 (set (subreg:SI (reg:QI 140) 0)
        (zero_extract:SI (reg/v:SI 136 [ ctrl ])
            (const_int 2 [0x2])
            (const_int 27 [0x1b]))) 124 {extzv_t2} (nil))

(insn 11 10 12 2 arch/arm/kernel/hw_breakpoint.c:479 (set (reg:SI 141)
        (zero_extend:SI (reg:QI 140))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 12 11 13 2 arch/arm/kernel/hw_breakpoint.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 104 2 arch/arm/kernel/hw_breakpoint.c:479 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 2 -> ( 7 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138 141


;; Succ edge  7 [29.0%] 
;; Succ edge  3 [71.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [71.0%]  (fallthru)
(note 104 13 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 104 15 3 arch/arm/kernel/hw_breakpoint.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 3 [0x3]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 15 14 105 3 arch/arm/kernel/hw_breakpoint.c:479 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 3 -> ( 8 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138 141


;; Succ edge  8 [29.0%] 
;; Succ edge  4 [71.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [71.0%]  (fallthru)
(note 105 15 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 105 17 4 arch/arm/kernel/hw_breakpoint.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 17 16 21 4 arch/arm/kernel/hw_breakpoint.c:479 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138


;; Succ edge  6 [29.0%] 
;; Succ edge  5 [71.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  gen 	 142
;; live  kill	

;; Pred edge  4 [71.0%]  (fallthru)
(note 21 17 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 5 arch/arm/kernel/hw_breakpoint.c:481 (set (reg:SI 142)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 26 5 arch/arm/kernel/hw_breakpoint.c:481 (set (mem:SI (reg/v/f:SI 138 [ gen_type ]) [0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  gen 	 143
;; live  kill	

;; Pred edge  4 [29.0%] 
(code_label 26 23 27 6 23 "" [1 uses])

(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 6 arch/arm/kernel/hw_breakpoint.c:484 (set (reg:SI 143)
        (reg:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 29 28 32 6 arch/arm/kernel/hw_breakpoint.c:484 (set (mem:SI (reg/v/f:SI 138 [ gen_type ]) [0 S4 A32])
        (reg:SI 141)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  gen 	 144
;; live  kill	

;; Pred edge  2 [29.0%] 
(code_label 32 29 33 7 24 "" [1 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 7 arch/arm/kernel/hw_breakpoint.c:487 (set (reg:SI 144)
        (reg:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn 35 34 38 7 arch/arm/kernel/hw_breakpoint.c:487 (set (mem:SI (reg/v/f:SI 138 [ gen_type ]) [0 S4 A32])
        (reg:SI 141)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 145
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  gen 	 145
;; live  kill	

;; Pred edge  3 [29.0%] 
(code_label 38 35 39 8 25 "" [1 uses])

(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 8 arch/arm/kernel/hw_breakpoint.c:490 (set (reg:SI 145)
        (reg:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))

(insn 41 40 42 8 arch/arm/kernel/hw_breakpoint.c:490 (set (mem:SI (reg/v/f:SI 138 [ gen_type ]) [0 S4 A32])
        (reg:SI 141)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 42 41 43 9 26 "" [0 uses])

(note 43 42 44 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 9 arch/arm/kernel/hw_breakpoint.c:497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ ctrl$len ])
            (const_int 3 [0x3]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 45 44 107 9 arch/arm/kernel/hw_breakpoint.c:497 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 9 -> ( 16 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137


;; Succ edge  16 [29.0%] 
;; Succ edge  10 [71.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [71.0%]  (fallthru)
(note 107 45 46 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 46 107 47 10 arch/arm/kernel/hw_breakpoint.c:497 (set (reg:CC 24 cc)
        (reg:CC 24 cc)) 226 {*deleted_compare} (nil))

(jump_insn 47 46 108 10 arch/arm/kernel/hw_breakpoint.c:497 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137


;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 108 47 48 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 48 108 49 11 arch/arm/kernel/hw_breakpoint.c:497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ ctrl$len ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 49 48 52 11 arch/arm/kernel/hw_breakpoint.c:497 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 11 -> ( 15 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137


;; Succ edge  15 [29.0%] 
;; Succ edge  14 [71.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%] 
(code_label 52 49 110 12 32 "" [1 uses])

(note 110 52 53 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 53 110 54 12 arch/arm/kernel/hw_breakpoint.c:497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ ctrl$len ])
            (const_int 15 [0xf]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 54 53 111 12 arch/arm/kernel/hw_breakpoint.c:497 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 12 -> ( 17 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137


;; Succ edge  17 [29.0%] 
;; Succ edge  13 [71.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [71.0%]  (fallthru)
(note 111 54 55 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 55 111 56 13 arch/arm/kernel/hw_breakpoint.c:497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ ctrl$len ])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 56 55 59 13 arch/arm/kernel/hw_breakpoint.c:497 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 85)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 13 -> ( 18 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137


;; Succ edge  18 [29.0%] 
;; Succ edge  14 [71.0%]  (fallthru)

;; Start of basic block ( 13 11) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  13 [71.0%]  (fallthru)
;; Pred edge  11 [71.0%]  (fallthru)
(code_label 59 56 60 14 27 "" [0 uses])

(note 60 59 61 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 64 14 arch/arm/kernel/hw_breakpoint.c:511 (set (reg:SI 134 [ D.23917 ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 134 146
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 134 146
;; live  kill	

;; Pred edge  11 [29.0%] 
(code_label 64 61 65 15 28 "" [1 uses])

(note 65 64 66 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 15 arch/arm/kernel/hw_breakpoint.c:499 (set (reg:SI 146)
        (reg:SI 133 [ ctrl$len ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 67 66 68 15 arch/arm/kernel/hw_breakpoint.c:499 (set (mem:SI (reg/v/f:SI 137 [ gen_len ]) [0 S4 A32])
        (reg:SI 133 [ ctrl$len ])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 71 15 arch/arm/kernel/hw_breakpoint.c:514 (set (reg:SI 134 [ D.23917 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 134 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 134 147
;; live  kill	

;; Pred edge  9 [29.0%] 
(code_label 71 68 72 16 29 "" [1 uses])

(note 72 71 73 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 16 arch/arm/kernel/hw_breakpoint.c:502 (set (reg:SI 147)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 16 arch/arm/kernel/hw_breakpoint.c:502 (set (mem:SI (reg/v/f:SI 137 [ gen_len ]) [0 S4 A32])
        (reg:SI 147)) 167 {*arm_movsi_insn} (nil))

(insn 75 74 78 16 arch/arm/kernel/hw_breakpoint.c:514 (set (reg:SI 134 [ D.23917 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 134 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 134 148
;; live  kill	

;; Pred edge  12 [29.0%] 
(code_label 78 75 79 17 30 "" [1 uses])

(note 79 78 80 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 17 arch/arm/kernel/hw_breakpoint.c:505 (set (reg:SI 148)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 17 arch/arm/kernel/hw_breakpoint.c:505 (set (mem:SI (reg/v/f:SI 137 [ gen_len ]) [0 S4 A32])
        (reg:SI 148)) 167 {*arm_movsi_insn} (nil))

(insn 82 81 85 17 arch/arm/kernel/hw_breakpoint.c:514 (set (reg:SI 134 [ D.23917 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 134 149
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 134 149
;; live  kill	

;; Pred edge  13 [29.0%] 
(code_label 85 82 86 18 31 "" [1 uses])

(note 86 85 87 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 87 86 88 18 arch/arm/kernel/hw_breakpoint.c:508 (set (reg:SI 149)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 18 arch/arm/kernel/hw_breakpoint.c:508 (set (mem:SI (reg/v/f:SI 137 [ gen_len ]) [0 S4 A32])
        (reg:SI 149)) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 18 arch/arm/kernel/hw_breakpoint.c:514 (set (reg:SI 134 [ D.23917 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 14 16 15 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 135
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 135
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 90 89 91 19 33 "" [0 uses])

(note 91 90 92 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 96 19 arch/arm/kernel/hw_breakpoint.c:515 (set (reg:SI 135 [ <result> ])
        (reg:SI 134 [ D.23917 ])) 167 {*arm_movsi_insn} (nil))

(insn 96 92 102 19 arch/arm/kernel/hw_breakpoint.c:515 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ D.23917 ])) 167 {*arm_movsi_insn} (nil))

(insn 102 96 0 19 arch/arm/kernel/hw_breakpoint.c:515 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 19 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 28.
deleting insn with uid = 28.
rescanning insn with uid = 29.
deleting insn with uid = 29.
rescanning insn with uid = 34.
deleting insn with uid = 34.
rescanning insn with uid = 35.
deleting insn with uid = 35.
rescanning insn with uid = 40.
deleting insn with uid = 40.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 46.
deleting insn with uid = 46.
rescanning insn with uid = 66.
deleting insn with uid = 66.
rescanning insn with uid = 67.
deleting insn with uid = 67.
rescanning insn with uid = 96.
deleting insn with uid = 96.
ending the processing of deferred insns

;; Function hw_breakpoint_pmu_read (hw_breakpoint_pmu_read)[0:1271]


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


hw_breakpoint_pmu_read

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 0{0 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
Finished finding needed instructions:
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


try_optimize_cfg iteration 1



hw_breakpoint_pmu_read

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 0{0 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function hw_breakpoint_exceptions_notify (hw_breakpoint_exceptions_notify)[0:1272]


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


hw_breakpoint_exceptions_notify

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} 
;;    total ref usage 23{12d,11u,0e} in 3{3 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 18 to worklist
Finished finding needed instructions:
processing block 2 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 12 to worklist
  Adding insn 8 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
;; Following path with 3 sets: 2 


try_optimize_cfg iteration 1



hw_breakpoint_exceptions_notify

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} 
;;    total ref usage 23{12d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 5 6 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 12 2 arch/arm/kernel/hw_breakpoint.c:976 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 12 8 18 2 arch/arm/kernel/hw_breakpoint.c:976 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 18 12 0 2 arch/arm/kernel/hw_breakpoint.c:976 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function write_wb_reg (write_wb_reg)[0:1242]


69 basic blocks, 132 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 9990, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 9990, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  67 [1.5%]  3 [1.5%]  4 [1.5%]  5 [1.5%]  6 [1.5%]  7 [1.5%]  8 [1.5%]  9 [1.5%]  10 [1.5%]  11 [1.5%]  12 [1.5%]  13 [1.5%]  14 [1.5%]  15 [1.5%]  16 [1.5%]  17 [1.5%]  18 [1.5%]  19 [1.5%]  20 [1.5%]  21 [1.5%]  22 [1.5%]  23 [1.5%]  24 [1.5%]  25 [1.5%]  26 [1.5%]  27 [1.5%]  28 [1.5%]  29 [1.5%]  30 [1.5%]  31 [1.5%]  32 [1.5%]  33 [1.5%]  34 [1.5%]  35 [1.5%]  36 [1.5%]  37 [1.5%]  38 [1.5%]  39 [1.5%]  40 [1.5%]  41 [1.5%]  42 [1.5%]  43 [1.5%]  44 [1.5%]  45 [1.5%]  46 [1.5%]  47 [1.5%]  48 [1.5%]  49 [1.5%]  50 [1.5%]  51 [1.5%]  52 [1.5%]  53 [1.5%]  54 [1.5%]  55 [1.5%]  56 [1.5%]  57 [1.5%]  58 [1.5%]  59 [1.5%]  60 [1.5%]  61 [1.5%]  62 [1.5%]  63 [1.5%]  64 [1.5%]  65 [1.5%]  66 [1.5%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 33 , prev 32, next 34, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 34 , prev 33, next 35, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 35 , prev 34, next 36, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 36 , prev 35, next 37, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 37 , prev 36, next 38, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 38 , prev 37, next 39, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 39 , prev 38, next 40, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 40 , prev 39, next 41, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 41 , prev 40, next 42, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 42 , prev 41, next 43, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 43 , prev 42, next 44, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 44 , prev 43, next 45, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 45 , prev 44, next 46, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 46 , prev 45, next 47, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 47 , prev 46, next 48, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 48 , prev 47, next 49, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 49 , prev 48, next 50, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 50 , prev 49, next 51, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 51 , prev 50, next 52, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 52 , prev 51, next 53, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 53 , prev 52, next 54, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 54 , prev 53, next 55, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 55 , prev 54, next 56, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 56 , prev 55, next 57, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 57 , prev 56, next 58, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 58 , prev 57, next 59, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 59 , prev 58, next 60, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 60 , prev 59, next 61, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 61 , prev 60, next 62, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 62 , prev 61, next 63, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 63 , prev 62, next 64, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 64 , prev 63, next 65, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 65 , prev 64, next 66, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 66 , prev 65, next 67, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 67 , prev 66, next 68, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 68 , prev 67, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [100.0%]  (fallthru) 4 [100.0%]  (fallthru) 5 [100.0%]  (fallthru) 6 [100.0%]  (fallthru) 7 [100.0%]  (fallthru) 8 [100.0%]  (fallthru) 9 [100.0%]  (fallthru) 10 [100.0%]  (fallthru) 11 [100.0%]  (fallthru) 12 [100.0%]  (fallthru) 13 [100.0%]  (fallthru) 14 [100.0%]  (fallthru) 15 [100.0%]  (fallthru) 16 [100.0%]  (fallthru) 17 [100.0%]  (fallthru) 18 [100.0%]  (fallthru) 19 [100.0%]  (fallthru) 20 [100.0%]  (fallthru) 21 [100.0%]  (fallthru) 22 [100.0%]  (fallthru) 23 [100.0%]  (fallthru) 24 [100.0%]  (fallthru) 25 [100.0%]  (fallthru) 26 [100.0%]  (fallthru) 27 [100.0%]  (fallthru) 28 [100.0%]  (fallthru) 29 [100.0%]  (fallthru) 30 [100.0%]  (fallthru) 31 [100.0%]  (fallthru) 32 [100.0%]  (fallthru) 33 [100.0%]  (fallthru) 34 [100.0%]  (fallthru) 35 [100.0%]  (fallthru) 36 [100.0%]  (fallthru) 37 [100.0%]  (fallthru) 38 [100.0%]  (fallthru) 39 [100.0%]  (fallthru) 40 [100.0%]  (fallthru) 41 [100.0%]  (fallthru) 42 [100.0%]  (fallthru) 43 [100.0%]  (fallthru) 44 [100.0%]  (fallthru) 45 [100.0%]  (fallthru) 46 [100.0%]  (fallthru) 47 [100.0%]  (fallthru) 48 [100.0%]  (fallthru) 49 [100.0%]  (fallthru) 50 [100.0%]  (fallthru) 51 [100.0%]  (fallthru) 52 [100.0%]  (fallthru) 53 [100.0%]  (fallthru) 54 [100.0%]  (fallthru) 55 [100.0%]  (fallthru) 56 [100.0%]  (fallthru) 57 [100.0%]  (fallthru) 58 [100.0%]  (fallthru) 59 [100.0%]  (fallthru) 60 [100.0%]  (fallthru) 61 [100.0%]  (fallthru) 62 [100.0%]  (fallthru) 63 [100.0%]  (fallthru) 64 [100.0%]  (fallthru) 65 [100.0%]  (fallthru) 66 [100.0%]  (fallthru) 67 [100.0%]  (fallthru)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 68, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  68 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 69 n_edges 132 count 136 (    2)


write_wb_reg

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r11={1d,68u} r12={2d} r13={1d,69u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d} r25={1d,68u} r26={1d,67u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} r134={1d,64u} r135={1d,2u} r136={1d,1u} 
;;    total ref usage 480{134d,346u,0e} in 73{72 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 67 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 68 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[4]->( 68 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[5]->( 68 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[6]->( 68 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[7]->( 68 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[8]->( 68 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[9]->( 68 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[10]->( 68 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[11]->( 68 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[12]->( 68 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[13]->( 68 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[14]->( 68 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[15]->( 68 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[16]->( 68 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[17]->( 68 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[18]->( 68 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[19]->( 68 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[20]->( 68 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[21]->( 68 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[22]->( 68 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[23]->( 68 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[24]->( 68 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[25]->( 68 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[26]->( 68 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[27]->( 68 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[28]->( 68 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[29]->( 68 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[30]->( 68 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[31]->( 68 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[32]->( 68 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[33]->( 68 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[34]->( 68 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[35]->( 68 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[36]->( 68 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[37]->( 68 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[38]->( 68 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[39]->( 68 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[40]->( 68 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[41]->( 68 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[42]->( 68 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[43]->( 68 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[44]->( 68 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[45]->( 68 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[46]->( 68 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[47]->( 68 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[48]->( 68 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[49]->( 68 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[50]->( 68 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[51]->( 68 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[52]->( 68 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[53]->( 68 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[54]->( 68 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[55]->( 68 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[56]->( 68 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[57]->( 68 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[58]->( 68 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[59]->( 68 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[60]->( 68 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[61]->( 68 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[62]->( 68 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[63]->( 68 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[64]->( 68 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[65]->( 68 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[66]->( 68 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[67]->( 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 )->[68]->( 1 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 68 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 14 to worklist
  Adding insn 19 to worklist
  Adding insn 24 to worklist
  Adding insn 29 to worklist
  Adding insn 34 to worklist
  Adding insn 39 to worklist
  Adding insn 44 to worklist
  Adding insn 49 to worklist
  Adding insn 54 to worklist
  Adding insn 59 to worklist
  Adding insn 64 to worklist
  Adding insn 69 to worklist
  Adding insn 74 to worklist
  Adding insn 79 to worklist
  Adding insn 84 to worklist
  Adding insn 89 to worklist
  Adding insn 94 to worklist
  Adding insn 99 to worklist
  Adding insn 104 to worklist
  Adding insn 109 to worklist
  Adding insn 114 to worklist
  Adding insn 119 to worklist
  Adding insn 124 to worklist
  Adding insn 129 to worklist
  Adding insn 134 to worklist
  Adding insn 139 to worklist
  Adding insn 144 to worklist
  Adding insn 149 to worklist
  Adding insn 154 to worklist
  Adding insn 159 to worklist
  Adding insn 164 to worklist
  Adding insn 169 to worklist
  Adding insn 174 to worklist
  Adding insn 179 to worklist
  Adding insn 184 to worklist
  Adding insn 189 to worklist
  Adding insn 194 to worklist
  Adding insn 199 to worklist
  Adding insn 204 to worklist
  Adding insn 209 to worklist
  Adding insn 214 to worklist
  Adding insn 219 to worklist
  Adding insn 224 to worklist
  Adding insn 229 to worklist
  Adding insn 234 to worklist
  Adding insn 239 to worklist
  Adding insn 244 to worklist
  Adding insn 249 to worklist
  Adding insn 254 to worklist
  Adding insn 259 to worklist
  Adding insn 264 to worklist
  Adding insn 269 to worklist
  Adding insn 274 to worklist
  Adding insn 279 to worklist
  Adding insn 284 to worklist
  Adding insn 289 to worklist
  Adding insn 294 to worklist
  Adding insn 299 to worklist
  Adding insn 304 to worklist
  Adding insn 309 to worklist
  Adding insn 314 to worklist
  Adding insn 319 to worklist
  Adding insn 324 to worklist
  Adding insn 329 to worklist
  Adding insn 337 to worklist
  Adding insn 340 to worklist
Finished finding needed instructions:
processing block 68 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 67 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 336 to worklist
  Adding insn 335 to worklist
  Adding insn 334 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 9 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 10 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 11 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 12 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 13 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 14 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 15 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 16 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 17 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 18 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 19 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 20 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 21 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 22 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 23 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 24 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 25 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 26 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 27 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 28 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 29 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 30 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 31 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 32 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 33 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 34 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 35 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 36 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 37 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 38 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 39 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 40 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 41 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 42 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 43 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 44 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 45 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 46 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 47 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 48 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 49 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 50 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 51 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 52 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 53 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 54 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 55 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 56 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 57 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 58 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 59 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 60 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 61 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 62 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 63 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 64 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 65 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 66 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
  Adding insn 7 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 69 n_edges 132 count 136 (    2)
;; Following path with 6 sets: 2 
;; Following path with 1 sets: 66 
;; Following path with 1 sets: 65 
;; Following path with 1 sets: 64 
;; Following path with 1 sets: 63 
;; Following path with 1 sets: 62 
;; Following path with 1 sets: 61 
;; Following path with 1 sets: 60 
;; Following path with 1 sets: 59 
;; Following path with 1 sets: 58 
;; Following path with 1 sets: 57 
;; Following path with 1 sets: 56 
;; Following path with 1 sets: 55 
;; Following path with 1 sets: 54 
;; Following path with 1 sets: 53 
;; Following path with 1 sets: 52 
;; Following path with 1 sets: 51 
;; Following path with 1 sets: 50 
;; Following path with 1 sets: 49 
;; Following path with 1 sets: 48 
;; Following path with 1 sets: 47 
;; Following path with 1 sets: 46 
;; Following path with 1 sets: 45 
;; Following path with 1 sets: 44 
;; Following path with 1 sets: 43 
;; Following path with 1 sets: 42 
;; Following path with 1 sets: 41 
;; Following path with 1 sets: 40 
;; Following path with 1 sets: 39 
;; Following path with 1 sets: 38 
;; Following path with 1 sets: 37 
;; Following path with 1 sets: 36 
;; Following path with 1 sets: 35 
;; Following path with 1 sets: 34 
;; Following path with 1 sets: 33 
;; Following path with 1 sets: 32 
;; Following path with 1 sets: 31 
;; Following path with 1 sets: 30 
;; Following path with 1 sets: 29 
;; Following path with 1 sets: 28 
;; Following path with 1 sets: 27 
;; Following path with 1 sets: 26 
;; Following path with 1 sets: 25 
;; Following path with 1 sets: 24 
;; Following path with 1 sets: 23 
;; Following path with 1 sets: 22 
;; Following path with 1 sets: 21 
;; Following path with 1 sets: 20 
;; Following path with 1 sets: 19 
;; Following path with 1 sets: 18 
;; Following path with 1 sets: 17 
;; Following path with 1 sets: 16 
;; Following path with 1 sets: 15 
;; Following path with 1 sets: 14 
;; Following path with 1 sets: 13 
;; Following path with 1 sets: 12 
;; Following path with 1 sets: 11 
;; Following path with 1 sets: 10 
;; Following path with 1 sets: 9 
;; Following path with 1 sets: 8 
;; Following path with 1 sets: 7 
;; Following path with 1 sets: 6 
;; Following path with 1 sets: 5 
;; Following path with 1 sets: 4 
;; Following path with 1 sets: 3 
;; Following path with 6 sets: 67 
;; Following path with 2 sets: 68 


try_optimize_cfg iteration 1



write_wb_reg

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={2d} r3={2d} r11={1d,68u} r12={2d} r13={1d,69u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d} r25={1d,68u} r26={1d,67u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} r134={1d,64u} r135={1d,2u} r136={1d,1u} 
;;    total ref usage 480{134d,346u,0e} in 73{72 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 135
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 134 135
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/hw_breakpoint.c:121 (set (reg/v:SI 133 [ n ])
        (reg:SI 0 r0 [ n ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/hw_breakpoint.c:121 (set (reg/v:SI 134 [ val ])
        (reg:SI 1 r1 [ val ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/hw_breakpoint.c:122 (set (reg:SI 135)
        (plus:SI (reg/v:SI 133 [ n ])
            (const_int -64 [0xffffffffffffffc0]))) 4 {*arm_addsi3} (nil))

(jump_insn 8 7 12 2 arch/arm/kernel/hw_breakpoint.c:122 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 135)
                        (const_int 63 [0x3f]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 135)
                                (const_int 4 [0x4]))
                            (label_ref 9)) [0 S4 A32])
                    (label_ref 332)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 9))
        ]) 265 {arm_casesi_internal} (insn_list:REG_LABEL_TARGET 332 (nil)))
;; End of basic block 2 -> ( 67 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  67 [1.5%] 
;; Succ edge  3 [1.5%] 
;; Succ edge  4 [1.5%] 
;; Succ edge  5 [1.5%] 
;; Succ edge  6 [1.5%] 
;; Succ edge  7 [1.5%] 
;; Succ edge  8 [1.5%] 
;; Succ edge  9 [1.5%] 
;; Succ edge  10 [1.5%] 
;; Succ edge  11 [1.5%] 
;; Succ edge  12 [1.5%] 
;; Succ edge  13 [1.5%] 
;; Succ edge  14 [1.5%] 
;; Succ edge  15 [1.5%] 
;; Succ edge  16 [1.5%] 
;; Succ edge  17 [1.5%] 
;; Succ edge  18 [1.5%] 
;; Succ edge  19 [1.5%] 
;; Succ edge  20 [1.5%] 
;; Succ edge  21 [1.5%] 
;; Succ edge  22 [1.5%] 
;; Succ edge  23 [1.5%] 
;; Succ edge  24 [1.5%] 
;; Succ edge  25 [1.5%] 
;; Succ edge  26 [1.5%] 
;; Succ edge  27 [1.5%] 
;; Succ edge  28 [1.5%] 
;; Succ edge  29 [1.5%] 
;; Succ edge  30 [1.5%] 
;; Succ edge  31 [1.5%] 
;; Succ edge  32 [1.5%] 
;; Succ edge  33 [1.5%] 
;; Succ edge  34 [1.5%] 
;; Succ edge  35 [1.5%] 
;; Succ edge  36 [1.5%] 
;; Succ edge  37 [1.5%] 
;; Succ edge  38 [1.5%] 
;; Succ edge  39 [1.5%] 
;; Succ edge  40 [1.5%] 
;; Succ edge  41 [1.5%] 
;; Succ edge  42 [1.5%] 
;; Succ edge  43 [1.5%] 
;; Succ edge  44 [1.5%] 
;; Succ edge  45 [1.5%] 
;; Succ edge  46 [1.5%] 
;; Succ edge  47 [1.5%] 
;; Succ edge  48 [1.5%] 
;; Succ edge  49 [1.5%] 
;; Succ edge  50 [1.5%] 
;; Succ edge  51 [1.5%] 
;; Succ edge  52 [1.5%] 
;; Succ edge  53 [1.5%] 
;; Succ edge  54 [1.5%] 
;; Succ edge  55 [1.5%] 
;; Succ edge  56 [1.5%] 
;; Succ edge  57 [1.5%] 
;; Succ edge  58 [1.5%] 
;; Succ edge  59 [1.5%] 
;; Succ edge  60 [1.5%] 
;; Succ edge  61 [1.5%] 
;; Succ edge  62 [1.5%] 
;; Succ edge  63 [1.5%] 
;; Succ edge  64 [1.5%] 
;; Succ edge  65 [1.5%] 
;; Succ edge  66 [1.5%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 12 8 13 3 45 "" [1 uses])

(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 17 3 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c0, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 3 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 17 14 18 4 46 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 22 4 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c1, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 4 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 22 19 23 5 47 "" [1 uses])

(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 27 5 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c2, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 5 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 27 24 28 6 48 "" [1 uses])

(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 32 6 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c3, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 6 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 32 29 33 7 49 "" [1 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 37 7 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c4, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 7 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 37 34 38 8 50 "" [1 uses])

(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 42 8 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c5, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 8 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 42 39 43 9 51 "" [1 uses])

(note 43 42 44 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 47 9 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c6, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 9 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 47 44 48 10 52 "" [1 uses])

(note 48 47 49 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 52 10 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c7, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 10 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 52 49 53 11 53 "" [1 uses])

(note 53 52 54 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 57 11 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c8, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 11 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 57 54 58 12 54 "" [1 uses])

(note 58 57 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 62 12 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c9, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 12 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 62 59 63 13 55 "" [1 uses])

(note 63 62 64 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 67 13 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c10, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 13 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 67 64 68 14 56 "" [1 uses])

(note 68 67 69 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 72 14 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c11, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 14 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 72 69 73 15 57 "" [1 uses])

(note 73 72 74 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 77 15 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c12, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 15 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 77 74 78 16 58 "" [1 uses])

(note 78 77 79 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 82 16 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c13, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 16 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 82 79 83 17 59 "" [1 uses])

(note 83 82 84 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 87 17 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c14, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 17 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 87 84 88 18 60 "" [1 uses])

(note 88 87 89 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 92 18 arch/arm/kernel/hw_breakpoint.c:123 (asm_operands/v ("mcr p14, 0, %0, c0,c15, 4") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082454) -1 (nil))
;; End of basic block 18 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 92 89 93 19 61 "" [1 uses])

(note 93 92 94 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 97 19 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c0, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 19 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 97 94 98 20 62 "" [1 uses])

(note 98 97 99 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 102 20 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c1, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 20 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 102 99 103 21 63 "" [1 uses])

(note 103 102 104 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 107 21 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c2, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 21 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 107 104 108 22 64 "" [1 uses])

(note 108 107 109 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 112 22 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c3, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 22 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 112 109 113 23 65 "" [1 uses])

(note 113 112 114 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 117 23 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c4, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 23 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 117 114 118 24 66 "" [1 uses])

(note 118 117 119 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 122 24 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c5, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 24 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 122 119 123 25 67 "" [1 uses])

(note 123 122 124 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 127 25 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c6, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 25 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 127 124 128 26 68 "" [1 uses])

(note 128 127 129 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 129 128 132 26 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c7, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 26 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 132 129 133 27 69 "" [1 uses])

(note 133 132 134 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 137 27 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c8, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 27 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 137 134 138 28 70 "" [1 uses])

(note 138 137 139 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 139 138 142 28 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c9, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 28 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 142 139 143 29 71 "" [1 uses])

(note 143 142 144 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 147 29 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c10, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 29 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 147 144 148 30 72 "" [1 uses])

(note 148 147 149 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 152 30 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c11, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 30 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 152 149 153 31 73 "" [1 uses])

(note 153 152 154 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 154 153 157 31 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c12, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 31 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 157 154 158 32 74 "" [1 uses])

(note 158 157 159 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 162 32 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c13, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 32 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 162 159 163 33 75 "" [1 uses])

(note 163 162 164 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 167 33 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c14, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 33 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 167 164 168 34 76 "" [1 uses])

(note 168 167 169 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 172 34 arch/arm/kernel/hw_breakpoint.c:124 (asm_operands/v ("mcr p14, 0, %0, c0,c15, 5") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082582) -1 (nil))
;; End of basic block 34 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 172 169 173 35 77 "" [1 uses])

(note 173 172 174 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 174 173 177 35 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c0, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 35 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 177 174 178 36 78 "" [1 uses])

(note 178 177 179 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 182 36 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c1, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 36 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 182 179 183 37 79 "" [1 uses])

(note 183 182 184 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 187 37 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c2, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 37 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 187 184 188 38 80 "" [1 uses])

(note 188 187 189 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 192 38 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c3, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 38 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 192 189 193 39 81 "" [1 uses])

(note 193 192 194 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 194 193 197 39 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c4, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 39 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 197 194 198 40 82 "" [1 uses])

(note 198 197 199 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 202 40 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c5, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 40 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 202 199 203 41 83 "" [1 uses])

(note 203 202 204 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 204 203 207 41 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c6, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 41 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 207 204 208 42 84 "" [1 uses])

(note 208 207 209 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 209 208 212 42 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c7, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 42 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 212 209 213 43 85 "" [1 uses])

(note 213 212 214 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 217 43 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c8, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 43 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 217 214 218 44 86 "" [1 uses])

(note 218 217 219 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 222 44 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c9, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 44 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 222 219 223 45 87 "" [1 uses])

(note 223 222 224 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 227 45 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c10, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 45 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 227 224 228 46 88 "" [1 uses])

(note 228 227 229 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 229 228 232 46 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c11, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 46 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 232 229 233 47 89 "" [1 uses])

(note 233 232 234 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 234 233 237 47 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c12, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 47 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 237 234 238 48 90 "" [1 uses])

(note 238 237 239 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 239 238 242 48 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c13, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 48 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 242 239 243 49 91 "" [1 uses])

(note 243 242 244 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 244 243 247 49 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c14, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 49 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 247 244 248 50 92 "" [1 uses])

(note 248 247 249 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 252 50 arch/arm/kernel/hw_breakpoint.c:125 (asm_operands/v ("mcr p14, 0, %0, c0,c15, 6") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082710) -1 (nil))
;; End of basic block 50 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 252 249 253 51 93 "" [1 uses])

(note 253 252 254 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 254 253 257 51 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c0, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 51 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 257 254 258 52 94 "" [1 uses])

(note 258 257 259 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 262 52 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c1, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 52 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 262 259 263 53 95 "" [1 uses])

(note 263 262 264 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 264 263 267 53 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c2, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 53 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 267 264 268 54 96 "" [1 uses])

(note 268 267 269 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 269 268 272 54 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c3, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 54 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 272 269 273 55 97 "" [1 uses])

(note 273 272 274 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 274 273 277 55 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c4, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 55 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 277 274 278 56 98 "" [1 uses])

(note 278 277 279 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 279 278 282 56 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c5, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 56 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 282 279 283 57 99 "" [1 uses])

(note 283 282 284 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 284 283 287 57 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c6, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 57 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 287 284 288 58 100 "" [1 uses])

(note 288 287 289 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 289 288 292 58 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c7, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 58 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 292 289 293 59 101 "" [1 uses])

(note 293 292 294 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 297 59 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c8, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 59 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 297 294 298 60 102 "" [1 uses])

(note 298 297 299 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 299 298 302 60 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c9, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 60 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 302 299 303 61 103 "" [1 uses])

(note 303 302 304 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 307 61 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c10, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 61 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 307 304 308 62 104 "" [1 uses])

(note 308 307 309 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 309 308 312 62 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c11, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 62 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 312 309 313 63 105 "" [1 uses])

(note 313 312 314 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 314 313 317 63 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c12, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 63 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 317 314 318 64 106 "" [1 uses])

(note 318 317 319 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 319 318 322 64 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c13, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 64 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 322 319 323 65 107 "" [1 uses])

(note 323 322 324 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 324 323 327 65 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c14, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 65 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 327 324 328 66 108 "" [1 uses])

(note 328 327 329 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 332 66 arch/arm/kernel/hw_breakpoint.c:126 (asm_operands/v ("mcr p14, 0, %0, c0,c15, 7") ("") 0 [
            (reg/v:SI 134 [ val ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8082838) -1 (nil))
;; End of basic block 66 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0] 1 [r1] 136
;; live  kill	 14 [lr]

;; Pred edge  2 [1.5%] 
(code_label 332 329 333 67 44 "" [1 uses])

(note 333 332 334 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 334 333 335 67 arch/arm/kernel/hw_breakpoint.c:128 (set (reg/f:SI 136)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10fe20c0>)) 167 {*arm_movsi_insn} (nil))

(insn 335 334 336 67 arch/arm/kernel/hw_breakpoint.c:128 (set (reg:SI 0 r0)
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10fe20c0>)
        (nil)))

(insn 336 335 337 67 arch/arm/kernel/hw_breakpoint.c:128 (set (reg:SI 1 r1)
        (reg/v:SI 133 [ n ])) 167 {*arm_movsi_insn} (nil))

(call_insn 337 336 338 67 arch/arm/kernel/hw_breakpoint.c:128 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 67 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%]  (fallthru)
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  39 [100.0%]  (fallthru)
;; Pred edge  40 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru)
;; Pred edge  46 [100.0%]  (fallthru)
;; Pred edge  47 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (fallthru)
;; Pred edge  50 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  54 [100.0%]  (fallthru)
;; Pred edge  55 [100.0%]  (fallthru)
;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  57 [100.0%]  (fallthru)
;; Pred edge  58 [100.0%]  (fallthru)
;; Pred edge  59 [100.0%]  (fallthru)
;; Pred edge  60 [100.0%]  (fallthru)
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  62 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru)
;; Pred edge  64 [100.0%]  (fallthru)
;; Pred edge  65 [100.0%]  (fallthru)
;; Pred edge  66 [100.0%]  (fallthru)
;; Pred edge  67 [100.0%]  (fallthru)
(code_label 338 337 339 68 110 "" [0 uses])

(note 339 338 340 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 340 339 0 68 arch/arm/kernel/hw_breakpoint.c:131 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8083478)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 68 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function read_wb_reg (read_wb_reg)[0:1241]


69 basic blocks, 132 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 9990, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 9990, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  67 [1.5%]  3 [1.5%]  4 [1.5%]  5 [1.5%]  6 [1.5%]  7 [1.5%]  8 [1.5%]  9 [1.5%]  10 [1.5%]  11 [1.5%]  12 [1.5%]  13 [1.5%]  14 [1.5%]  15 [1.5%]  16 [1.5%]  17 [1.5%]  18 [1.5%]  19 [1.5%]  20 [1.5%]  21 [1.5%]  22 [1.5%]  23 [1.5%]  24 [1.5%]  25 [1.5%]  26 [1.5%]  27 [1.5%]  28 [1.5%]  29 [1.5%]  30 [1.5%]  31 [1.5%]  32 [1.5%]  33 [1.5%]  34 [1.5%]  35 [1.5%]  36 [1.5%]  37 [1.5%]  38 [1.5%]  39 [1.5%]  40 [1.5%]  41 [1.5%]  42 [1.5%]  43 [1.5%]  44 [1.5%]  45 [1.5%]  46 [1.5%]  47 [1.5%]  48 [1.5%]  49 [1.5%]  50 [1.5%]  51 [1.5%]  52 [1.5%]  53 [1.5%]  54 [1.5%]  55 [1.5%]  56 [1.5%]  57 [1.5%]  58 [1.5%]  59 [1.5%]  60 [1.5%]  61 [1.5%]  62 [1.5%]  63 [1.5%]  64 [1.5%]  65 [1.5%]  66 [1.5%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 33 , prev 32, next 34, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 34 , prev 33, next 35, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 35 , prev 34, next 36, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 36 , prev 35, next 37, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 37 , prev 36, next 38, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 38 , prev 37, next 39, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 39 , prev 38, next 40, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 40 , prev 39, next 41, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 41 , prev 40, next 42, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 42 , prev 41, next 43, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 43 , prev 42, next 44, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 44 , prev 43, next 45, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 45 , prev 44, next 46, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 46 , prev 45, next 47, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 47 , prev 46, next 48, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 48 , prev 47, next 49, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 49 , prev 48, next 50, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 50 , prev 49, next 51, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 51 , prev 50, next 52, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 52 , prev 51, next 53, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 53 , prev 52, next 54, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 54 , prev 53, next 55, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 55 , prev 54, next 56, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 56 , prev 55, next 57, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 57 , prev 56, next 58, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 58 , prev 57, next 59, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 59 , prev 58, next 60, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 60 , prev 59, next 61, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 61 , prev 60, next 62, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 62 , prev 61, next 63, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 63 , prev 62, next 64, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 64 , prev 63, next 65, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 65 , prev 64, next 66, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 66 , prev 65, next 67, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 67 , prev 66, next 68, loop_depth 0, count 0, freq 154, maybe hot.
Predecessors:  2 [1.5%] 
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  68 [100.0%]  (fallthru)


Basic block 68 , prev 67, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [100.0%]  (fallthru) 4 [100.0%]  (fallthru) 5 [100.0%]  (fallthru) 6 [100.0%]  (fallthru) 7 [100.0%]  (fallthru) 8 [100.0%]  (fallthru) 9 [100.0%]  (fallthru) 10 [100.0%]  (fallthru) 11 [100.0%]  (fallthru) 12 [100.0%]  (fallthru) 13 [100.0%]  (fallthru) 14 [100.0%]  (fallthru) 15 [100.0%]  (fallthru) 16 [100.0%]  (fallthru) 17 [100.0%]  (fallthru) 18 [100.0%]  (fallthru) 19 [100.0%]  (fallthru) 20 [100.0%]  (fallthru) 21 [100.0%]  (fallthru) 22 [100.0%]  (fallthru) 23 [100.0%]  (fallthru) 24 [100.0%]  (fallthru) 25 [100.0%]  (fallthru) 26 [100.0%]  (fallthru) 27 [100.0%]  (fallthru) 28 [100.0%]  (fallthru) 29 [100.0%]  (fallthru) 30 [100.0%]  (fallthru) 31 [100.0%]  (fallthru) 32 [100.0%]  (fallthru) 33 [100.0%]  (fallthru) 34 [100.0%]  (fallthru) 35 [100.0%]  (fallthru) 36 [100.0%]  (fallthru) 37 [100.0%]  (fallthru) 38 [100.0%]  (fallthru) 39 [100.0%]  (fallthru) 40 [100.0%]  (fallthru) 41 [100.0%]  (fallthru) 42 [100.0%]  (fallthru) 43 [100.0%]  (fallthru) 44 [100.0%]  (fallthru) 45 [100.0%]  (fallthru) 46 [100.0%]  (fallthru) 47 [100.0%]  (fallthru) 48 [100.0%]  (fallthru) 49 [100.0%]  (fallthru) 50 [100.0%]  (fallthru) 51 [100.0%]  (fallthru) 52 [100.0%]  (fallthru) 53 [100.0%]  (fallthru) 54 [100.0%]  (fallthru) 55 [100.0%]  (fallthru) 56 [100.0%]  (fallthru) 57 [100.0%]  (fallthru) 58 [100.0%]  (fallthru) 59 [100.0%]  (fallthru) 60 [100.0%]  (fallthru) 61 [100.0%]  (fallthru) 62 [100.0%]  (fallthru) 63 [100.0%]  (fallthru) 64 [100.0%]  (fallthru) 65 [100.0%]  (fallthru) 66 [100.0%]  (fallthru) 67 [100.0%]  (fallthru)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 68, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  68 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 69 n_edges 132 count 136 (    2)


read_wb_reg

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r11={1d,68u} r12={2d} r13={1d,69u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d} r25={1d,68u} r26={1d,67u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={65d,1u} r134={1d,1u} r135={1d,2u} r136={1d,2u} r137={1d,1u} 
;;    total ref usage 485{200d,285u,0e} in 75{74 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 67 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 68 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[4]->( 68 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[5]->( 68 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[6]->( 68 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[7]->( 68 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[8]->( 68 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[9]->( 68 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[10]->( 68 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[11]->( 68 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[12]->( 68 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[13]->( 68 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[14]->( 68 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[15]->( 68 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[16]->( 68 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[17]->( 68 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[18]->( 68 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[19]->( 68 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[20]->( 68 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[21]->( 68 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[22]->( 68 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[23]->( 68 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[24]->( 68 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[25]->( 68 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[26]->( 68 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[27]->( 68 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[28]->( 68 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[29]->( 68 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[30]->( 68 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[31]->( 68 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[32]->( 68 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[33]->( 68 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[34]->( 68 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[35]->( 68 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[36]->( 68 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[37]->( 68 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[38]->( 68 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[39]->( 68 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[40]->( 68 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[41]->( 68 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[42]->( 68 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[43]->( 68 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[44]->( 68 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[45]->( 68 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[46]->( 68 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[47]->( 68 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[48]->( 68 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[49]->( 68 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[50]->( 68 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[51]->( 68 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[52]->( 68 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[53]->( 68 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[54]->( 68 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[55]->( 68 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[56]->( 68 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[57]->( 68 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[58]->( 68 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[59]->( 68 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[60]->( 68 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[61]->( 68 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[62]->( 68 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[63]->( 68 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[64]->( 68 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[65]->( 68 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[66]->( 68 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[67]->( 68 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 )->[68]->( 1 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 68 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 13 to worklist
  Adding insn 18 to worklist
  Adding insn 23 to worklist
  Adding insn 28 to worklist
  Adding insn 33 to worklist
  Adding insn 38 to worklist
  Adding insn 43 to worklist
  Adding insn 48 to worklist
  Adding insn 53 to worklist
  Adding insn 58 to worklist
  Adding insn 63 to worklist
  Adding insn 68 to worklist
  Adding insn 73 to worklist
  Adding insn 78 to worklist
  Adding insn 83 to worklist
  Adding insn 88 to worklist
  Adding insn 93 to worklist
  Adding insn 98 to worklist
  Adding insn 103 to worklist
  Adding insn 108 to worklist
  Adding insn 113 to worklist
  Adding insn 118 to worklist
  Adding insn 123 to worklist
  Adding insn 128 to worklist
  Adding insn 133 to worklist
  Adding insn 138 to worklist
  Adding insn 143 to worklist
  Adding insn 148 to worklist
  Adding insn 153 to worklist
  Adding insn 158 to worklist
  Adding insn 163 to worklist
  Adding insn 168 to worklist
  Adding insn 173 to worklist
  Adding insn 178 to worklist
  Adding insn 183 to worklist
  Adding insn 188 to worklist
  Adding insn 193 to worklist
  Adding insn 198 to worklist
  Adding insn 203 to worklist
  Adding insn 208 to worklist
  Adding insn 213 to worklist
  Adding insn 218 to worklist
  Adding insn 223 to worklist
  Adding insn 228 to worklist
  Adding insn 233 to worklist
  Adding insn 238 to worklist
  Adding insn 243 to worklist
  Adding insn 248 to worklist
  Adding insn 253 to worklist
  Adding insn 258 to worklist
  Adding insn 263 to worklist
  Adding insn 268 to worklist
  Adding insn 273 to worklist
  Adding insn 278 to worklist
  Adding insn 283 to worklist
  Adding insn 288 to worklist
  Adding insn 293 to worklist
  Adding insn 298 to worklist
  Adding insn 303 to worklist
  Adding insn 308 to worklist
  Adding insn 313 to worklist
  Adding insn 318 to worklist
  Adding insn 323 to worklist
  Adding insn 328 to worklist
  Adding insn 336 to worklist
  Adding insn 350 to worklist
Finished finding needed instructions:
processing block 68 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 344 to worklist
  Adding insn 340 to worklist
processing block 67 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
  Adding insn 337 to worklist
  Adding insn 335 to worklist
  Adding insn 334 to worklist
  Adding insn 333 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 9 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 10 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 11 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 12 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 13 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 14 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 15 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 16 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 17 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 18 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 19 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 20 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 21 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 22 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 23 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 24 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 25 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 26 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 27 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 28 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 29 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 30 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 31 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 32 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 33 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 34 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 35 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 36 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 37 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 38 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 39 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 40 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 41 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 42 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 43 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 44 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 45 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 46 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 47 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 48 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 49 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 50 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 51 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 52 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 53 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 54 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 55 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 56 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 57 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 58 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 59 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 60 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 61 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 62 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 63 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 64 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 65 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 66 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 6 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 69 n_edges 132 count 136 (    2)
;; Following path with 5 sets: 2 
;; Following path with 1 sets: 66 
;; Following path with 1 sets: 65 
;; Following path with 1 sets: 64 
;; Following path with 1 sets: 63 
;; Following path with 1 sets: 62 
;; Following path with 1 sets: 61 
;; Following path with 1 sets: 60 
;; Following path with 1 sets: 59 
;; Following path with 1 sets: 58 
;; Following path with 1 sets: 57 
;; Following path with 1 sets: 56 
;; Following path with 1 sets: 55 
;; Following path with 1 sets: 54 
;; Following path with 1 sets: 53 
;; Following path with 1 sets: 52 
;; Following path with 1 sets: 51 
;; Following path with 1 sets: 50 
;; Following path with 1 sets: 49 
;; Following path with 1 sets: 48 
;; Following path with 1 sets: 47 
;; Following path with 1 sets: 46 
;; Following path with 1 sets: 45 
;; Following path with 1 sets: 44 
;; Following path with 1 sets: 43 
;; Following path with 1 sets: 42 
;; Following path with 1 sets: 41 
;; Following path with 1 sets: 40 
;; Following path with 1 sets: 39 
;; Following path with 1 sets: 38 
;; Following path with 1 sets: 37 
;; Following path with 1 sets: 36 
;; Following path with 1 sets: 35 
;; Following path with 1 sets: 34 
;; Following path with 1 sets: 33 
;; Following path with 1 sets: 32 
;; Following path with 1 sets: 31 
;; Following path with 1 sets: 30 
;; Following path with 1 sets: 29 
;; Following path with 1 sets: 28 
;; Following path with 1 sets: 27 
;; Following path with 1 sets: 26 
;; Following path with 1 sets: 25 
;; Following path with 1 sets: 24 
;; Following path with 1 sets: 23 
;; Following path with 1 sets: 22 
;; Following path with 1 sets: 21 
;; Following path with 1 sets: 20 
;; Following path with 1 sets: 19 
;; Following path with 1 sets: 18 
;; Following path with 1 sets: 17 
;; Following path with 1 sets: 16 
;; Following path with 1 sets: 15 
;; Following path with 1 sets: 14 
;; Following path with 1 sets: 13 
;; Following path with 1 sets: 12 
;; Following path with 1 sets: 11 
;; Following path with 1 sets: 10 
;; Following path with 1 sets: 9 
;; Following path with 1 sets: 8 
;; Following path with 1 sets: 7 
;; Following path with 1 sets: 6 
;; Following path with 1 sets: 5 
;; Following path with 1 sets: 4 
;; Following path with 1 sets: 3 
;; Following path with 7 sets: 67 
;; Following path with 3 sets: 68 
deferring rescan insn with uid = 344.


try_optimize_cfg iteration 1



read_wb_reg

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r11={1d,68u} r12={2d} r13={1d,69u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d} r25={1d,68u} r26={1d,67u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={65d,1u} r134={1d,1u} r135={1d,2u} r136={1d,2u} r137={1d,1u} 
;;    total ref usage 485{200d,285u,0e} in 75{74 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135 136
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/hw_breakpoint.c:104 (set (reg/v:SI 135 [ n ])
        (reg:SI 0 r0 [ n ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/hw_breakpoint.c:107 (set (reg:SI 136)
        (plus:SI (reg/v:SI 135 [ n ])
            (const_int -64 [0xffffffffffffffc0]))) 4 {*arm_addsi3} (nil))

(jump_insn 7 6 11 2 arch/arm/kernel/hw_breakpoint.c:107 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 136)
                        (const_int 63 [0x3f]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 136)
                                (const_int 4 [0x4]))
                            (label_ref 8)) [0 S4 A32])
                    (label_ref 331)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 8))
        ]) 265 {arm_casesi_internal} (insn_list:REG_LABEL_TARGET 331 (nil)))
;; End of basic block 2 -> ( 67 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  67 [1.5%] 
;; Succ edge  3 [1.5%] 
;; Succ edge  4 [1.5%] 
;; Succ edge  5 [1.5%] 
;; Succ edge  6 [1.5%] 
;; Succ edge  7 [1.5%] 
;; Succ edge  8 [1.5%] 
;; Succ edge  9 [1.5%] 
;; Succ edge  10 [1.5%] 
;; Succ edge  11 [1.5%] 
;; Succ edge  12 [1.5%] 
;; Succ edge  13 [1.5%] 
;; Succ edge  14 [1.5%] 
;; Succ edge  15 [1.5%] 
;; Succ edge  16 [1.5%] 
;; Succ edge  17 [1.5%] 
;; Succ edge  18 [1.5%] 
;; Succ edge  19 [1.5%] 
;; Succ edge  20 [1.5%] 
;; Succ edge  21 [1.5%] 
;; Succ edge  22 [1.5%] 
;; Succ edge  23 [1.5%] 
;; Succ edge  24 [1.5%] 
;; Succ edge  25 [1.5%] 
;; Succ edge  26 [1.5%] 
;; Succ edge  27 [1.5%] 
;; Succ edge  28 [1.5%] 
;; Succ edge  29 [1.5%] 
;; Succ edge  30 [1.5%] 
;; Succ edge  31 [1.5%] 
;; Succ edge  32 [1.5%] 
;; Succ edge  33 [1.5%] 
;; Succ edge  34 [1.5%] 
;; Succ edge  35 [1.5%] 
;; Succ edge  36 [1.5%] 
;; Succ edge  37 [1.5%] 
;; Succ edge  38 [1.5%] 
;; Succ edge  39 [1.5%] 
;; Succ edge  40 [1.5%] 
;; Succ edge  41 [1.5%] 
;; Succ edge  42 [1.5%] 
;; Succ edge  43 [1.5%] 
;; Succ edge  44 [1.5%] 
;; Succ edge  45 [1.5%] 
;; Succ edge  46 [1.5%] 
;; Succ edge  47 [1.5%] 
;; Succ edge  48 [1.5%] 
;; Succ edge  49 [1.5%] 
;; Succ edge  50 [1.5%] 
;; Succ edge  51 [1.5%] 
;; Succ edge  52 [1.5%] 
;; Succ edge  53 [1.5%] 
;; Succ edge  54 [1.5%] 
;; Succ edge  55 [1.5%] 
;; Succ edge  56 [1.5%] 
;; Succ edge  57 [1.5%] 
;; Succ edge  58 [1.5%] 
;; Succ edge  59 [1.5%] 
;; Succ edge  60 [1.5%] 
;; Succ edge  61 [1.5%] 
;; Succ edge  62 [1.5%] 
;; Succ edge  63 [1.5%] 
;; Succ edge  64 [1.5%] 
;; Succ edge  65 [1.5%] 
;; Succ edge  66 [1.5%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 11 7 12 3 116 "" [1 uses])

(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 16 3 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 3 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 16 13 17 4 117 "" [1 uses])

(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 21 4 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 4 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 21 18 22 5 118 "" [1 uses])

(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 26 5 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c2, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 5 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 26 23 27 6 119 "" [1 uses])

(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 31 6 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c3, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 6 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 31 28 32 7 120 "" [1 uses])

(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 36 7 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c4, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 7 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 36 33 37 8 121 "" [1 uses])

(note 37 36 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 41 8 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c5, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 8 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 41 38 42 9 122 "" [1 uses])

(note 42 41 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 46 9 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c6, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 9 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 46 43 47 10 123 "" [1 uses])

(note 47 46 48 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 51 10 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c7, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 10 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 51 48 52 11 124 "" [1 uses])

(note 52 51 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 56 11 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c8, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 11 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 56 53 57 12 125 "" [1 uses])

(note 57 56 58 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 61 12 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c9, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 12 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 61 58 62 13 126 "" [1 uses])

(note 62 61 63 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 66 13 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c10, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 13 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 66 63 67 14 127 "" [1 uses])

(note 67 66 68 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 71 14 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c11, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 14 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 71 68 72 15 128 "" [1 uses])

(note 72 71 73 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 76 15 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c12, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 15 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 76 73 77 16 129 "" [1 uses])

(note 77 76 78 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 81 16 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c13, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 16 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 81 78 82 17 130 "" [1 uses])

(note 82 81 83 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 86 17 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c14, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 17 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 86 83 87 18 131 "" [1 uses])

(note 87 86 88 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 91 18 arch/arm/kernel/hw_breakpoint.c:108 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c15, 4") ("=r") 0 []
             [] 8080534)) -1 (nil))
;; End of basic block 18 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 91 88 92 19 132 "" [1 uses])

(note 92 91 93 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 96 19 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 19 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 96 93 97 20 133 "" [1 uses])

(note 97 96 98 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 101 20 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 20 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 101 98 102 21 134 "" [1 uses])

(note 102 101 103 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 106 21 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c2, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 21 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 106 103 107 22 135 "" [1 uses])

(note 107 106 108 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 108 107 111 22 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c3, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 22 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 111 108 112 23 136 "" [1 uses])

(note 112 111 113 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 116 23 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c4, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 23 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 116 113 117 24 137 "" [1 uses])

(note 117 116 118 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 121 24 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c5, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 24 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 121 118 122 25 138 "" [1 uses])

(note 122 121 123 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 126 25 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c6, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 25 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 126 123 127 26 139 "" [1 uses])

(note 127 126 128 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 128 127 131 26 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c7, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 26 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 131 128 132 27 140 "" [1 uses])

(note 132 131 133 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 136 27 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c8, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 27 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 136 133 137 28 141 "" [1 uses])

(note 137 136 138 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 141 28 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c9, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 28 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 141 138 142 29 142 "" [1 uses])

(note 142 141 143 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 146 29 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c10, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 29 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 146 143 147 30 143 "" [1 uses])

(note 147 146 148 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 151 30 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c11, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 30 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 151 148 152 31 144 "" [1 uses])

(note 152 151 153 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 156 31 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c12, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 31 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 156 153 157 32 145 "" [1 uses])

(note 157 156 158 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 161 32 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c13, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 32 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 161 158 162 33 146 "" [1 uses])

(note 162 161 163 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 166 33 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c14, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 33 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 166 163 167 34 147 "" [1 uses])

(note 167 166 168 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 168 167 171 34 arch/arm/kernel/hw_breakpoint.c:109 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c15, 5") ("=r") 0 []
             [] 8080662)) -1 (nil))
;; End of basic block 34 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 171 168 172 35 148 "" [1 uses])

(note 172 171 173 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 173 172 176 35 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 35 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 176 173 177 36 149 "" [1 uses])

(note 177 176 178 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 178 177 181 36 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 36 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 181 178 182 37 150 "" [1 uses])

(note 182 181 183 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 186 37 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c2, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 37 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 186 183 187 38 151 "" [1 uses])

(note 187 186 188 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 191 38 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c3, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 38 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 191 188 192 39 152 "" [1 uses])

(note 192 191 193 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 196 39 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c4, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 39 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 196 193 197 40 153 "" [1 uses])

(note 197 196 198 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 201 40 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c5, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 40 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 201 198 202 41 154 "" [1 uses])

(note 202 201 203 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 203 202 206 41 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c6, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 41 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 206 203 207 42 155 "" [1 uses])

(note 207 206 208 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 211 42 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c7, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 42 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 211 208 212 43 156 "" [1 uses])

(note 212 211 213 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 216 43 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c8, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 43 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 216 213 217 44 157 "" [1 uses])

(note 217 216 218 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 221 44 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c9, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 44 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 221 218 222 45 158 "" [1 uses])

(note 222 221 223 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 223 222 226 45 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c10, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 45 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 226 223 227 46 159 "" [1 uses])

(note 227 226 228 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 231 46 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c11, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 46 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 231 228 232 47 160 "" [1 uses])

(note 232 231 233 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 233 232 236 47 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c12, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 47 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 236 233 237 48 161 "" [1 uses])

(note 237 236 238 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 238 237 241 48 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c13, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 48 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 241 238 242 49 162 "" [1 uses])

(note 242 241 243 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 246 49 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c14, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 49 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 246 243 247 50 163 "" [1 uses])

(note 247 246 248 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 248 247 251 50 arch/arm/kernel/hw_breakpoint.c:110 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c15, 6") ("=r") 0 []
             [] 8080790)) -1 (nil))
;; End of basic block 50 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 251 248 252 51 164 "" [1 uses])

(note 252 251 253 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 253 252 256 51 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 51 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 256 253 257 52 165 "" [1 uses])

(note 257 256 258 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 258 257 261 52 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 52 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 261 258 262 53 166 "" [1 uses])

(note 262 261 263 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 263 262 266 53 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c2, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 53 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 266 263 267 54 167 "" [1 uses])

(note 267 266 268 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 271 54 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c3, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 54 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 271 268 272 55 168 "" [1 uses])

(note 272 271 273 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 273 272 276 55 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c4, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 55 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 276 273 277 56 169 "" [1 uses])

(note 277 276 278 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 278 277 281 56 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c5, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 56 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 281 278 282 57 170 "" [1 uses])

(note 282 281 283 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 283 282 286 57 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c6, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 57 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 286 283 287 58 171 "" [1 uses])

(note 287 286 288 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 288 287 291 58 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c7, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 58 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 291 288 292 59 172 "" [1 uses])

(note 292 291 293 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 293 292 296 59 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c8, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 59 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 296 293 297 60 173 "" [1 uses])

(note 297 296 298 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 298 297 301 60 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c9, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 60 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 301 298 302 61 174 "" [1 uses])

(note 302 301 303 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 303 302 306 61 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c10, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 61 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 306 303 307 62 175 "" [1 uses])

(note 307 306 308 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 308 307 311 62 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c11, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 62 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 311 308 312 63 176 "" [1 uses])

(note 312 311 313 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 313 312 316 63 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c12, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 63 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 316 313 317 64 177 "" [1 uses])

(note 317 316 318 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 318 317 321 64 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c13, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 64 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 321 318 322 65 178 "" [1 uses])

(note 322 321 323 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 323 322 326 65 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c14, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 65 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [1.5%] 
(code_label 326 323 327 66 179 "" [1 uses])

(note 327 326 328 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 328 327 331 66 arch/arm/kernel/hw_breakpoint.c:111 (set (reg/v:SI 133 [ val ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c15, 7") ("=r") 0 []
             [] 8080918)) -1 (nil))
;; End of basic block 66 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 1 [r1] 133 137
;; live  kill	 14 [lr]

;; Pred edge  2 [1.5%] 
(code_label 331 328 332 67 115 "" [1 uses])

(note 332 331 333 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 333 332 334 67 arch/arm/kernel/hw_breakpoint.c:113 (set (reg/f:SI 137)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10ffc6c0>)) 167 {*arm_movsi_insn} (nil))

(insn 334 333 335 67 arch/arm/kernel/hw_breakpoint.c:113 (set (reg:SI 0 r0)
        (reg/f:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10ffc6c0>)
        (nil)))

(insn 335 334 336 67 arch/arm/kernel/hw_breakpoint.c:113 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ n ])) 167 {*arm_movsi_insn} (nil))

(call_insn 336 335 337 67 arch/arm/kernel/hw_breakpoint.c:113 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 337 336 338 67 arch/arm/kernel/hw_breakpoint.c:105 (set (reg/v:SI 133 [ val ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 67 -> ( 68)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  68 [100.0%]  (fallthru)

;; Start of basic block ( 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0] 134
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%]  (fallthru)
;; Pred edge  38 [100.0%]  (fallthru)
;; Pred edge  39 [100.0%]  (fallthru)
;; Pred edge  40 [100.0%]  (fallthru)
;; Pred edge  41 [100.0%]  (fallthru)
;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  43 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru)
;; Pred edge  46 [100.0%]  (fallthru)
;; Pred edge  47 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (fallthru)
;; Pred edge  50 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru)
;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  54 [100.0%]  (fallthru)
;; Pred edge  55 [100.0%]  (fallthru)
;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  57 [100.0%]  (fallthru)
;; Pred edge  58 [100.0%]  (fallthru)
;; Pred edge  59 [100.0%]  (fallthru)
;; Pred edge  60 [100.0%]  (fallthru)
;; Pred edge  61 [100.0%]  (fallthru)
;; Pred edge  62 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru)
;; Pred edge  64 [100.0%]  (fallthru)
;; Pred edge  65 [100.0%]  (fallthru)
;; Pred edge  66 [100.0%]  (fallthru)
;; Pred edge  67 [100.0%]  (fallthru)
(code_label 338 337 339 68 181 "" [0 uses])

(note 339 338 340 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 340 339 344 68 arch/arm/kernel/hw_breakpoint.c:118 (set (reg:SI 134 [ <result> ])
        (reg/v:SI 133 [ val ])) 167 {*arm_movsi_insn} (nil))

(insn 344 340 350 68 arch/arm/kernel/hw_breakpoint.c:118 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ val ])) 167 {*arm_movsi_insn} (nil))

(insn 350 344 0 68 arch/arm/kernel/hw_breakpoint.c:118 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 68 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 344.
deleting insn with uid = 344.
ending the processing of deferred insns

;; Function dbg_reset_notify (dbg_reset_notify)[0:1269] (unlikely executed)


5 basic blocks, 5 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [19.9%]  (fallthru) 4 [80.1%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 1990, probably never executed.
Predecessors:  2 [19.9%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  4 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  2 [80.1%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 4, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  4 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)


dbg_reset_notify

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,3u} r1={3d,2u} r2={3d,2u} r3={3d,1u} r11={1d,4u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,4u} r26={1d,3u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 167{137d,30u,0e} in 13{12 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 16 to worklist
  Adding insn 29 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 23 to worklist
  Adding insn 19 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
  Adding insn 8 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
;; Following path with 12 sets: 2 3 
;; Following path with 3 sets: 4 


try_optimize_cfg iteration 1



dbg_reset_notify

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,3u} r1={3d,2u} r2={3d,2u} r3={3d,1u} r11={1d,4u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,4u} r26={1d,3u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 167{137d,30u,0e} in 13{12 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136
;; live  in  	 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 6 4 2 arch/arm/kernel/hw_breakpoint.c:895 (set (reg/v:SI 135 [ action ])
        (reg:SI 1 r1 [ action ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/hw_breakpoint.c:895 (set (reg/v/f:SI 136 [ cpu ])
        (reg:SI 2 r2 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/hw_breakpoint.c:896 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ action ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:896 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8010 [0x1f4a])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136


;; Succ edge  3 [19.9%]  (fallthru)
;; Succ edge  4 [80.1%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 137
;; live  kill	 14 [lr]

;; Pred edge  2 [19.9%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 arch/arm/kernel/hw_breakpoint.c:897 (set (reg/f:SI 137)
        (symbol_ref:SI ("reset_ctrl_regs") [flags 0x3] <function_decl 0x1141ad80 reset_ctrl_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 3 arch/arm/kernel/hw_breakpoint.c:897 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/hw_breakpoint.c:897 (set (reg:SI 1 r1)
        (reg/f:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("reset_ctrl_regs") [flags 0x3] <function_decl 0x1141ad80 reset_ctrl_regs>)
        (nil)))

(insn 14 13 15 3 arch/arm/kernel/hw_breakpoint.c:897 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 arch/arm/kernel/hw_breakpoint.c:897 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 16 15 17 3 arch/arm/kernel/hw_breakpoint.c:897 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("smp_call_function_single") [flags 0x41] <function_decl 0x10cc8280 smp_call_function_single>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133
;; live  kill	

;; Pred edge  2 [80.1%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 17 16 18 4 186 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 23 4 arch/arm/kernel/hw_breakpoint.c:899 (set (reg:SI 133 [ <result> ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 23 19 29 4 arch/arm/kernel/hw_breakpoint.c:899 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 29 23 0 4 arch/arm/kernel/hw_breakpoint.c:899 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function get_debug_arch (get_debug_arch)[0:1243]


8 basic blocks, 9 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [0.0%]  (fallthru) 6 [100.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 4.
Predecessors:  2 [0.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  5 [0.0%]  4 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 4.
Predecessors:  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [100.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0.
Predecessors:  3 [0.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 9996, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [100.0%]  (fallthru)


Basic block 7 , prev 6, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  4 [100.0%]  (fallthru) 6 [100.0%]  (fallthru) 5 [100.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 7, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  7 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 14 (  1.8)


get_debug_arch

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,3u} r1={3d,1u} r2={3d,1u} r3={2d} r11={1d,7u} r12={2d} r13={1d,8u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={4d,2u} r25={1d,7u} r26={1d,6u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={3d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} 
;;    total ref usage 210{155d,55u,0e} in 32{31 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 18 to worklist
  Adding insn 34 to worklist
  Adding insn 30 to worklist
  Adding insn 40 to worklist
  Adding insn 56 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 50 to worklist
  Adding insn 46 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 20 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 14 (  1.8)
;; Following path with 10 sets: 2 6 
;; Following path with 27 sets: 2 3 5 
deferring rescan insn with uid = 31.
deferring rescan insn with uid = 34.
deferring rescan insn with uid = 34.
deferring rescan insn with uid = 35.
;; Following path with 15 sets: 2 3 4 
;; Following path with 3 sets: 7 
deferring rescan insn with uid = 50.


try_optimize_cfg iteration 1



get_debug_arch

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,3u} r1={3d,1u} r2={3d,1u} r3={2d} r11={1d,7u} r12={2d} r13={1d,8u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={4d,2u} r25={1d,7u} r26={1d,6u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={3d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} 
;;    total ref usage 210{155d,55u,0e} in 32{31 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 137 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 137 138
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 133 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8058056))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 6 5 7 2 arch/arm/kernel/hw_breakpoint.c:140 (set (reg:SI 137)
        (lshiftrt:SI (reg/v:SI 133 [ __val ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:140 (set (reg:SI 138)
        (and:SI (reg:SI 137)
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:140 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 15 [0xf]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:140 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140 141 142 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140 141 142 143 144
;; live  kill	

;; Pred edge  2 [0.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (reg:SI 141 [ __warned ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 139)
                    (const_int 2 [0x2])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 13 12 14 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (reg:QI 140 [ __warned ])
        (subreg:QI (reg:SI 141 [ __warned ]) 0)) 178 {*arm_movqi_insn} (nil))

(insn 14 13 15 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (reg:SI 142)
        (xor:SI (subreg:SI (reg:QI 140 [ __warned ]) 0)
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn 15 14 16 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (reg:QI 143)
        (subreg:QI (reg:SI 142) 0)) 178 {*arm_movqi_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (reg:SI 144)
        (zero_extend:SI (reg:QI 143))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 17 16 18 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 18 17 19 3 arch/arm/kernel/hw_breakpoint.c:140 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [0.0%] 
;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 23 4 arch/arm/kernel/hw_breakpoint.c:143 (set (reg:SI 135 [ D.23589 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 145 146 147 148 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 135 145 146 147 148 149
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%] 
(code_label 23 20 24 5 192 "" [1 uses])

(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/hw_breakpoint.c:140 discrim 3 (set (reg/f:SI 145)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/kernel/hw_breakpoint.c:140 discrim 3 (set (reg/f:SI 146)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x110e9a20>)) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/hw_breakpoint.c:140 discrim 3 (set (reg:SI 0 r0)
        (reg/f:SI 145)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 28 27 29 5 arch/arm/kernel/hw_breakpoint.c:140 discrim 3 (set (reg:SI 1 r1)
        (const_int 142 [0x8e])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 arch/arm/kernel/hw_breakpoint.c:140 discrim 3 (set (reg:SI 2 r2)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x110e9a20>)
        (nil)))

(call_insn 30 29 31 5 arch/arm/kernel/hw_breakpoint.c:140 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 31 30 32 5 arch/arm/kernel/hw_breakpoint.c:140 discrim 5 (set (reg/f:SI 147)
        (reg/f:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 32 31 33 5 arch/arm/kernel/hw_breakpoint.c:140 discrim 5 (set (reg:SI 148)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 arch/arm/kernel/hw_breakpoint.c:140 discrim 5 (set (reg:QI 149)
        (subreg:QI (reg:SI 148) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 34 33 35 5 arch/arm/kernel/hw_breakpoint.c:140 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 139)
                (const_int 2 [0x2])) [0 __warned+0 S1 A8])
        (subreg:QI (reg:SI 148) 0)) 178 {*arm_movqi_insn} (nil))

(insn 35 34 38 5 arch/arm/kernel/hw_breakpoint.c:143 (set (reg:SI 135 [ D.23589 ])
        (reg:SI 148)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 150 151
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134 135 150 151
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 38 35 39 6 191 "" [1 uses])

(note 39 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 6 arch/arm/kernel/hw_breakpoint.c:145 (set (reg/v:SI 134 [ didr ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 0") ("=r") 0 []
             [] 8085270)) -1 (nil))

(insn 41 40 42 6 arch/arm/kernel/hw_breakpoint.c:146 (set (reg:SI 150)
        (lshiftrt:SI (reg/v:SI 134 [ didr ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 42 41 43 6 arch/arm/kernel/hw_breakpoint.c:146 (set (reg:SI 151)
        (zero_extend:SI (subreg:QI (reg:SI 150) 0))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 43 42 44 6 arch/arm/kernel/hw_breakpoint.c:146 (set (reg:SI 135 [ D.23589 ])
        (and:SI (reg:SI 151)
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4 6 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 136
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 44 43 45 7 193 "" [0 uses])

(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 50 7 arch/arm/kernel/hw_breakpoint.c:147 (set (reg:SI 136 [ <result> ])
        (reg:SI 135 [ D.23589 ])) 167 {*arm_movsi_insn} (nil))

(insn 50 46 56 7 arch/arm/kernel/hw_breakpoint.c:147 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ D.23589 ])) 167 {*arm_movsi_insn} (nil))

(insn 56 50 0 7 arch/arm/kernel/hw_breakpoint.c:147 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 31.
deleting insn with uid = 31.
rescanning insn with uid = 34.
deleting insn with uid = 34.
rescanning insn with uid = 35.
deleting insn with uid = 35.
rescanning insn with uid = 50.
deleting insn with uid = 50.
ending the processing of deferred insns

;; Function core_has_mismatch_brps (core_has_mismatch_brps)[0:1247]


6 basic blocks, 6 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  4 [50.0%]  3 [50.0%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  5 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  5 [100.0%]  (fallthru)


Basic block 5 , prev 4, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  4 [100.0%]  (fallthru) 3 [100.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 5, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 9 (  1.5)


core_has_mismatch_brps

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r3={2d} r11={1d,5u} r12={2d} r13={1d,6u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={2d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} 
;;    total ref usage 173{139d,34u,0e} in 15{14 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 5 to worklist
  Adding insn 16 to worklist
  Adding insn 34 to worklist
Finished finding needed instructions:
processing block 5 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 28 to worklist
  Adding insn 24 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 11 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
;; Following path with 13 sets: 2 4 
deferring rescan insn with uid = 8.
deferring rescan insn with uid = 20.
deferring rescan insn with uid = 21.
;; Following path with 8 sets: 2 3 
;; Following path with 3 sets: 5 
deferring rescan insn with uid = 28.


try_optimize_cfg iteration 1



core_has_mismatch_brps

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r3={2d} r11={1d,5u} r12={2d} r13={1d,6u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={2d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} 
;;    total ref usage 173{139d,34u,0e} in 15{14 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134 137
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 5 2 6 2 arch/arm/kernel/hw_breakpoint.c:171 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_debug_arch") [flags 0x3] <function_decl 0x113d8480 get_debug_arch>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 6 5 7 2 arch/arm/kernel/hw_breakpoint.c:171 (set (reg:SI 137)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:171 (set (reg:SI 134 [ D.23618 ])
        (reg:SI 137)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:171 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:171 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  4 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 135
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 14 3 arch/arm/kernel/hw_breakpoint.c:171 discrim 2 (set (reg:SI 135 [ D.23614 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 135 138 139 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 135 138 139 141
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 14 11 15 4 198 "" [1 uses])

(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/hw_breakpoint.c:164 (set (reg/v:SI 133 [ didr ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 0") ("=r") 0 []
             [] 8087702)) -1 (nil))

(insn 17 16 18 4 arch/arm/kernel/hw_breakpoint.c:171 discrim 3 (set (reg:SI 138)
        (lshiftrt:SI (reg/v:SI 133 [ didr ])
            (const_int 24 [0x18]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 4 arch/arm/kernel/hw_breakpoint.c:171 discrim 3 (set (reg:SI 139)
        (and:SI (reg:SI 138)
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/hw_breakpoint.c:171 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 20 19 21 4 arch/arm/kernel/hw_breakpoint.c:171 discrim 3 (set (reg:SI 135 [ D.23614 ])
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 21 20 22 4 arch/arm/kernel/hw_breakpoint.c:171 discrim 3 (set (reg:SI 141)
        (reg:SI 135 [ D.23614 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 136
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 22 21 23 5 199 "" [0 uses])

(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 28 5 arch/arm/kernel/hw_breakpoint.c:173 (set (reg:SI 136 [ <result> ])
        (reg:SI 135 [ D.23614 ])) 167 {*arm_movsi_insn} (nil))

(insn 28 24 34 5 arch/arm/kernel/hw_breakpoint.c:173 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ D.23614 ])) 167 {*arm_movsi_insn} (nil))

(insn 34 28 0 5 arch/arm/kernel/hw_breakpoint.c:173 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 20.
deleting insn with uid = 20.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 28.
deleting insn with uid = 28.
ending the processing of deferred insns

;; Function get_num_wrps (get_num_wrps)[0:1248]


7 basic blocks, 8 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [61.0%]  (fallthru) 5 [39.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  2 [61.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  4 [36.6%]  (fallthru) 5 [63.4%] 


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 2236, maybe hot.
Predecessors:  3 [36.6%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  6 [100.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 7764, maybe hot.
Predecessors:  2 [39.0%]  3 [63.4%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  6 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [100.0%]  (fallthru) 4 [100.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 6, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  6 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 11 (  1.6)


get_num_wrps

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r3={2d} r11={1d,6u} r12={2d} r13={1d,7u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,6u} r26={1d,5u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={2d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 181{141d,40u,0e} in 18{17 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 16 to worklist
  Adding insn 38 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 32 to worklist
  Adding insn 28 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 25 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 7 to worklist
  Adding insn 6 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)
;; Following path with 16 sets: 2 3 4 
deferring rescan insn with uid = 20.
;; Following path with 1 sets: 5 
;; Following path with 3 sets: 6 
deferring rescan insn with uid = 32.


try_optimize_cfg iteration 1



get_num_wrps

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r3={2d} r11={1d,6u} r12={2d} r13={1d,7u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,6u} r26={1d,5u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={2d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 181{141d,40u,0e} in 18{17 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 136
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 5 2 6 2 arch/arm/kernel/hw_breakpoint.c:204 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_has_mismatch_brps") [flags 0x3] <function_decl 0x113d8880 core_has_mismatch_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 6 5 7 2 arch/arm/kernel/hw_breakpoint.c:204 (set (reg:SI 136 [ D.23626 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:204 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.23626 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:204 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  5 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 138 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 138 139
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 arch/arm/kernel/hw_breakpoint.c:164 (set (reg/v:SI 134 [ didr ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 0") ("=r") 0 []
             [] 8087702)) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/hw_breakpoint.c:165 (set (reg:SI 138)
        (lshiftrt:SI (reg/v:SI 134 [ didr ])
            (const_int 24 [0x18]))) 117 {*arm_shiftsi3} (nil))

(insn 12 11 13 3 arch/arm/kernel/hw_breakpoint.c:165 (set (reg:SI 139)
        (and:SI (reg:SI 138)
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/hw_breakpoint.c:165 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 3 arch/arm/kernel/hw_breakpoint.c:165 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6335 [0x18bf])
        (nil)))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  4 [36.6%]  (fallthru)
;; Succ edge  5 [63.4%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 135 140 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 133 135 140 141 142
;; live  kill	

;; Pred edge  3 [36.6%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/hw_breakpoint.c:164 (set (reg/v:SI 133 [ didr ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 0") ("=r") 0 []
             [] 8087702)) -1 (nil))

(insn 17 16 18 4 arch/arm/kernel/hw_breakpoint.c:205 (set (reg:SI 140)
        (lshiftrt:SI (reg/v:SI 133 [ didr ])
            (const_int 24 [0x18]))) 117 {*arm_shiftsi3} (nil))

(insn 18 17 19 4 arch/arm/kernel/hw_breakpoint.c:205 (set (reg:SI 141)
        (and:SI (reg:SI 140)
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/hw_breakpoint.c:205 (set (reg:SI 142)
        (plus:SI (reg:SI 141)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 20 19 23 4 arch/arm/kernel/hw_breakpoint.c:205 (set (reg/v:SI 135 [ wrps ])
        (reg:SI 141)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 135
;; live  kill	

;; Pred edge  2 [39.0%] 
;; Pred edge  3 [63.4%] 
(code_label 23 20 24 5 202 "" [2 uses])

(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/hw_breakpoint.c:202 (set (reg/v:SI 135 [ wrps ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 137
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 26 25 27 6 203 "" [0 uses])

(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 32 6 arch/arm/kernel/hw_breakpoint.c:208 (set (reg:SI 137 [ <result> ])
        (reg/v:SI 135 [ wrps ])) 167 {*arm_movsi_insn} (nil))

(insn 32 28 38 6 arch/arm/kernel/hw_breakpoint.c:208 (set (reg/i:SI 0 r0)
        (reg/v:SI 135 [ wrps ])) 167 {*arm_movsi_insn} (nil))

(insn 38 32 0 6 arch/arm/kernel/hw_breakpoint.c:208 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 20.
deleting insn with uid = 20.
rescanning insn with uid = 32.
deleting insn with uid = 32.
ending the processing of deferred insns

;; Function get_num_reserved_brps (get_num_reserved_brps)[0:1249]


5 basic blocks, 5 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  4 [39.0%]  3 [61.0%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 6102, maybe hot.
Predecessors:  2 [61.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 4 , prev 3, next 1, loop_depth 0, count 0, freq 3898, maybe hot.
Predecessors:  2 [39.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (ab,sibcall)


Basic block 1 , prev 4, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  4 [100.0%]  (ab,sibcall) 3 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 6 (  1.2)


get_num_reserved_brps

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,3u} r1={3d} r2={3d} r3={3d} r11={1d,4u} r12={3d} r13={1d,6u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,4u} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 273{248d,25u,0e} in 9{7 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 3 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 30 to worklist
  Adding insn 15 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 3 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 10 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 7 to worklist
  Adding insn 6 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
;; Following path with 9 sets: 2 4 
;; Following path with 10 sets: 2 3 
deferring rescan insn with uid = 10.
deferring rescan insn with uid = 20.
deferring rescan insn with uid = 24.
deferring rescan insn with uid = 24.
;; Following path with 3 sets: 4 


try_optimize_cfg iteration 1



get_num_reserved_brps

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,3u} r1={3d} r2={3d} r3={3d} r11={1d,4u} r12={3d} r13={1d,6u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,4u} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 273{248d,25u,0e} in 9{7 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 134
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 5 2 6 2 arch/arm/kernel/hw_breakpoint.c:213 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_has_mismatch_brps") [flags 0x3] <function_decl 0x113d8880 core_has_mismatch_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 6 5 7 2 arch/arm/kernel/hw_breakpoint.c:213 (set (reg:SI 134 [ D.23637 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:213 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.23637 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:213 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3898 [0xf3a])
        (nil)))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  4 [39.0%] 
;; Succ edge  3 [61.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 135
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 20 3 arch/arm/kernel/hw_breakpoint.c:215 (set (reg:SI 133 [ D.23640 ])
        (reg:SI 134 [ D.23637 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 20 10 24 3 arch/arm/kernel/hw_breakpoint.c:216 (set (reg:SI 135 [ <result> ])
        (reg:SI 134 [ D.23637 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 24 20 30 3 arch/arm/kernel/hw_breakpoint.c:216 (set (reg/i:SI 0 r0)
        (reg/i:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 30 24 13 3 arch/arm/kernel/hw_breakpoint.c:216 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 3 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%] 
(code_label 13 30 14 4 206 "" [1 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn/j 15 14 0 4 arch/arm/kernel/hw_breakpoint.c:214 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_wrps") [flags 0x3] <function_decl 0x113d8980 get_num_wrps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 20.
deleting insn with uid = 20.
rescanning insn with uid = 24.
deleting insn with uid = 24.
ending the processing of deferred insns

;; Function get_num_brps (get_num_brps)[0:1250]


5 basic blocks, 5 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [39.0%]  (fallthru) 4 [61.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 3898, maybe hot.
Predecessors:  2 [39.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  4 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [61.0%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 4, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  4 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 7 (  1.4)


get_num_brps

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d} r2={3d} r3={3d} r11={1d,4u} r12={3d} r13={1d,6u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,4u} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={2d,2u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 285{254d,31u,0e} in 14{12 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 9 to worklist
  Adding insn 5 to worklist
  Adding insn 14 to worklist
  Adding insn 29 to worklist
Finished finding needed instructions:
processing block 4 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 23 to worklist
  Adding insn 19 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 16 to worklist
  Adding insn 15 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 8 (  1.6)
;; Following path with 15 sets: 2 3 
;; Following path with 3 sets: 4 
deferring rescan insn with uid = 23.


try_optimize_cfg iteration 1



get_num_brps

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d} r2={3d} r3={3d} r11={1d,4u} r12={3d} r13={1d,6u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,4u} r26={1d,3u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={2d,2u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 285{254d,31u,0e} in 14{12 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 136 138 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 133 134 136 138 139
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/hw_breakpoint.c:164 (set (reg/v:SI 133 [ didr ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c0, 0") ("=r") 0 []
             [] 8087702)) -1 (nil))

(insn 6 5 7 2 arch/arm/kernel/hw_breakpoint.c:165 (set (reg:SI 138)
        (lshiftrt:SI (reg/v:SI 133 [ didr ])
            (const_int 24 [0x18]))) 117 {*arm_shiftsi3} (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:165 (set (reg:SI 139)
        (and:SI (reg:SI 138)
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:165 (set (reg/v:SI 134 [ brps ])
        (plus:SI (reg:SI 139)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(call_insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:222 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_has_mismatch_brps") [flags 0x3] <function_decl 0x113d8880 core_has_mismatch_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 10 9 11 2 arch/arm/kernel/hw_breakpoint.c:222 (set (reg:SI 136 [ D.23647 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/hw_breakpoint.c:222 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.23647 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 2 arch/arm/kernel/hw_breakpoint.c:222 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 134 135
;; live  kill	 14 [lr]

;; Pred edge  2 [39.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 14 13 15 3 arch/arm/kernel/hw_breakpoint.c:223 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_reserved_brps") [flags 0x3] <function_decl 0x113d8a80 get_num_reserved_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 15 14 16 3 arch/arm/kernel/hw_breakpoint.c:223 (set (reg:SI 135 [ D.23650 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/hw_breakpoint.c:223 (set (reg/v:SI 134 [ brps ])
        (minus:SI (reg/v:SI 134 [ brps ])
            (reg:SI 135 [ D.23650 ]))) 28 {*arm_subsi3_insn} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 137
;; live  kill	

;; Pred edge  2 [61.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 17 16 18 4 210 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 23 4 arch/arm/kernel/hw_breakpoint.c:225 (set (reg:SI 137 [ <result> ])
        (reg/v:SI 134 [ brps ])) 167 {*arm_movsi_insn} (nil))

(insn 23 19 29 4 arch/arm/kernel/hw_breakpoint.c:225 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ brps ])) 167 {*arm_movsi_insn} (nil))

(insn 29 23 0 4 arch/arm/kernel/hw_breakpoint.c:225 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 23.
deleting insn with uid = 23.
ending the processing of deferred insns

;; Function hw_breakpoint_slots (hw_breakpoint_slots)[0:1252]


10 basic blocks, 12 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [39.0%]  (fallthru) 4 [61.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 3900, maybe hot.
Predecessors:  2 [39.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  2 [61.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  6 [50.0%]  5 [50.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [29.0%]  8 [71.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 2033, maybe hot.
Predecessors:  4 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (ab,sibcall)

Invalid sum of incoming frequencies 3050, should be 2033

Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 2033, maybe hot.
Predecessors:  5 [29.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (ab,sibcall)

Invalid sum of incoming frequencies 885, should be 2033

Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 2033, maybe hot.
Predecessors:  5 [71.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 2166, should be 2033

Basic block 9 , prev 8, next 1, loop_depth 0, count 0, freq 5933, maybe hot.
Predecessors:  3 [100.0%]  (fallthru) 8 [100.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 9, loop_depth 0, count 0, freq 9999, maybe hot.
Predecessors:  7 [100.0%]  (ab,sibcall) 6 [100.0%]  (ab,sibcall) 9 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 15 (  1.5)


hw_breakpoint_slots

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,5u} r1={6d,1u} r2={5d} r3={5d} r11={1d,9u} r12={5d} r13={1d,13u} r14={3d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={7d,3u} r25={1d,9u} r26={1d,8u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,1u} r134={2d,1u} r135={1d,1u} r136={1d,3u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 550{491d,59u,0e} in 23{19 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[5]->( 7 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 8 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 7 6 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 6 to worklist
  Adding insn 20 to worklist
  Adding insn 22 to worklist
  Adding insn 27 to worklist
  Adding insn 32 to worklist
  Adding insn 40 to worklist
  Adding insn 54 to worklist
Finished finding needed instructions:
processing block 9 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 48 to worklist
  Adding insn 44 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 14 to worklist
processing block 6 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 7 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
  Adding insn 21 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
  Adding insn 19 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 18 (  1.8)
;; Following path with 15 sets: 2 4 6 
deferring rescan insn with uid = 9.
;; Following path with 17 sets: 2 4 5 7 
;; Following path with 21 sets: 2 4 5 8 
;; Following path with 11 sets: 2 3 
;; Following path with 3 sets: 9 
deferring rescan insn with uid = 48.


try_optimize_cfg iteration 1



hw_breakpoint_slots

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,5u} r1={6d,1u} r2={5d} r3={5d} r11={1d,9u} r12={5d} r13={1d,13u} r14={3d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={7d,3u} r25={1d,9u} r26={1d,8u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,1u} r134={2d,1u} r135={1d,1u} r136={1d,3u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 550{491d,59u,0e} in 23{19 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 136 137 138 139
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 133 136 137 138 139
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/hw_breakpoint.c:275 (set (reg/v:SI 136 [ type ])
        (reg:SI 0 r0 [ type ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 6 3 7 2 arch/arm/kernel/hw_breakpoint.c:156 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_debug_arch") [flags 0x3] <function_decl 0x113d8480 get_debug_arch>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:156 (set (reg:SI 137)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:156 (set (reg/v:SI 133 [ arch ])
        (reg:SI 137)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:SI 138)
        (plus:SI (reg:SI 137)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 10 9 11 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:SI 139)
        (zero_extend:SI (subreg:QI (reg:SI 138) 0))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 11 10 12 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 2 arch/arm/kernel/hw_breakpoint.c:157 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 17 3 arch/arm/kernel/hw_breakpoint.c:277 (set (reg:SI 134 [ D.23700 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 17 14 18 4 213 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/hw_breakpoint.c:283 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ type ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 20 19 56 4 arch/arm/kernel/hw_breakpoint.c:283 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 25)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  6 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 56 20 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 56 22 5 arch/arm/kernel/hw_breakpoint.c:283 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ type ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 25 5 arch/arm/kernel/hw_breakpoint.c:283 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 5 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  7 [29.0%] 
;; Succ edge  8 [71.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [50.0%] 
(code_label 25 22 26 6 216 "" [1 uses])

(note 26 25 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(call_insn/j 27 26 30 6 arch/arm/kernel/hw_breakpoint.c:285 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_brps") [flags 0x3] <function_decl 0x113d8b80 get_num_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  5 [29.0%] 
(code_label 30 27 31 7 217 "" [1 uses])

(note 31 30 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(call_insn/j 32 31 36 7 arch/arm/kernel/hw_breakpoint.c:287 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_wrps") [flags 0x3] <function_decl 0x113d8980 get_num_wrps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 134 140
;; live  kill	 14 [lr]

;; Pred edge  5 [71.0%]  (fallthru)
(note 36 32 37 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 8 arch/arm/kernel/hw_breakpoint.c:289 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x11520050>)) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 8 arch/arm/kernel/hw_breakpoint.c:289 (set (reg:SI 0 r0)
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x11520050>)
        (nil)))

(insn 39 38 40 8 arch/arm/kernel/hw_breakpoint.c:289 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ type ])) 167 {*arm_movsi_insn} (nil))

(call_insn 40 39 41 8 arch/arm/kernel/hw_breakpoint.c:289 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 41 40 42 8 arch/arm/kernel/hw_breakpoint.c:290 (set (reg:SI 134 [ D.23700 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 3 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 135
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 42 41 43 9 214 "" [0 uses])

(note 43 42 44 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 48 9 arch/arm/kernel/hw_breakpoint.c:292 (set (reg:SI 135 [ <result> ])
        (reg:SI 134 [ D.23700 ])) 167 {*arm_movsi_insn} (nil))

(insn 48 44 54 9 arch/arm/kernel/hw_breakpoint.c:292 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ D.23700 ])) 167 {*arm_movsi_insn} (nil))

(insn 54 48 0 9 arch/arm/kernel/hw_breakpoint.c:292 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 9.
deleting insn with uid = 9.
rescanning insn with uid = 48.
deleting insn with uid = 48.
ending the processing of deferred insns

;; Function enable_monitor_mode (enable_monitor_mode)[0:1251]


16 basic blocks, 22 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [0.0%]  (fallthru) 5 [100.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 4.
Predecessors:  2 [0.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  4 [0.0%]  (fallthru) 13 [100.0%] 


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0.
Predecessors:  3 [0.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 9996, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  14 [98.3%]  6 [1.7%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 167, maybe hot.
Predecessors:  5 [1.7%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [50.0%]  7 [50.0%]  (fallthru)


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 84, maybe hot.
Predecessors:  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  10 [50.0%]  8 [50.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 42, maybe hot.
Predecessors:  7 [50.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  11 [29.0%]  9 [71.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 56, maybe hot.
Predecessors:  8 [71.0%]  (fallthru) 6 [50.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 56, maybe hot.
Predecessors:  7 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 56, maybe hot.
Predecessors:  8 [29.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 111, maybe hot.
Predecessors:  10 [100.0%]  (fallthru) 11 [100.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  13 [4.0%]  (fallthru) 14 [96.0%] 


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 8.
Predecessors:  3 [100.0%]  12 [4.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 9936, maybe hot.
Predecessors:  12 [96.0%]  5 [98.3%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 15 , prev 14, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  14 [100.0%]  (fallthru) 13 [100.0%]  (fallthru) 4 [100.0%]  (fallthru) 9 [100.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 15, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  15 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 30 (  1.9)


enable_monitor_mode

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={4d,1u} r3={3d} r11={1d,15u} r12={3d} r13={1d,17u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={9d,7u} r25={1d,15u} r26={1d,14u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={4d,1u} r135={1d,4u} r136={1d,3u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} 
;;    total ref usage 382{280d,102u,0e} in 49{47 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 4 13 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[4]->( 15 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[5]->( 14 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 )->[6]->( 9 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[7]->( 10 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 7 )->[8]->( 11 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 6 )->[9]->( 15 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 7 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 11 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 12 )->[13]->( 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 5 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 14 13 4 9 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 5 to worklist
  Adding insn 17 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 36 to worklist
  Adding insn 42 to worklist
  Adding insn 38 to worklist
  Adding insn 44 to worklist
  Adding insn 46 to worklist
  Adding insn 57 to worklist
  Adding insn 63 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
  Adding insn 90 to worklist
Finished finding needed instructions:
processing block 15 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 84 to worklist
  Adding insn 80 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 13 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 72 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
processing block 14 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 77 to worklist
processing block 9 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 51 to worklist
processing block 12 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 68 to worklist
  Adding insn 67 to worklist
processing block 10 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 56 to worklist
processing block 11 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 62 to worklist
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 45 to worklist
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
  Adding insn 43 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 35 to worklist
  Adding insn 34 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
  Adding insn 7 to worklist
  Adding insn 6 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 22 count 30 (  1.9)
;; Following path with 18 sets: 2 5 6 7 10 
deferring rescan insn with uid = 41.
deferring rescan insn with uid = 43.
;; Following path with 20 sets: 2 5 6 7 8 11 
deferring rescan insn with uid = 45.
;; Following path with 25 sets: 2 3 4 
deferring rescan insn with uid = 25.
deferring rescan insn with uid = 28.
deferring rescan insn with uid = 28.
;; Following path with 4 sets: 12 
;; Following path with 1 sets: 9 
;; Following path with 1 sets: 14 
;; Following path with 1 sets: 13 
;; Following path with 3 sets: 15 
deferring rescan insn with uid = 84.


try_optimize_cfg iteration 1



enable_monitor_mode

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={4d,1u} r3={3d} r11={1d,15u} r12={3d} r13={1d,17u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={9d,7u} r25={1d,15u} r26={1d,14u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={4d,1u} r135={1d,4u} r136={1d,3u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} 
;;    total ref usage 382{280d,102u,0e} in 49{47 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/hw_breakpoint.c:238 (set (reg/v:SI 135 [ dscr ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 0") ("=r") 0 []
             [] 8097174)) -1 (nil))

(insn 6 5 7 2 arch/arm/kernel/hw_breakpoint.c:241 (set (reg:SI 138)
        (and:SI (reg/v:SI 135 [ dscr ])
            (const_int 16384 [0x4000]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:241 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:241 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140 141 142 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140 141 142 143 144
;; live  kill	

;; Pred edge  2 [0.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (reg:SI 141 [ __warned ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 139)
                    (const_int 3 [0x3])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 12 11 13 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (reg:QI 140 [ __warned ])
        (subreg:QI (reg:SI 141 [ __warned ]) 0)) 178 {*arm_movqi_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (reg:SI 142)
        (xor:SI (subreg:SI (reg:QI 140 [ __warned ]) 0)
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn 14 13 15 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (reg:QI 143)
        (subreg:QI (reg:SI 142) 0)) 178 {*arm_movqi_insn} (nil))

(insn 15 14 16 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (reg:SI 144)
        (zero_extend:SI (reg:QI 143))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 16 15 17 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 17 16 18 3 arch/arm/kernel/hw_breakpoint.c:241 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 3 -> ( 4 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  13 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 145 146 147 148 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 134 145 146 147 148 149
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 3 (set (reg/f:SI 145)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 3 (set (reg/f:SI 146)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x111b3420>)) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 3 (set (reg:SI 0 r0)
        (reg/f:SI 145)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 22 21 23 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 3 (set (reg:SI 1 r1)
        (const_int 242 [0xf2])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 3 (set (reg:SI 2 r2)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x111b3420>)
        (nil)))

(call_insn 24 23 25 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 25 24 26 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 5 (set (reg/f:SI 147)
        (reg/f:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 26 25 27 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 5 (set (reg:SI 148)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 5 (set (reg:QI 149)
        (subreg:QI (reg:SI 148) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 28 27 29 4 arch/arm/kernel/hw_breakpoint.c:241 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 139)
                (const_int 3 [0x3])) [0 __warned+0 S1 A8])
        (subreg:QI (reg:SI 148) 0)) 178 {*arm_movqi_insn} (nil))

(insn 29 28 32 4 arch/arm/kernel/hw_breakpoint.c:243 (set (reg/v:SI 134 [ ret ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 24 [cc] 150
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 32 29 33 5 225 "" [1 uses])

(note 33 32 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 5 arch/arm/kernel/hw_breakpoint.c:248 (set (reg:SI 150)
        (and:SI (reg/v:SI 135 [ dscr ])
            (const_int 32768 [0x8000]))) 67 {*arm_andsi3_insn} (nil))

(insn 35 34 36 5 arch/arm/kernel/hw_breakpoint.c:248 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 36 35 37 5 arch/arm/kernel/hw_breakpoint.c:248 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9833 [0x2669])
        (nil)))
;; End of basic block 5 -> ( 14 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  14 [98.3%] 
;; Succ edge  6 [1.7%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 24 [cc] 136 151
;; live  kill	 14 [lr]

;; Pred edge  5 [1.7%]  (fallthru)
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(call_insn 38 37 39 6 arch/arm/kernel/hw_breakpoint.c:252 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_debug_arch") [flags 0x3] <function_decl 0x113d8480 get_debug_arch>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 39 38 40 6 arch/arm/kernel/hw_breakpoint.c:252 (set (reg:SI 151)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 6 arch/arm/kernel/hw_breakpoint.c:252 (set (reg:SI 136 [ D.23685 ])
        (reg:SI 151)) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 6 arch/arm/kernel/hw_breakpoint.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 42 41 92 6 arch/arm/kernel/hw_breakpoint.c:252 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 9 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136


;; Succ edge  9 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 92 42 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 43 92 44 7 arch/arm/kernel/hw_breakpoint.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 44 43 93 7 arch/arm/kernel/hw_breakpoint.c:252 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 10 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136


;; Succ edge  10 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 93 44 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 45 93 46 8 arch/arm/kernel/hw_breakpoint.c:252 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 3 [0x3]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 46 45 49 8 arch/arm/kernel/hw_breakpoint.c:252 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 8 -> ( 11 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  11 [29.0%] 
;; Succ edge  9 [71.0%]  (fallthru)

;; Start of basic block ( 8 6) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  8 [71.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
(code_label 49 46 50 9 229 "" [1 uses])

(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 54 9 arch/arm/kernel/hw_breakpoint.c:261 (set (reg/v:SI 134 [ ret ])
        (const_int -19 [0xffffffffffffffed])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 152
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 54 51 55 10 230 "" [1 uses])

(note 55 54 56 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 10 arch/arm/kernel/hw_breakpoint.c:255 (set (reg:SI 152)
        (ior:SI (reg/v:SI 135 [ dscr ])
            (const_int 32768 [0x8000]))) 89 {*arm_iorsi3} (nil))

(insn 57 56 60 10 arch/arm/kernel/hw_breakpoint.c:255 (asm_operands/v ("mcr p14, 0, %0, c0,c1, 0") ("") 0 [
            (reg:SI 152)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8099351) -1 (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 153
;; live  kill	

;; Pred edge  8 [29.0%] 
(code_label 60 57 61 11 231 "" [1 uses])

(note 61 60 62 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 11 arch/arm/kernel/hw_breakpoint.c:258 (set (reg:SI 153)
        (ior:SI (reg/v:SI 135 [ dscr ])
            (const_int 32768 [0x8000]))) 89 {*arm_iorsi3} (nil))

(insn 63 62 64 11 arch/arm/kernel/hw_breakpoint.c:258 (asm_operands/v ("mcr p14, 0, %0, c0,c2, 2") ("") 0 [
            (reg:SI 153)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8099735) -1 (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 154
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 64 63 65 12 232 "" [0 uses])

(note 65 64 66 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 12 arch/arm/kernel/hw_breakpoint.c:266 (set (reg/v:SI 133 [ dscr.773 ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 0") ("=r") 0 []
             [] 8100758)) -1 (nil))

(insn 67 66 68 12 arch/arm/kernel/hw_breakpoint.c:267 (set (reg:SI 154)
        (and:SI (reg/v:SI 133 [ dscr.773 ])
            (const_int 32768 [0x8000]))) 67 {*arm_andsi3_insn} (nil))

(insn 68 67 69 12 arch/arm/kernel/hw_breakpoint.c:267 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 69 68 70 12 arch/arm/kernel/hw_breakpoint.c:267 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  13 [4.0%]  (fallthru)
;; Succ edge  14 [96.0%] 

;; Start of basic block ( 3 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  3 [100.0%] 
;; Pred edge  12 [4.0%]  (fallthru)
(code_label 70 69 71 13 226 ("out") [1 uses])

(note 71 70 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 75 13 arch/arm/kernel/hw_breakpoint.c:243 (set (reg/v:SI 134 [ ret ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12 5) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  12 [96.0%] 
;; Pred edge  5 [98.3%] 
(code_label 75 72 76 14 228 "" [2 uses])

(note 76 75 77 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 14 arch/arm/kernel/hw_breakpoint.c:236 (set (reg/v:SI 134 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 13 4 9) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 137
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 78 77 79 15 227 "" [0 uses])

(note 79 78 80 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 84 15 arch/arm/kernel/hw_breakpoint.c:272 (set (reg:SI 137 [ <result> ])
        (reg/v:SI 134 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 84 80 90 15 arch/arm/kernel/hw_breakpoint.c:272 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 90 84 0 15 arch/arm/kernel/hw_breakpoint.c:272 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 25.
deleting insn with uid = 25.
rescanning insn with uid = 28.
deleting insn with uid = 28.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 43.
deleting insn with uid = 43.
rescanning insn with uid = 45.
deleting insn with uid = 45.
rescanning insn with uid = 84.
deleting insn with uid = 84.
ending the processing of deferred insns

;; Function reset_ctrl_regs (reset_ctrl_regs)[0:1268]


14 basic blocks, 18 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 1476, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 1476, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [71.0%]  (fallthru) 6 [29.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 1048, maybe hot.
Predecessors:  2 [71.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  4 [0.0%]  (fallthru) 5 [100.0%] 


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0.
Predecessors:  3 [0.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  13 [100.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 1047, maybe hot.
Predecessors:  3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  6 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 1475, maybe hot.
Predecessors:  2 [29.0%]  5 [100.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  13 [39.0%]  7 [61.0%]  (fallthru)


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  6 [61.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 1, count 0, freq 9100, maybe hot.
Predecessors:  9 [91.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [100.0%]  (fallthru,dfs_back)


Basic block 9 , prev 8, next 10, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  7 [100.0%]  (fallthru) 8 [100.0%]  (fallthru,dfs_back)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  8 [91.0%]  10 [9.0%]  (fallthru)


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  9 [9.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 1, count 0, freq 9100, maybe hot.
Predecessors:  12 [91.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [100.0%]  (fallthru,dfs_back)


Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  10 [100.0%]  (fallthru) 11 [100.0%]  (fallthru,dfs_back)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  11 [91.0%]  13 [9.0%]  (fallthru)


Basic block 13 , prev 12, next 1, loop_depth 0, count 0, freq 1476, maybe hot.
Predecessors:  12 [9.0%]  (fallthru) 4 [100.0%]  (fallthru) 6 [39.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 13, loop_depth 0, count 0, freq 1476, maybe hot.
Predecessors:  13 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 14 n_edges 18 count 23 (  1.6)


reset_ctrl_regs

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={12d,7u} r1={12d,5u} r2={7d} r3={7d} r11={1d,13u} r12={7d} r13={1d,20u} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={11d,5u} r25={1d,13u} r26={1d,12u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r134={2d,3u} r135={1d,2u} r136={1d,2u} r137={1d,1u} r138={1d,1u,1d} r139={1d,2u} r140={1d,1u} r141={2d,3u} r142={1d,1u} r143={1d,3u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} 
;;    total ref usage 895{769d,125u,1e} in 73{67 regular + 6 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[4]->( 13 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 5 )->[6]->( 13 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 7 8 )->[9]->( 8 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 11 )->[12]->( 11 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 4 6 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 14 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 37 to worklist
  Adding insn 25 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 53 to worklist
  Adding insn 50 to worklist
  Adding insn 67 to worklist
  Adding insn 63 to worklist
  Adding insn 78 to worklist
  Adding insn 92 to worklist
  Adding insn 88 to worklist
  Adding insn 100 to worklist
Finished finding needed instructions:
processing block 13 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
processing block 11 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 93 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
processing block 12 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
processing block 10 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 80 to worklist
processing block 9 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
  Adding insn 55 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 52 to worklist
  Adding insn 51 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp]
  Adding insn 45 to worklist
  Adding insn 42 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
  Adding insn 18 to worklist
  Adding insn 17 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 3 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 14 n_edges 18 count 28 (    2)
;; Following path with 21 sets: 2 3 5 
deferring rescan insn with uid = 8.
;; Following path with 32 sets: 2 3 4 
deferring rescan insn with uid = 34.
deferring rescan insn with uid = 37.
;; Following path with 7 sets: 6 7 
deferring rescan insn with uid = 55.
;; Following path with 21 sets: 9 8 
deferring rescan insn with uid = 73.
deferring rescan insn with uid = 75.
deferring rescan insn with uid = 60.
deferring rescan insn with uid = 64.
;; Following path with 8 sets: 9 10 
;; Following path with 18 sets: 12 11 
deferring rescan insn with uid = 85.
deferring rescan insn with uid = 89.


try_optimize_cfg iteration 1



reset_ctrl_regs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={12d,7u} r1={12d,5u} r2={7d} r3={7d} r11={1d,13u} r12={7d} r13={1d,20u} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={11d,5u} r25={1d,13u} r26={1d,12u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r134={2d,3u} r135={1d,2u} r136={1d,2u} r137={1d,1u} r138={1d,1u,1d} r139={1d,2u} r140={1d,1u} r141={2d,3u} r142={1d,1u} r143={1d,3u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} 
;;    total ref usage 895{769d,125u,1e} in 73{67 regular + 6 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 143 144 145 146 147 148
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 143 144 145 146 147 148
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/hw_breakpoint.c:838 (set (reg/v/f:SI 144 [ info ])
        (reg:SI 0 r0 [ info ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 138 [ sp.77 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:839 (set (reg:SI 146)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:839 (set (reg:SI 145)
        (and:SI (reg:SI 146)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/hw_breakpoint.c:839 (set (reg:SI 143 [ D.24209 ])
        (mem/s/j:SI (plus:SI (reg:SI 145)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/hw_breakpoint.c:851 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/hw_breakpoint.c:851 (set (reg:SI 148 [ debug_arch ])
        (zero_extend:SI (mem/c/i:QI (reg/f:SI 147) [0 debug_arch+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 13 12 14 2 arch/arm/kernel/hw_breakpoint.c:851 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ debug_arch ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 2 arch/arm/kernel/hw_breakpoint.c:851 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144


;; Succ edge  3 [71.0%]  (fallthru)
;; Succ edge  6 [29.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 140 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; live  gen 	 24 [cc] 140 149
;; live  kill	

;; Pred edge  2 [71.0%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 3 arch/arm/kernel/hw_breakpoint.c:856 (set (reg/v:SI 140 [ dbg_power ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c1, c5, 4") ("=r") 0 []
             [] 8176279)) -1 (nil))

(insn 17 16 18 3 arch/arm/kernel/hw_breakpoint.c:857 (set (reg:SI 149)
        (and:SI (reg/v:SI 140 [ dbg_power ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 18 17 19 3 arch/arm/kernel/hw_breakpoint.c:857 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 19 18 20 3 arch/arm/kernel/hw_breakpoint.c:857 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 40)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 139 150 151 152 153 154 155 156 157 158 159 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; live  gen 	 0 [r0] 1 [r1] 137 139 150 151 152 153 154 155 156 157 158 159 160
;; live  kill	 14 [lr]

;; Pred edge  3 [0.0%]  (fallthru)
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 4 arch/arm/kernel/hw_breakpoint.c:841 (set (reg/v/f:SI 139 [ cpumask ])
        (reg/v/f:SI 144 [ info ])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 4 arch/arm/kernel/hw_breakpoint.c:858 (set (reg/f:SI 150)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11520280>)) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 4 arch/arm/kernel/hw_breakpoint.c:858 (set (reg:SI 0 r0)
        (reg/f:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11520280>)
        (nil)))

(insn 24 23 25 4 arch/arm/kernel/hw_breakpoint.c:858 (set (reg:SI 1 r1)
        (reg:SI 143 [ D.24209 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 25 24 26 4 arch/arm/kernel/hw_breakpoint.c:858 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 26 25 27 4 include/linux/cpumask.h:738 (set (reg:SI 151)
        (and:SI (reg:SI 143 [ D.24209 ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (nil))

(insn 27 26 28 4 include/linux/cpumask.h:738 (set (reg:SI 152)
        (plus:SI (reg:SI 151)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 28 27 29 4 include/linux/cpumask.h:738 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 29 28 30 4 include/linux/cpumask.h:738 (set (reg/f:SI 154)
        (symbol_ref:SI ("cpu_bit_bitmap") [flags 0xc0] <var_decl 0x10c42120 cpu_bit_bitmap>)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 4 include/linux/cpumask.h:738 (set (reg/v/f:SI 137 [ p ])
        (plus:SI (reg:SI 153)
            (reg/f:SI 154))) 4 {*arm_addsi3} (nil))

(insn 31 30 32 4 include/linux/bitmap.h:202 (set (reg:SI 155)
        (lshiftrt:SI (reg:SI 143 [ D.24209 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 32 31 33 4 include/linux/bitmap.h:202 (set (reg:SI 156)
        (ashift:SI (reg:SI 155)
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 33 32 34 4 include/linux/bitmap.h:202 (set (reg:SI 157)
        (neg:SI (reg:SI 156))) 127 {*arm_negsi2} (nil))

(insn 34 33 35 4 include/linux/bitmap.h:202 (set (reg:SI 158 [ <variable>.bits ])
        (mem/s/j:SI (reg/v/f:SI 144 [ info ]) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 4 include/linux/bitmap.h:202 (set (reg:SI 159 [ <variable>.bits ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ p ])
                (reg:SI 157)) [0 <variable>.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 4 include/linux/bitmap.h:202 (set (reg:SI 160)
        (ior:SI (reg:SI 158 [ <variable>.bits ])
            (reg:SI 159 [ <variable>.bits ]))) 89 {*arm_iorsi3} (nil))

(insn 37 36 40 4 include/linux/bitmap.h:202 (set (mem/s/j:SI (reg/v/f:SI 144 [ info ]) [0 <variable>.bits+0 S4 A32])
        (reg:SI 160)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 161 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 161 162
;; live  kill	

;; Pred edge  3 [100.0%] 
(code_label 40 37 41 5 238 "" [1 uses])

(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 5 arch/arm/kernel/hw_breakpoint.c:867 (set (reg:SI 161)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 5 arch/arm/kernel/hw_breakpoint.c:867 (asm_operands/v ("mcr p14, 0, %0, c1, c0, 4") ("") 0 [
            (reg:SI 161)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8177687) -1 (nil))

(insn 44 43 45 5 arch/arm/kernel/hw_breakpoint.c:868 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8177815)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 45 44 46 5 arch/arm/kernel/hw_breakpoint.c:874 (set (reg:SI 162)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 5 arch/arm/kernel/hw_breakpoint.c:874 (asm_operands/v ("mcr p14, 0, %0, c0, c7, 0") ("") 0 [
            (reg:SI 162)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 8178583) -1 (nil))

(insn 47 46 48 5 arch/arm/kernel/hw_breakpoint.c:875 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 8178711)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 2 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 142
;; live  kill	 14 [lr]

;; Pred edge  2 [29.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 48 47 49 6 237 "" [1 uses])

(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(call_insn 50 49 51 6 arch/arm/kernel/hw_breakpoint.c:878 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("enable_monitor_mode") [flags 0x3] <function_decl 0x113d8c80 enable_monitor_mode>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 51 50 52 6 arch/arm/kernel/hw_breakpoint.c:878 (set (reg:SI 142 [ D.24218 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 6 arch/arm/kernel/hw_breakpoint.c:878 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.24218 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 6 arch/arm/kernel/hw_breakpoint.c:878 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 106)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 6 -> ( 13 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  13 [39.0%] 
;; Succ edge  7 [61.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 141
;; live  kill	

;; Pred edge  6 [61.0%]  (fallthru)
(note 54 53 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 71 7 arch/arm/kernel/hw_breakpoint.c:878 (set (reg/v:SI 141 [ i ])
        (reg:SI 142 [ D.24218 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 7 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 141 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 0 [r0] 1 [r1] 135 141 163 164
;; live  kill	 14 [lr]

;; Pred edge  9 [91.0%] 
(code_label 71 55 58 8 241 "" [1 uses])

(note 58 71 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 8 arch/arm/kernel/hw_breakpoint.c:837 (set (reg:SI 135 [ D.25321 ])
        (reg/v:SI 141 [ i ])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 8 arch/arm/kernel/hw_breakpoint.c:883 (set (reg:SI 163)
        (plus:SI (reg/v:SI 141 [ i ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 61 60 62 8 arch/arm/kernel/hw_breakpoint.c:883 (set (reg:SI 0 r0)
        (reg:SI 163)) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 8 arch/arm/kernel/hw_breakpoint.c:883 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 8 arch/arm/kernel/hw_breakpoint.c:883 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 64 63 65 8 arch/arm/kernel/hw_breakpoint.c:884 (set (reg:SI 164)
        (plus:SI (reg/v:SI 141 [ i ])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(insn 65 64 66 8 arch/arm/kernel/hw_breakpoint.c:884 (set (reg:SI 0 r0)
        (reg:SI 164)) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 8 arch/arm/kernel/hw_breakpoint.c:884 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 67 66 68 8 arch/arm/kernel/hw_breakpoint.c:884 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 68 67 69 8 arch/arm/kernel/hw_breakpoint.c:882 discrim 2 (set (reg/v:SI 141 [ i ])
        (plus:SI (reg/v:SI 141 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  9 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 165 166 167 168 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; live  gen 	 24 [cc] 165 166 167 168 169
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru,dfs_back)
(code_label 69 68 70 9 240 "" [0 uses])

(note 70 69 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 72 70 73 9 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 9 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (set (reg/f:SI 166)
        (reg/f:SI 165)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 74 73 75 9 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (set (reg:SI 168 [ core_num_reserved_brps ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 9 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (set (reg:SI 169 [ core_num_brps ])
        (mem/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 9 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (set (reg:SI 167)
        (plus:SI (reg:SI 168 [ core_num_reserved_brps ])
            (reg:SI 169 [ core_num_brps ]))) 4 {*arm_addsi3} (nil))

(insn 77 76 78 9 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ i ])
            (reg:SI 167))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 78 77 79 9 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 9 -> ( 8 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141


;; Succ edge  8 [91.0%] 
;; Succ edge  10 [9.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 134
;; live  kill	

;; Pred edge  9 [9.0%]  (fallthru)
(note 79 78 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 96 10 arch/arm/kernel/hw_breakpoint.c:882 discrim 1 (set (reg/v:SI 134 [ i.816 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 136 170 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 1 [r1] 134 136 170 171
;; live  kill	 14 [lr]

;; Pred edge  12 [91.0%] 
(code_label 96 80 83 11 243 "" [1 uses])

(note 83 96 84 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 11 arch/arm/kernel/hw_breakpoint.c:837 (set (reg:SI 136 [ D.25309 ])
        (reg/v:SI 134 [ i.816 ])) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 11 arch/arm/kernel/hw_breakpoint.c:888 (set (reg:SI 170)
        (plus:SI (reg/v:SI 134 [ i.816 ])
            (const_int 112 [0x70]))) 4 {*arm_addsi3} (nil))

(insn 86 85 87 11 arch/arm/kernel/hw_breakpoint.c:888 (set (reg:SI 0 r0)
        (reg:SI 170)) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 11 arch/arm/kernel/hw_breakpoint.c:888 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 88 87 89 11 arch/arm/kernel/hw_breakpoint.c:888 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 89 88 90 11 arch/arm/kernel/hw_breakpoint.c:889 (set (reg:SI 171)
        (plus:SI (reg/v:SI 134 [ i.816 ])
            (const_int 96 [0x60]))) 4 {*arm_addsi3} (nil))

(insn 90 89 91 11 arch/arm/kernel/hw_breakpoint.c:889 (set (reg:SI 0 r0)
        (reg:SI 171)) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 11 arch/arm/kernel/hw_breakpoint.c:889 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 92 91 93 11 arch/arm/kernel/hw_breakpoint.c:889 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 93 92 94 11 arch/arm/kernel/hw_breakpoint.c:887 discrim 2 (set (reg/v:SI 134 [ i.816 ])
        (plus:SI (reg/v:SI 134 [ i.816 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 172 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 172 173
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
(code_label 94 93 95 12 242 "" [0 uses])

(note 95 94 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 97 95 98 12 arch/arm/kernel/hw_breakpoint.c:887 discrim 1 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 12 arch/arm/kernel/hw_breakpoint.c:887 discrim 1 (set (reg:SI 173 [ core_num_wrps ])
        (mem/c/i:SI (plus:SI (reg/f:SI 172)
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 12 arch/arm/kernel/hw_breakpoint.c:887 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ i.816 ])
            (reg:SI 173 [ core_num_wrps ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 100 99 106 12 arch/arm/kernel/hw_breakpoint.c:887 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru)

;; Start of basic block ( 12 4 6) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  12 [9.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  6 [39.0%] 
(code_label 106 100 109 13 244 "" [1 uses])

(note 109 106 0 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 13 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 34.
deleting insn with uid = 34.
rescanning insn with uid = 37.
deleting insn with uid = 37.
rescanning insn with uid = 55.
deleting insn with uid = 55.
rescanning insn with uid = 60.
deleting insn with uid = 60.
rescanning insn with uid = 64.
deleting insn with uid = 64.
rescanning insn with uid = 73.
deleting insn with uid = 73.
rescanning insn with uid = 75.
deleting insn with uid = 75.
rescanning insn with uid = 85.
deleting insn with uid = 85.
rescanning insn with uid = 89.
deleting insn with uid = 89.
ending the processing of deferred insns

;; Function arch_validate_hwbkpt_settings (arch_validate_hwbkpt_settings)[0:1261]


36 basic blocks, 61 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  33 [20.0%]  4 [20.0%]  5 [20.0%]  6 [20.0%]  3 [20.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  2 [20.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  2 [20.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [100.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  2 [20.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 2000, maybe hot.
Predecessors:  2 [20.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [100.0%]  (fallthru)


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 8000, maybe hot.
Predecessors:  3 [100.0%]  (fallthru) 4 [100.0%]  (fallthru) 5 [100.0%]  (fallthru) 6 [100.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  33 [50.0%]  8 [50.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 4000, maybe hot.
Predecessors:  7 [50.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  33 [20.0%]  9 [20.0%]  10 [20.0%]  11 [20.0%]  12 [20.0%] 


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 1600, maybe hot.
Predecessors:  8 [20.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  14 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 800, should be 1600

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 1600, maybe hot.
Predecessors:  8 [20.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  14 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 800, should be 1600

Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 1600, maybe hot.
Predecessors:  8 [20.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  14 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 800, should be 1600

Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 1600, maybe hot.
Predecessors:  8 [20.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  13 [50.0%]  (fallthru) 33 [50.0%] 

Invalid sum of incoming frequencies 800, should be 1600

Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 800, maybe hot.
Predecessors:  12 [50.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  14 [50.0%]  (fallthru) 33 [50.0%] 


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 5200, maybe hot.
Predecessors:  9 [100.0%]  (fallthru) 10 [100.0%]  (fallthru) 11 [100.0%]  (fallthru) 13 [50.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [71.0%]  (fallthru) 17 [29.0%] 


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 3692, maybe hot.
Predecessors:  14 [71.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  16 [72.0%]  (fallthru) 17 [28.0%] 


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 2658, maybe hot.
Predecessors:  15 [72.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  33 [72.0%]  17 [28.0%]  (fallthru)


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 3286, maybe hot.
Predecessors:  14 [29.0%]  15 [28.0%]  16 [28.0%]  (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  18 [50.0%]  (fallthru) 19 [50.0%] 


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 1643, maybe hot.
Predecessors:  17 [50.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  19 [100.0%]  (fallthru)


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 3286, maybe hot.
Predecessors:  17 [50.0%]  18 [100.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  20 [28.0%]  (fallthru) 21 [72.0%] 


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 920, maybe hot.
Predecessors:  19 [28.0%]  (fallthru)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  22 [100.0%]  (fallthru)


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 2366, maybe hot.
Predecessors:  19 [72.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  22 [100.0%]  (fallthru)


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  21 [100.0%]  (fallthru) 20 [100.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  25 [29.0%]  23 [71.0%]  (fallthru)

Invalid sum of incoming frequencies 3286, should be 400

Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 284, maybe hot.
Predecessors:  22 [71.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  27 [50.0%]  24 [50.0%]  (fallthru)


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 142, maybe hot.
Predecessors:  23 [50.0%]  (fallthru)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  26 [29.0%]  33 [71.0%]  (fallthru)


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 100, maybe hot.
Predecessors:  22 [29.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  27 [90.3%]  26 [9.7%]  (fallthru)


Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 110, maybe hot.
Predecessors:  25 [9.7%]  (fallthru) 24 [29.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  27 [37.8%]  (fallthru) 33 [62.2%] 


Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 232, maybe hot.
Predecessors:  26 [37.8%]  (fallthru) 25 [90.3%]  23 [50.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  28 [6.7%]  (fallthru) 34 [93.3%] 


Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 16, maybe hot.
Predecessors:  27 [6.7%]  (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  31 [71.0%]  29 [29.0%]  (fallthru)


Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 5.
Predecessors:  28 [29.0%]  (fallthru)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  31 [50.0%]  30 [50.0%]  (fallthru)


Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 2.
Predecessors:  29 [50.0%]  (fallthru)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  31 [15.0%]  (fallthru) 34 [85.0%] 


Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 3.
Predecessors:  29 [50.0%]  30 [15.0%]  (fallthru) 28 [71.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  32 [0.0%]  (fallthru) 33 [100.0%] 


Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 0.
Predecessors:  31 [0.0%]  (fallthru)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  35 [100.0%]  (fallthru)


Basic block 33 , prev 32, next 34, loop_depth 0, count 0, freq 9782, maybe hot.
Predecessors:  8 [20.0%]  26 [62.2%]  12 [50.0%]  31 [100.0%]  24 [71.0%]  (fallthru) 13 [50.0%]  16 [72.0%]  2 [20.0%]  7 [50.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  35 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 10086, should be 9782

Basic block 34 , prev 33, next 35, loop_depth 0, count 0, freq 218, maybe hot.
Predecessors:  27 [93.3%]  30 [85.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  35 [100.0%]  (fallthru)


Basic block 35 , prev 34, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  34 [100.0%]  (fallthru) 33 [100.0%]  (fallthru) 32 [100.0%]  (fallthru)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 35, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  35 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 36 n_edges 61 count 66 (  1.8)


arch_validate_hwbkpt_settings

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={11d,11u} r1={8d,2u} r2={8d,2u} r3={7d,1u} r11={1d,35u} r12={6d} r13={1d,40u} r14={6d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={26d,18u} r25={1d,35u} r26={1d,34u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r133={1d,2u} r134={1d,1u} r135={2d,2u} r136={1d,4u} r137={3d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,3u} r142={1d,1u} r143={1d,42u} r144={1d,1u} r145={1d,2u} r146={2d,2u} r147={1d,1u} r148={2d,2u} r149={1d,1u} r150={1d,1u} r151={2d,2u} r152={1d,1u} r153={1d,1u} r154={2d,2u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,3u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={2d,2u} r163={1d,1u} r164={1d,1u} r165={2d,2u} r166={1d,1u} r167={1d,1u} r168={2d,2u} r169={1d,1u} r170={1d,1u} r171={2d,2u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u,1d} r187={1d,1u} r188={1d,1u} r189={2d,2u} r190={1d,1u} r191={1d,1u} r192={2d,2u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={2d,2u} r202={1d,1u} r203={2d,2u} r204={1d,1u} r205={1d,1u,1d} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={2d,2u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} 
;;    total ref usage 1088{742d,344u,2e} in 184{179 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 33 4 5 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 4 5 6 )->[7]->( 33 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 7 )->[8]->( 33 9 10 11 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 )->[9]->( 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 )->[10]->( 14 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 )->[11]->( 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 )->[12]->( 13 33 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[13]->( 14 33 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 10 11 13 )->[14]->( 15 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 14 )->[15]->( 16 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 15 )->[16]->( 33 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 14 15 16 )->[17]->( 18 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 17 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 17 18 )->[19]->( 20 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 19 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 19 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 21 20 )->[22]->( 25 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 22 )->[23]->( 27 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 23 )->[24]->( 26 33 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 22 )->[25]->( 27 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 25 24 )->[26]->( 27 33 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 26 25 23 )->[27]->( 28 34 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 27 )->[28]->( 31 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 28 )->[29]->( 31 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 29 )->[30]->( 31 34 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 29 30 28 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 31 )->[32]->( 35 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 26 12 31 24 13 16 2 7 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 27 30 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 34 33 32 )->[35]->( 1 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 35 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 8 to worklist
  Adding insn 17 to worklist
  Adding insn 26 to worklist
  Adding insn 35 to worklist
  Adding insn 45 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
  Adding insn 57 to worklist
  Adding insn 67 to worklist
  Adding insn 76 to worklist
  Adding insn 85 to worklist
  Adding insn 101 to worklist
  Adding insn 94 to worklist
  Adding insn 106 to worklist
  Adding insn 115 to worklist
  Adding insn 121 to worklist
  Adding insn 124 to worklist
  Adding insn 138 to worklist
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 128 to worklist
  Adding insn 145 to worklist
  Adding insn 168 to worklist
  Adding insn 160 to worklist
  Adding insn 156 to worklist
  Adding insn 181 to worklist
  Adding insn 183 to worklist
  Adding insn 185 to worklist
  Adding insn 191 to worklist
  Adding insn 195 to worklist
  Adding insn 212 to worklist
  Adding insn 209 to worklist
  Adding insn 200 to worklist
  Adding insn 218 to worklist
  Adding insn 215 to worklist
  Adding insn 223 to worklist
  Adding insn 220 to worklist
  Adding insn 227 to worklist
  Adding insn 237 to worklist
  Adding insn 249 to worklist
  Adding insn 245 to worklist
  Adding insn 273 to worklist
Finished finding needed instructions:
processing block 35 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 267 to worklist
  Adding insn 263 to worklist
processing block 33 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
  Adding insn 255 to worklist
processing block 32 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
  Adding insn 250 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
  Adding insn 239 to worklist
processing block 31 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 236 to worklist
  Adding insn 235 to worklist
  Adding insn 234 to worklist
  Adding insn 233 to worklist
  Adding insn 232 to worklist
  Adding insn 231 to worklist
  Adding insn 230 to worklist
processing block 34 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
  Adding insn 260 to worklist
processing block 30 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 226 to worklist
  Adding insn 225 to worklist
processing block 29 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 222 to worklist
  Adding insn 221 to worklist
processing block 28 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 217 to worklist
  Adding insn 216 to worklist
  Adding insn 214 to worklist
processing block 27 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 211 to worklist
  Adding insn 210 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 199 to worklist
  Adding insn 198 to worklist
processing block 26 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 143
  Adding insn 194 to worklist
processing block 25 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
  Adding insn 190 to worklist
processing block 24 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
  Adding insn 184 to worklist
processing block 23 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
  Adding insn 182 to worklist
processing block 22 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
  Adding insn 180 to worklist
  Adding insn 179 to worklist
  Adding insn 178 to worklist
processing block 20 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 143
  Adding insn 170 to worklist
processing block 21 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 143
  Adding insn 175 to worklist
processing block 19 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 143
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 162 to worklist
  Adding insn 161 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
processing block 18 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 140 to worklist
processing block 17 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 137 to worklist
  Adding insn 136 to worklist
  Adding insn 134 to worklist
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 127 to worklist
processing block 16 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 123 to worklist
processing block 15 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 143
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
processing block 14 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 109 to worklist
processing block 9 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
processing block 10 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
processing block 11 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
processing block 13 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
processing block 12 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 158
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 36 n_edges 61 count 70 (  1.9)
;; Following path with 6 sets: 2 
;; Following path with 4 sets: 3 
;; Following path with 6 sets: 6 
deferring rescan insn with uid = 45.
;; Following path with 5 sets: 5 
;; Following path with 5 sets: 4 
;; Following path with 15 sets: 7 8 
;; Following path with 16 sets: 12 13 
;; Following path with 5 sets: 11 
;; Following path with 5 sets: 10 
;; Following path with 5 sets: 9 
;; Following path with 14 sets: 14 15 16 
;; Following path with 20 sets: 17 18 
deferring rescan insn with uid = 145.
;; Following path with 22 sets: 19 21 
deferring rescan insn with uid = 164.
deferring rescan insn with uid = 165.
deferring rescan insn with uid = 166.
deferring rescan insn with uid = 167.
;; Following path with 22 sets: 19 20 
;; Following path with 6 sets: 22 25 
;; Following path with 8 sets: 22 23 24 
deferring rescan insn with uid = 182.
;; Following path with 2 sets: 26 
;; Following path with 31 sets: 27 28 29 30 
deferring rescan insn with uid = 206.
deferring rescan insn with uid = 207.
;; Following path with 1 sets: 34 
;; Following path with 22 sets: 31 32 
deferring rescan insn with uid = 246.
deferring rescan insn with uid = 249.
deferring rescan insn with uid = 249.
;; Following path with 1 sets: 33 
;; Following path with 3 sets: 35 
deferring rescan insn with uid = 267.


try_optimize_cfg iteration 1



arch_validate_hwbkpt_settings

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={11d,11u} r1={8d,2u} r2={8d,2u} r3={7d,1u} r11={1d,35u} r12={6d} r13={1d,40u} r14={6d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={26d,18u} r25={1d,35u} r26={1d,34u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r133={1d,2u} r134={1d,1u} r135={2d,2u} r136={1d,4u} r137={3d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,3u} r142={1d,1u} r143={1d,42u} r144={1d,1u} r145={1d,2u} r146={2d,2u} r147={1d,1u} r148={2d,2u} r149={1d,1u} r150={1d,1u} r151={2d,2u} r152={1d,1u} r153={1d,1u} r154={2d,2u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,3u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={2d,2u} r163={1d,1u} r164={1d,1u} r165={2d,2u} r166={1d,1u} r167={1d,1u} r168={2d,2u} r169={1d,1u} r170={1d,1u} r171={2d,2u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u,1d} r187={1d,1u} r188={1d,1u} r189={2d,2u} r190={1d,1u} r191={1d,1u} r192={2d,2u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={2d,2u} r202={1d,1u} r203={2d,2u} r204={1d,1u} r205={1d,1u,1d} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={2d,2u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} 
;;    total ref usage 1088{742d,344u,2e} in 184{179 regular + 5 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 143 144 145
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 143 144 145
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/hw_breakpoint.c:594 (set (reg/v/f:SI 143 [ bp ])
        (reg:SI 0 r0 [ bp ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/hw_breakpoint.c:525 (set (reg:SI 144 [ <variable>.attr.bp_type ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 172 [0xac])) [0 <variable>.attr.bp_type+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:525 (set (reg:SI 145)
        (plus:SI (reg:SI 144 [ <variable>.attr.bp_type ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(jump_insn 8 7 12 2 arch/arm/kernel/hw_breakpoint.c:525 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 145)
                        (const_int 3 [0x3]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 145)
                                (const_int 4 [0x4]))
                            (label_ref 9)) [0 S4 A32])
                    (label_ref 253)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 9))
        ]) 265 {arm_casesi_internal} (insn_list:REG_LABEL_TARGET 253 (nil)))
;; End of basic block 2 -> ( 33 4 5 6 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143


;; Succ edge  33 [20.0%] 
;; Succ edge  4 [20.0%] 
;; Succ edge  5 [20.0%] 
;; Succ edge  6 [20.0%] 
;; Succ edge  3 [20.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 146 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 146 147
;; live  kill	

;; Pred edge  2 [20.0%] 
(code_label 12 8 13 3 252 "" [1 uses])

(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 3 arch/arm/kernel/hw_breakpoint.c:527 (set (reg:SI 147)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 15 14 16 3 arch/arm/kernel/hw_breakpoint.c:527 (set (reg:QI 146)
        (subreg:QI (reg:SI 147) 0)) 178 {*arm_movqi_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/hw_breakpoint.c:527 (set (zero_extract:SI (subreg:SI (reg:QI 146) 0)
            (const_int 2 [0x2])
            (const_int 3 [0x3]))
        (const_int 0 [0x0])) 76 {insv_zero} (nil))

(insn 17 16 20 3 arch/arm/kernel/hw_breakpoint.c:527 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 215 [0xd7])) [0 S1 A8])
        (reg:QI 146)) 178 {*arm_movqi_insn} (nil))
;; End of basic block 3 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 148 149 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 148 149 150
;; live  kill	

;; Pred edge  2 [20.0%] 
(code_label 20 17 21 4 249 "" [1 uses])

(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 4 arch/arm/kernel/hw_breakpoint.c:530 (set (reg:SI 149)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 23 22 24 4 arch/arm/kernel/hw_breakpoint.c:530 (set (reg:QI 148)
        (subreg:QI (reg:SI 149) 0)) 178 {*arm_movqi_insn} (nil))

(insn 24 23 25 4 arch/arm/kernel/hw_breakpoint.c:530 (set (reg:SI 150)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 arch/arm/kernel/hw_breakpoint.c:530 (set (zero_extract:SI (subreg:SI (reg:QI 148) 0)
            (const_int 2 [0x2])
            (const_int 3 [0x3]))
        (reg:SI 150)) 77 {insv_t2} (nil))

(insn 26 25 29 4 arch/arm/kernel/hw_breakpoint.c:530 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 215 [0xd7])) [0 S1 A8])
        (reg:QI 148)) 178 {*arm_movqi_insn} (nil))
;; End of basic block 4 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 151 152 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 151 152 153
;; live  kill	

;; Pred edge  2 [20.0%] 
(code_label 29 26 30 5 250 "" [1 uses])

(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 5 arch/arm/kernel/hw_breakpoint.c:533 (set (reg:SI 152)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 32 31 33 5 arch/arm/kernel/hw_breakpoint.c:533 (set (reg:QI 151)
        (subreg:QI (reg:SI 152) 0)) 178 {*arm_movqi_insn} (nil))

(insn 33 32 34 5 arch/arm/kernel/hw_breakpoint.c:533 (set (reg:SI 153)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 5 arch/arm/kernel/hw_breakpoint.c:533 (set (zero_extract:SI (subreg:SI (reg:QI 151) 0)
            (const_int 2 [0x2])
            (const_int 3 [0x3]))
        (reg:SI 153)) 77 {insv_t2} (nil))

(insn 35 34 38 5 arch/arm/kernel/hw_breakpoint.c:533 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 215 [0xd7])) [0 S1 A8])
        (reg:QI 151)) 178 {*arm_movqi_insn} (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 154 155 156 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 154 155 156 157
;; live  kill	

;; Pred edge  2 [20.0%] 
(code_label 38 35 39 6 251 "" [1 uses])

(note 39 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 6 arch/arm/kernel/hw_breakpoint.c:536 (set (reg:SI 155)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 41 40 42 6 arch/arm/kernel/hw_breakpoint.c:536 (set (reg:QI 154)
        (subreg:QI (reg:SI 155) 0)) 178 {*arm_movqi_insn} (nil))

(insn 42 41 43 6 arch/arm/kernel/hw_breakpoint.c:536 (set (reg:SI 157)
        (subreg:SI (reg:QI 154) 0)) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 6 arch/arm/kernel/hw_breakpoint.c:536 (set (reg:SI 156)
        (ior:SI (reg:SI 157)
            (const_int 24 [0x18]))) 89 {*arm_iorsi3} (nil))

(insn 44 43 45 6 arch/arm/kernel/hw_breakpoint.c:536 (set (reg:QI 154)
        (subreg:QI (reg:SI 156) 0)) 178 {*arm_movqi_insn} (nil))

(insn 45 44 46 6 arch/arm/kernel/hw_breakpoint.c:536 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 215 [0xd7])) [0 S1 A8])
        (subreg:QI (reg:SI 156) 0)) 178 {*arm_movqi_insn} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 4 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 158 159 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 158 159 160 161
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 46 45 47 7 254 "" [0 uses])

(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 7 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:DI 159 [ <variable>.attr.D.4027.bp_len ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 184 [0xb8])) [0 <variable>.attr.D.4027.bp_len+0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 49 48 50 7 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:DI 160)
        (const_int -1 [0xffffffffffffffff])) 163 {*arm_movdi} (nil))

(insn 50 49 51 7 arch/arm/kernel/hw_breakpoint.c:543 (parallel [
            (set (reg:DI 158)
                (plus:DI (reg:DI 159 [ <variable>.attr.D.4027.bp_len ])
                    (reg:DI 160)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (nil))

(insn 51 50 52 7 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:DI 0 r0)
        (reg:DI 158)) 163 {*arm_movdi} (nil))

(insn 52 51 53 7 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:DI 2 r2)
        (const_int 7 [0x7])) 163 {*arm_movdi} (nil))

(call_insn/u 53 52 54 7 arch/arm/kernel/hw_breakpoint.c:543 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 54 53 55 7 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:SI 161)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 55 54 56 7 arch/arm/kernel/hw_breakpoint.c:543 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 56 55 275 7 arch/arm/kernel/hw_breakpoint.c:543 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 33 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 158
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 158


;; Succ edge  33 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 158
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 158
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  7 [50.0%]  (fallthru)
(note 275 56 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn 57 275 61 8 arch/arm/kernel/hw_breakpoint.c:543 (parallel [
            (set (pc)
                (if_then_else (leu (subreg:SI (reg:DI 158) 0)
                        (const_int 7 [0x7]))
                    (mem:SI (plus:SI (mult:SI (subreg:SI (reg:DI 158) 0)
                                (const_int 4 [0x4]))
                            (label_ref 58)) [0 S4 A32])
                    (label_ref 253)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 58))
        ]) 265 {arm_casesi_internal} (insn_list:REG_LABEL_TARGET 253 (nil)))
;; End of basic block 8 -> ( 33 9 10 11 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  33 [20.0%] 
;; Succ edge  9 [20.0%] 
;; Succ edge  10 [20.0%] 
;; Succ edge  11 [20.0%] 
;; Succ edge  12 [20.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 162 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 162 163 164
;; live  kill	

;; Pred edge  8 [20.0%] 
(code_label 61 57 62 9 255 "" [1 uses])

(note 62 61 63 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 9 arch/arm/kernel/hw_breakpoint.c:545 (set (reg:SI 163)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 64 63 65 9 arch/arm/kernel/hw_breakpoint.c:545 (set (reg:HI 162)
        (subreg:HI (reg:SI 163) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 65 64 66 9 arch/arm/kernel/hw_breakpoint.c:545 (set (reg:SI 164)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 9 arch/arm/kernel/hw_breakpoint.c:545 (set (zero_extract:SI (subreg:SI (reg:HI 162) 0)
            (const_int 8 [0x8])
            (const_int 3 [0x3]))
        (reg:SI 164)) 77 {insv_t2} (nil))

(insn 67 66 70 9 arch/arm/kernel/hw_breakpoint.c:545 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 214 [0xd6])) [0 S2 A16])
        (reg:HI 162)) 176 {*movhi_insn_arch4} (nil))
;; End of basic block 9 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 165 166 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 165 166 167
;; live  kill	

;; Pred edge  8 [20.0%] 
(code_label 70 67 71 10 256 "" [1 uses])

(note 71 70 72 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 10 arch/arm/kernel/hw_breakpoint.c:548 (set (reg:SI 166)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 73 72 74 10 arch/arm/kernel/hw_breakpoint.c:548 (set (reg:HI 165)
        (subreg:HI (reg:SI 166) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 74 73 75 10 arch/arm/kernel/hw_breakpoint.c:548 (set (reg:SI 167)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 10 arch/arm/kernel/hw_breakpoint.c:548 (set (zero_extract:SI (subreg:SI (reg:HI 165) 0)
            (const_int 8 [0x8])
            (const_int 3 [0x3]))
        (reg:SI 167)) 77 {insv_t2} (nil))

(insn 76 75 79 10 arch/arm/kernel/hw_breakpoint.c:548 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 214 [0xd6])) [0 S2 A16])
        (reg:HI 165)) 176 {*movhi_insn_arch4} (nil))
;; End of basic block 10 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 168 169 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 168 169 170
;; live  kill	

;; Pred edge  8 [20.0%] 
(code_label 79 76 80 11 257 "" [1 uses])

(note 80 79 81 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 11 arch/arm/kernel/hw_breakpoint.c:551 (set (reg:SI 169)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 82 81 83 11 arch/arm/kernel/hw_breakpoint.c:551 (set (reg:HI 168)
        (subreg:HI (reg:SI 169) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 83 82 84 11 arch/arm/kernel/hw_breakpoint.c:551 (set (reg:SI 170)
        (const_int 15 [0xf])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 11 arch/arm/kernel/hw_breakpoint.c:551 (set (zero_extract:SI (subreg:SI (reg:HI 168) 0)
            (const_int 8 [0x8])
            (const_int 3 [0x3]))
        (reg:SI 170)) 77 {insv_t2} (nil))

(insn 85 84 88 11 arch/arm/kernel/hw_breakpoint.c:551 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 214 [0xd6])) [0 S2 A16])
        (reg:HI 168)) 176 {*movhi_insn_arch4} (nil))
;; End of basic block 11 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 171 172 173 174 175 176 177 178
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 24 [cc] 171 172 173 174 175 176 177 178
;; live  kill	

;; Pred edge  8 [20.0%] 
(code_label 88 85 89 12 258 "" [1 uses])

(note 89 88 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 12 arch/arm/kernel/hw_breakpoint.c:554 (set (reg:SI 172)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 91 90 92 12 arch/arm/kernel/hw_breakpoint.c:554 (set (reg:HI 171)
        (subreg:HI (reg:SI 172) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 92 91 93 12 arch/arm/kernel/hw_breakpoint.c:554 (set (reg:SI 173)
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 93 92 94 12 arch/arm/kernel/hw_breakpoint.c:554 (set (zero_extract:SI (subreg:SI (reg:HI 171) 0)
            (const_int 8 [0x8])
            (const_int 3 [0x3]))
        (reg:SI 173)) 77 {insv_t2} (nil))

(insn 94 93 95 12 arch/arm/kernel/hw_breakpoint.c:554 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 214 [0xd6])) [0 S2 A16])
        (reg:HI 171)) 176 {*movhi_insn_arch4} (nil))

(insn 95 94 96 12 arch/arm/kernel/hw_breakpoint.c:555 (set (reg:SI 175)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 96 95 97 12 arch/arm/kernel/hw_breakpoint.c:555 (set (reg:QI 174)
        (subreg:QI (reg:SI 175) 0)) 178 {*arm_movqi_insn} (nil))

(insn 97 96 98 12 arch/arm/kernel/hw_breakpoint.c:555 (set (reg:SI 176)
        (and:SI (subreg:SI (reg:QI 174) 0)
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 98 97 99 12 arch/arm/kernel/hw_breakpoint.c:555 (set (reg:QI 177)
        (subreg:QI (reg:SI 176) 0)) 178 {*arm_movqi_insn} (nil))

(insn 99 98 100 12 arch/arm/kernel/hw_breakpoint.c:555 (set (reg:SI 178)
        (zero_extend:SI (reg:QI 177))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 100 99 101 12 arch/arm/kernel/hw_breakpoint.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 101 100 102 12 arch/arm/kernel/hw_breakpoint.c:555 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 13 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 179 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 24 [cc] 179 180
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 102 101 103 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 13 arch/arm/kernel/hw_breakpoint.c:555 discrim 1 (set (reg/f:SI 179)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 104 103 105 13 arch/arm/kernel/hw_breakpoint.c:555 discrim 1 (set (reg:SI 180 [ max_watchpoint_len ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 179)
                    (const_int 1 [0x1])) [0 max_watchpoint_len+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 105 104 106 13 arch/arm/kernel/hw_breakpoint.c:555 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180 [ max_watchpoint_len ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 106 105 107 13 arch/arm/kernel/hw_breakpoint.c:555 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 14 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 9 10 11 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 181 182 183 184 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 24 [cc] 181 182 183 184 185
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  13 [50.0%]  (fallthru)
(code_label 107 106 108 14 260 "" [0 uses])

(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 14 arch/arm/kernel/hw_breakpoint.c:568 (set (reg:SI 182)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 110 109 111 14 arch/arm/kernel/hw_breakpoint.c:568 (set (reg:QI 181)
        (subreg:QI (reg:SI 182) 0)) 178 {*arm_movqi_insn} (nil))

(insn 111 110 112 14 arch/arm/kernel/hw_breakpoint.c:568 (set (reg:SI 183)
        (and:SI (subreg:SI (reg:QI 181) 0)
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 112 111 113 14 arch/arm/kernel/hw_breakpoint.c:568 (set (reg:QI 184)
        (subreg:QI (reg:SI 183) 0)) 178 {*arm_movqi_insn} (nil))

(insn 113 112 114 14 arch/arm/kernel/hw_breakpoint.c:568 (set (reg:SI 185)
        (zero_extend:SI (reg:QI 184))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 114 113 115 14 arch/arm/kernel/hw_breakpoint.c:568 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 115 114 116 14 arch/arm/kernel/hw_breakpoint.c:568 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 14 -> ( 15 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  15 [71.0%]  (fallthru)
;; Succ edge  17 [29.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 133 186 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 24 [cc] 133 186 187
;; live  kill	

;; Pred edge  14 [71.0%]  (fallthru)
(note 116 115 117 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 15 arch/arm/kernel/hw_breakpoint.c:569 (set (reg:SI 186)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 118 117 119 15 arch/arm/kernel/hw_breakpoint.c:569 (set (reg:SI 187)
        (const_int 2040 [0x7f8])) 167 {*arm_movsi_insn} (nil))

(insn 119 118 120 15 arch/arm/kernel/hw_breakpoint.c:569 (set (reg:SI 133 [ D.24404 ])
        (and:SI (reg:SI 186)
            (reg:SI 187))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 186)
            (const_int 2040 [0x7f8]))
        (nil)))

(insn 120 119 121 15 arch/arm/kernel/hw_breakpoint.c:568 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.24404 ])
            (const_int 24 [0x18]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 15 arch/arm/kernel/hw_breakpoint.c:568 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 143


;; Succ edge  16 [72.0%]  (fallthru)
;; Succ edge  17 [28.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 143
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  15 [72.0%]  (fallthru)
(note 122 121 123 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 16 arch/arm/kernel/hw_breakpoint.c:568 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.24404 ])
            (const_int 120 [0x78]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 124 123 125 16 arch/arm/kernel/hw_breakpoint.c:568 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 16 -> ( 33 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  33 [72.0%] 
;; Succ edge  17 [28.0%]  (fallthru)

;; Start of basic block ( 14 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 188 189 190 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 0 [r0] 24 [cc] 134 188 189 190 191
;; live  kill	 14 [lr]

;; Pred edge  14 [29.0%] 
;; Pred edge  15 [28.0%] 
;; Pred edge  16 [28.0%]  (fallthru)
(code_label 125 124 126 17 261 "" [2 uses])

(note 126 125 127 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 17 arch/arm/kernel/hw_breakpoint.c:574 (set (reg:SI 188 [ <variable>.attr.D.4023.bp_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 176 [0xb0])) [0 <variable>.attr.D.4023.bp_addr+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 17 arch/arm/kernel/hw_breakpoint.c:574 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.22650.D.22649.info.address+0 S4 A64])
        (reg:SI 188 [ <variable>.attr.D.4023.bp_addr ])) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 17 arch/arm/kernel/hw_breakpoint.c:577 (set (reg:SI 190)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 130 129 131 17 arch/arm/kernel/hw_breakpoint.c:577 (set (reg:QI 189)
        (subreg:QI (reg:SI 190) 0)) 178 {*arm_movqi_insn} (nil))

(insn 131 130 132 17 arch/arm/kernel/hw_breakpoint.c:577 (set (reg:SI 191)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 17 arch/arm/kernel/hw_breakpoint.c:577 (set (zero_extract:SI (subreg:SI (reg:QI 189) 0)
            (const_int 2 [0x2])
            (const_int 5 [0x5]))
        (reg:SI 191)) 77 {insv_t2} (nil))

(insn 133 132 134 17 arch/arm/kernel/hw_breakpoint.c:577 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 215 [0xd7])) [0 S1 A8])
        (reg:QI 189)) 178 {*arm_movqi_insn} (nil))

(insn 134 133 135 17 arch/arm/kernel/hw_breakpoint.c:578 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ bp ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 135 134 136 17 arch/arm/kernel/hw_breakpoint.c:578 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("arch_check_bp_in_kernelspace") [flags 0x3] <function_decl 0x10b14000 arch_check_bp_in_kernelspace>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 136 135 137 17 arch/arm/kernel/hw_breakpoint.c:578 (set (reg:SI 134 [ D.24401 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 137 136 138 17 arch/arm/kernel/hw_breakpoint.c:578 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.24401 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 138 137 139 17 arch/arm/kernel/hw_breakpoint.c:578 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 146)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 18 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 192 193 194 195
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 192 193 194 195
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 139 138 140 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 18 arch/arm/kernel/hw_breakpoint.c:579 (set (reg:SI 193)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 141 140 142 18 arch/arm/kernel/hw_breakpoint.c:579 (set (reg:QI 192)
        (subreg:QI (reg:SI 193) 0)) 178 {*arm_movqi_insn} (nil))

(insn 142 141 143 18 arch/arm/kernel/hw_breakpoint.c:579 (set (reg:SI 195)
        (subreg:SI (reg:QI 192) 0)) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 18 arch/arm/kernel/hw_breakpoint.c:579 (set (reg:SI 194)
        (ior:SI (reg:SI 195)
            (const_int 96 [0x60]))) 89 {*arm_iorsi3} (nil))

(insn 144 143 145 18 arch/arm/kernel/hw_breakpoint.c:579 (set (reg:QI 192)
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (nil))

(insn 145 144 146 18 arch/arm/kernel/hw_breakpoint.c:579 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 215 [0xd7])) [0 S1 A8])
        (subreg:QI (reg:SI 194) 0)) 178 {*arm_movqi_insn} (nil))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 141 196 197 198 199 200 201 202 203 204 205 206 207 208 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 24 [cc] 141 196 197 198 199 200 201 202 203 204 205 206 207 208 209
;; live  kill	

;; Pred edge  17 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 146 145 147 19 262 "" [1 uses])

(note 147 146 148 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 19 arch/arm/kernel/hw_breakpoint.c:582 (set (reg:SI 197)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 160 [0xa0])) [0 S1 A64]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 149 148 150 19 arch/arm/kernel/hw_breakpoint.c:582 (set (reg:QI 196)
        (subreg:QI (reg:SI 197) 0)) 178 {*arm_movqi_insn} (nil))

(insn 150 149 151 19 arch/arm/kernel/hw_breakpoint.c:582 (set (reg:SI 198)
        (xor:SI (subreg:SI (reg:QI 196) 0)
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn 151 150 152 19 arch/arm/kernel/hw_breakpoint.c:582 (set (reg:QI 199)
        (subreg:QI (reg:SI 198) 0)) 178 {*arm_movqi_insn} (nil))

(insn 152 151 153 19 arch/arm/kernel/hw_breakpoint.c:582 (set (reg:SI 200)
        (and:SI (subreg:SI (reg:QI 199) 0)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 153 152 154 19 arch/arm/kernel/hw_breakpoint.c:582 (set (reg:SI 202)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 154 153 155 19 arch/arm/kernel/hw_breakpoint.c:582 (set (reg:QI 201)
        (subreg:QI (reg:SI 202) 0)) 178 {*arm_movqi_insn} (nil))

(insn 155 154 156 19 arch/arm/kernel/hw_breakpoint.c:582 (set (zero_extract:SI (subreg:SI (reg:QI 201) 0)
            (const_int 1 [0x1])
            (const_int 7 [0x7]))
        (reg:SI 200)) 77 {insv_t2} (nil))

(insn 156 155 157 19 arch/arm/kernel/hw_breakpoint.c:582 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 215 [0xd7])) [0 S1 A8])
        (reg:QI 201)) 178 {*arm_movqi_insn} (nil))

(insn 157 156 158 19 arch/arm/kernel/hw_breakpoint.c:585 (set (reg:SI 204)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 213 [0xd5])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 158 157 159 19 arch/arm/kernel/hw_breakpoint.c:585 (set (reg:QI 203)
        (subreg:QI (reg:SI 204) 0)) 178 {*arm_movqi_insn} (nil))

(insn 159 158 160 19 arch/arm/kernel/hw_breakpoint.c:585 (set (zero_extract:SI (subreg:SI (reg:QI 203) 0)
            (const_int 1 [0x1])
            (const_int 1 [0x1]))
        (const_int 0 [0x0])) 76 {insv_zero} (nil))

(insn 160 159 161 19 arch/arm/kernel/hw_breakpoint.c:585 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 213 [0xd5])) [0 S1 A8])
        (reg:QI 203)) 178 {*arm_movqi_insn} (nil))

(insn 161 160 162 19 arch/arm/kernel/hw_breakpoint.c:605 (set (reg:SI 205)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 162 161 163 19 arch/arm/kernel/hw_breakpoint.c:605 (set (reg:SI 206)
        (const_int 2040 [0x7f8])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 19 arch/arm/kernel/hw_breakpoint.c:605 (set (reg:SI 141 [ D.23989 ])
        (and:SI (reg:SI 205)
            (reg:SI 206))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 205)
            (const_int 2040 [0x7f8]))
        (nil)))

(insn 164 163 165 19 arch/arm/kernel/hw_breakpoint.c:605 (set (reg:SI 208)
        (reg:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2040 [0x7f8])
        (nil)))

(insn 165 164 166 19 arch/arm/kernel/hw_breakpoint.c:605 (set (reg:HI 207)
        (subreg:HI (reg:SI 206) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 2040 [0x7f8])
        (nil)))

(insn 166 165 167 19 arch/arm/kernel/hw_breakpoint.c:605 (set (reg:SI 209)
        (reg:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2040 [0x7f8])
        (nil)))

(insn 167 166 168 19 arch/arm/kernel/hw_breakpoint.c:605 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.23989 ])
            (reg:SI 206))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 168 167 169 19 arch/arm/kernel/hw_breakpoint.c:605 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 173)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143


;; Succ edge  20 [28.0%]  (fallthru)
;; Succ edge  21 [72.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143
;; live  gen 	 135
;; live  kill	

;; Pred edge  19 [28.0%]  (fallthru)
(note 169 168 170 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 170 169 173 20 arch/arm/kernel/hw_breakpoint.c:606 (set (reg/v:SI 135 [ alignment_mask ])
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 143


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 143
;; live  gen 	 135
;; live  kill	

;; Pred edge  19 [72.0%] 
(code_label 173 170 174 21 263 "" [1 uses])

(note 174 173 175 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 21 arch/arm/kernel/hw_breakpoint.c:597 (set (reg/v:SI 135 [ alignment_mask ])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 143


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 141 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 143
;; lr  def 	 24 [cc] 136 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141 143
;; live  gen 	 24 [cc] 136 140
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 176 175 177 22 264 "" [0 uses])

(note 177 176 178 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 178 177 179 22 arch/arm/kernel/hw_breakpoint.c:607 (set (reg:SI 140 [ D.23992 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.22650.D.22649.info.address+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 179 178 180 22 arch/arm/kernel/hw_breakpoint.c:607 (set (reg/v:SI 136 [ offset ])
        (and:SI (reg/v:SI 135 [ alignment_mask ])
            (reg:SI 140 [ D.23992 ]))) 67 {*arm_andsi3_insn} (nil))

(insn 180 179 181 22 arch/arm/kernel/hw_breakpoint.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ offset ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 181 180 276 22 arch/arm/kernel/hw_breakpoint.c:608 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 22 -> ( 25 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 141 143


;; Succ edge  25 [29.0%] 
;; Succ edge  23 [71.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 141 143
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [71.0%]  (fallthru)
(note 276 181 182 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 182 276 183 23 arch/arm/kernel/hw_breakpoint.c:608 (set (reg:CC 24 cc)
        (reg:CC 24 cc)) 226 {*deleted_compare} (nil))

(jump_insn 183 182 277 23 arch/arm/kernel/hw_breakpoint.c:608 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 196)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 23 -> ( 27 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 141 143


;; Succ edge  27 [50.0%] 
;; Succ edge  24 [50.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 141 143
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  23 [50.0%]  (fallthru)
(note 277 183 184 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 184 277 185 24 arch/arm/kernel/hw_breakpoint.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ offset ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 185 184 188 24 arch/arm/kernel/hw_breakpoint.c:608 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 192)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 24 -> ( 26 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 141 143


;; Succ edge  26 [29.0%] 
;; Succ edge  33 [71.0%]  (fallthru)

;; Start of basic block ( 22) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 141 143
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [29.0%] 
(code_label 188 185 189 25 266 "" [1 uses])

(note 189 188 190 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 190 189 191 25 arch/arm/kernel/hw_breakpoint.c:614 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.23989 ])
            (const_int 8 [0x8]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 191 190 192 25 arch/arm/kernel/hw_breakpoint.c:614 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 196)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9032 [0x2348])
        (nil)))
;; End of basic block 25 -> ( 27 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 141 143


;; Succ edge  27 [90.3%] 
;; Succ edge  26 [9.7%]  (fallthru)

;; Start of basic block ( 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 141 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 141 143
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  25 [9.7%]  (fallthru)
;; Pred edge  24 [29.0%] 
(code_label 192 191 193 26 267 "" [1 uses])

(note 193 192 194 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 194 193 195 26 arch/arm/kernel/hw_breakpoint.c:618 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.23989 ])
            (const_int 24 [0x18]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 195 194 196 26 arch/arm/kernel/hw_breakpoint.c:618 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6218 [0x184a])
        (nil)))
;; End of basic block 26 -> ( 27 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 143


;; Succ edge  27 [37.8%]  (fallthru)
;; Succ edge  33 [62.2%] 

;; Start of basic block ( 26 25 23) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136 140 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 143
;; lr  def 	 24 [cc] 210 211 212 213 214 215 216 217 218 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 140 143
;; live  gen 	 24 [cc] 210 211 212 213 214 215 216 217 218 219
;; live  kill	

;; Pred edge  26 [37.8%]  (fallthru)
;; Pred edge  25 [90.3%] 
;; Pred edge  23 [50.0%] 
(code_label 196 195 197 27 265 "" [2 uses])

(note 197 196 198 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 199 27 arch/arm/kernel/hw_breakpoint.c:625 (set (reg:SI 210)
        (not:SI (reg/v:SI 135 [ alignment_mask ]))) 134 {*arm_one_cmplsi2} (nil))

(insn 199 198 200 27 arch/arm/kernel/hw_breakpoint.c:625 (set (reg:SI 211)
        (and:SI (reg:SI 210)
            (reg:SI 140 [ D.23992 ]))) 67 {*arm_andsi3_insn} (nil))

(insn 200 199 201 27 arch/arm/kernel/hw_breakpoint.c:625 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.22650.D.22649.info.address+0 S4 A64])
        (reg:SI 211)) 167 {*arm_movsi_insn} (nil))

(insn 201 200 202 27 arch/arm/kernel/hw_breakpoint.c:626 (set (reg:SI 213)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 202 201 203 27 arch/arm/kernel/hw_breakpoint.c:626 (set (reg:HI 212)
        (subreg:HI (reg:SI 213) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 203 202 204 27 arch/arm/kernel/hw_breakpoint.c:626 (set (subreg:SI (reg:QI 214) 0)
        (zero_extract:SI (subreg:SI (reg:HI 212) 0)
            (const_int 8 [0x8])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 204 203 205 27 arch/arm/kernel/hw_breakpoint.c:626 (set (reg:SI 215)
        (zero_extend:SI (reg:QI 214))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 205 204 206 27 arch/arm/kernel/hw_breakpoint.c:626 (set (reg:SI 216)
        (ashift:SI (reg:SI 215)
            (reg/v:SI 136 [ offset ]))) 117 {*arm_shiftsi3} (nil))

(insn 206 205 207 27 arch/arm/kernel/hw_breakpoint.c:626 (set (reg:SI 218)
        (reg:SI 213)) 167 {*arm_movsi_insn} (nil))

(insn 207 206 208 27 arch/arm/kernel/hw_breakpoint.c:626 (set (reg:HI 217)
        (subreg:HI (reg:SI 213) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 208 207 209 27 arch/arm/kernel/hw_breakpoint.c:626 (set (zero_extract:SI (subreg:SI (reg:HI 217) 0)
            (const_int 8 [0x8])
            (const_int 3 [0x3]))
        (reg:SI 216)) 77 {insv_t2} (nil))

(insn 209 208 210 27 arch/arm/kernel/hw_breakpoint.c:626 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 214 [0xd6])) [0 S2 A16])
        (reg:HI 217)) 176 {*movhi_insn_arch4} (nil))

(insn 210 209 211 27 arch/arm/kernel/hw_breakpoint.c:635 (set (reg/f:SI 219 [ <variable>.overflow_handler ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 528 [0x210])) [0 <variable>.overflow_handler+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 211 210 212 27 arch/arm/kernel/hw_breakpoint.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 219 [ <variable>.overflow_handler ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 212 211 213 27 arch/arm/kernel/hw_breakpoint.c:635 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 258)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9328 [0x2470])
        (nil)))
;; End of basic block 27 -> ( 28 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  28 [6.7%]  (fallthru)
;; Succ edge  34 [93.3%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 0 [r0] 24 [cc] 139
;; live  kill	 14 [lr]

;; Pred edge  27 [6.7%]  (fallthru)
(note 213 212 214 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 215 28 arch/arm/kernel/hw_breakpoint.c:635 discrim 1 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ bp ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 215 214 216 28 arch/arm/kernel/hw_breakpoint.c:635 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("arch_check_bp_in_kernelspace") [flags 0x3] <function_decl 0x10b14000 arch_check_bp_in_kernelspace>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 216 215 217 28 arch/arm/kernel/hw_breakpoint.c:635 discrim 1 (set (reg:SI 139 [ D.24008 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 217 216 218 28 arch/arm/kernel/hw_breakpoint.c:635 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.24008 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 218 217 219 28 arch/arm/kernel/hw_breakpoint.c:635 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 28 -> ( 31 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  31 [71.0%] 
;; Succ edge  29 [29.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 0 [r0] 24 [cc] 138
;; live  kill	 14 [lr]

;; Pred edge  28 [29.0%]  (fallthru)
(note 219 218 220 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(call_insn 220 219 221 29 arch/arm/kernel/hw_breakpoint.c:635 discrim 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("core_has_mismatch_brps") [flags 0x3] <function_decl 0x113d8880 core_has_mismatch_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 221 220 222 29 arch/arm/kernel/hw_breakpoint.c:635 discrim 4 (set (reg:SI 138 [ D.24010 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 222 221 223 29 arch/arm/kernel/hw_breakpoint.c:635 discrim 4 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.24010 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 223 222 224 29 arch/arm/kernel/hw_breakpoint.c:635 discrim 4 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 29 -> ( 31 30)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143


;; Succ edge  31 [50.0%] 
;; Succ edge  30 [50.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; live  gen 	 24 [cc] 220
;; live  kill	

;; Pred edge  29 [50.0%]  (fallthru)
(note 224 223 225 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 226 30 arch/arm/kernel/hw_breakpoint.c:635 (set (reg/f:SI 220 [ <variable>.hw.D.22650.D.22649.bp_target ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ bp ])
                (const_int 224 [0xe0])) [0 <variable>.hw.D.22650.D.22649.bp_target+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 227 30 arch/arm/kernel/hw_breakpoint.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 220 [ <variable>.hw.D.22650.D.22649.bp_target ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 227 226 228 30 arch/arm/kernel/hw_breakpoint.c:635 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 258)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 30 -> ( 31 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  31 [15.0%]  (fallthru)
;; Succ edge  34 [85.0%] 

;; Start of basic block ( 29 30 28) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 221 222 223 224 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 221 222 223 224 225 226
;; live  kill	

;; Pred edge  29 [50.0%] 
;; Pred edge  30 [15.0%]  (fallthru)
;; Pred edge  28 [71.0%] 
(code_label 228 227 229 31 269 "" [2 uses])

(note 229 228 230 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 230 229 231 31 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 231 230 232 31 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (reg:SI 223 [ __warned ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 221)
                    (const_int 16 [0x10])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 232 231 233 31 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (reg:QI 222 [ __warned ])
        (subreg:QI (reg:SI 223 [ __warned ]) 0)) 178 {*arm_movqi_insn} (nil))

(insn 233 232 234 31 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (reg:SI 224)
        (xor:SI (subreg:SI (reg:QI 222 [ __warned ]) 0)
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn 234 233 235 31 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (reg:QI 225)
        (subreg:QI (reg:SI 224) 0)) 178 {*arm_movqi_insn} (nil))

(insn 235 234 236 31 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (reg:SI 226)
        (zero_extend:SI (reg:QI 225))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 236 235 237 31 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 237 236 238 31 arch/arm/kernel/hw_breakpoint.c:635 discrim 7 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  32 [0.0%]  (fallthru)
;; Succ edge  33 [100.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 227 228 229 230 231 232
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 137 227 228 229 230 231 232
;; live  kill	 14 [lr]

;; Pred edge  31 [0.0%]  (fallthru)
(note 238 237 239 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 239 238 240 32 arch/arm/kernel/hw_breakpoint.c:635 discrim 9 (set (reg/f:SI 227)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (nil))

(insn 240 239 241 32 arch/arm/kernel/hw_breakpoint.c:635 discrim 9 (set (reg:SI 228)
        (const_int 638 [0x27e])) 167 {*arm_movsi_insn} (nil))

(insn 241 240 242 32 arch/arm/kernel/hw_breakpoint.c:635 discrim 9 (set (reg/f:SI 229)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11520690>)) 167 {*arm_movsi_insn} (nil))

(insn 242 241 243 32 arch/arm/kernel/hw_breakpoint.c:635 discrim 9 (set (reg:SI 0 r0)
        (reg/f:SI 227)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 243 242 244 32 arch/arm/kernel/hw_breakpoint.c:635 discrim 9 (set (reg:SI 1 r1)
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 638 [0x27e])
        (nil)))

(insn 244 243 245 32 arch/arm/kernel/hw_breakpoint.c:635 discrim 9 (set (reg:SI 2 r2)
        (reg/f:SI 229)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11520690>)
        (nil)))

(call_insn 245 244 246 32 arch/arm/kernel/hw_breakpoint.c:635 discrim 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 246 245 247 32 arch/arm/kernel/hw_breakpoint.c:635 discrim 11 (set (reg/f:SI 230)
        (reg/f:SI 221)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 247 246 248 32 arch/arm/kernel/hw_breakpoint.c:635 discrim 11 (set (reg:SI 231)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 248 247 249 32 arch/arm/kernel/hw_breakpoint.c:635 discrim 11 (set (reg:QI 232)
        (subreg:QI (reg:SI 231) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 249 248 250 32 arch/arm/kernel/hw_breakpoint.c:635 discrim 11 (set (mem/c/i:QI (plus:SI (reg/f:SI 221)
                (const_int 16 [0x10])) [0 __warned+0 S1 A8])
        (subreg:QI (reg:SI 231) 0)) 178 {*arm_movqi_insn} (nil))

(insn 250 249 253 32 arch/arm/kernel/hw_breakpoint.c:639 (set (reg/v:SI 137 [ ret ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 8 26 12 31 24 13 16 2 7) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 137
;; live  kill	

;; Pred edge  8 [20.0%] 
;; Pred edge  26 [62.2%] 
;; Pred edge  12 [50.0%] 
;; Pred edge  31 [100.0%] 
;; Pred edge  24 [71.0%]  (fallthru)
;; Pred edge  13 [50.0%] 
;; Pred edge  16 [72.0%] 
;; Pred edge  2 [20.0%] 
;; Pred edge  7 [50.0%] 
(code_label 253 250 254 33 248 ("out") [12 uses])

(note 254 253 255 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 255 254 258 33 arch/arm/kernel/hw_breakpoint.c:639 (set (reg/v:SI 137 [ ret ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 33 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 27 30) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 137
;; live  kill	

;; Pred edge  27 [93.3%] 
;; Pred edge  30 [85.0%] 
(code_label 258 255 259 34 268 "" [2 uses])

(note 259 258 260 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 34 arch/arm/kernel/hw_breakpoint.c:639 (set (reg/v:SI 137 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 33 32) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0] 142
;; live  kill	

;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 261 260 262 35 270 "" [0 uses])

(note 262 261 263 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 263 262 267 35 arch/arm/kernel/hw_breakpoint.c:643 (set (reg:SI 142 [ <result> ])
        (reg/v:SI 137 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 267 263 273 35 arch/arm/kernel/hw_breakpoint.c:643 (set (reg/i:SI 0 r0)
        (reg/v:SI 137 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 273 267 0 35 arch/arm/kernel/hw_breakpoint.c:643 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 35 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 45.
deleting insn with uid = 45.
rescanning insn with uid = 145.
deleting insn with uid = 145.
rescanning insn with uid = 164.
deleting insn with uid = 164.
rescanning insn with uid = 165.
deleting insn with uid = 165.
rescanning insn with uid = 166.
deleting insn with uid = 166.
rescanning insn with uid = 167.
deleting insn with uid = 167.
rescanning insn with uid = 182.
deleting insn with uid = 182.
rescanning insn with uid = 206.
deleting insn with uid = 206.
rescanning insn with uid = 207.
deleting insn with uid = 207.
rescanning insn with uid = 246.
deleting insn with uid = 246.
rescanning insn with uid = 249.
deleting insn with uid = 249.
rescanning insn with uid = 267.
deleting insn with uid = 267.
ending the processing of deferred insns

;; Function arch_uninstall_hw_breakpoint (arch_uninstall_hw_breakpoint)[0:1256]


18 basic blocks, 23 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [50.0%]  (fallthru) 4 [50.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 440, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  8 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 440, maybe hot.
Predecessors:  2 [50.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  6 [50.0%]  5 [50.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 220, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 220, maybe hot.
Predecessors:  4 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [100.0%]  (fallthru)


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 440, maybe hot.
Predecessors:  6 [100.0%]  (fallthru) 5 [100.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  8 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  3 [100.0%]  (fallthru) 7 [100.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 1, count 0, freq 9550, maybe hot.
Predecessors:  12 [95.5%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  10 [4.5%]  (fallthru) 11 [95.5%] 


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 430, maybe hot.
Predecessors:  9 [4.5%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  13 [100.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 1, count 0, freq 9120, maybe hot.
Predecessors:  9 [95.5%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [100.0%]  (fallthru,dfs_back)


Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 11 [100.0%]  (fallthru,dfs_back)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [95.5%]  13 [4.5%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  10 [100.0%]  (fallthru) 12 [4.5%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  14 [0.0%]  (fallthru) 16 [100.0%] 


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 0.
Predecessors:  13 [0.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [0.0%]  (fallthru) 17 [100.0%] 


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 0.
Predecessors:  14 [0.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  17 [100.0%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  13 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (ab,sibcall)


Basic block 17 , prev 16, next 1, loop_depth 0, count 0, freq 0.
Predecessors:  15 [100.0%]  (fallthru) 14 [100.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 17, loop_depth 0, count 0, freq 880, maybe hot.
Predecessors:  16 [100.0%]  (ab,sibcall) 17 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 18 n_edges 23 count 34 (  1.9)


arch_uninstall_hw_breakpoint

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,2u} r2={4d,1u} r3={3d} r11={1d,17u} r12={3d} r13={1d,21u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={8d,6u} r25={1d,17u} r26={1d,16u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r161={2d,3u} r162={1d,1u,1d} r163={1d,1u,1d} r164={1d,1u} r165={1d,1u} r166={3d,1u} r167={2d,2u} r168={2d,4u} r169={2d,1u} r170={1d,3u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} 
;;    total ref usage 458{312d,144u,2e} in 79{77 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 7 )->[8]->( 12 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 )->[10]->( 13 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 11 )->[12]->( 9 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 13 )->[14]->( 15 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 14 )->[15]->( 17 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 13 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 15 14 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 16 17 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 40 to worklist
  Adding insn 64 to worklist
  Adding insn 98 to worklist
  Adding insn 101 to worklist
  Adding insn 111 to worklist
  Adding insn 115 to worklist
  Adding insn 124 to worklist
  Adding insn 136 to worklist
  Adding insn 132 to worklist
  Adding insn 144 to worklist
Finished finding needed instructions:
processing block 17 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 15 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
processing block 14 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
processing block 16 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 143 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
processing block 13 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 168
  Adding insn 114 to worklist
processing block 10 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168
  Adding insn 100 to worklist
processing block 11 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
  Adding insn 106 to worklist
processing block 9 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
processing block 12 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
  Adding insn 110 to worklist
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
  Adding insn 91 to worklist
  Adding insn 90 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 169 170
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 169 170
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 170
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 170
  Adding insn 66 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 30 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 18 n_edges 23 count 35 (  1.9)
;; Following path with 18 sets: 2 4 6 
;; Following path with 16 sets: 2 4 5 
;; Following path with 20 sets: 2 3 
deferring rescan insn with uid = 46.
;; Following path with 12 sets: 7 
deferring rescan insn with uid = 81.
;; Following path with 2 sets: 8 
;; Following path with 7 sets: 12 9 11 
;; Following path with 8 sets: 12 9 10 
;; Following path with 8 sets: 13 16 
;; Following path with 23 sets: 13 14 15 
deferring rescan insn with uid = 133.
deferring rescan insn with uid = 136.
deferring rescan insn with uid = 136.


try_optimize_cfg iteration 1



arch_uninstall_hw_breakpoint

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,2u} r2={4d,1u} r3={3d} r11={1d,17u} r12={3d} r13={1d,21u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={8d,6u} r25={1d,17u} r26={1d,16u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r161={2d,3u} r162={1d,1u,1d} r163={1d,1u,1d} r164={1d,1u} r165={1d,1u} r166={3d,1u} r167={2d,2u} r168={2d,4u} r169={2d,1u} r170={1d,3u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} 
;;    total ref usage 458{312d,144u,2e} in 79{77 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 170 171 172 173 174 175
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 170 171 172 173 174 175
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 32 0 30 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 30 32 31 2 arch/arm/kernel/hw_breakpoint.c:396 (set (reg/v/f:SI 170 [ bp ])
        (reg:SI 0 r0 [ bp ])) 167 {*arm_movsi_insn} (nil))

(note 31 30 34 2 NOTE_INSN_FUNCTION_BEG)

(insn 34 31 35 2 arch/arm/kernel/hw_breakpoint.c:401 (set (reg:SI 172)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 170 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 35 34 36 2 arch/arm/kernel/hw_breakpoint.c:401 (set (reg:QI 171)
        (subreg:QI (reg:SI 172) 0)) 178 {*arm_movqi_insn} (nil))

(insn 36 35 37 2 arch/arm/kernel/hw_breakpoint.c:401 (set (reg:SI 173)
        (and:SI (subreg:SI (reg:QI 171) 0)
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 37 36 38 2 arch/arm/kernel/hw_breakpoint.c:401 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) 178 {*arm_movqi_insn} (nil))

(insn 38 37 39 2 arch/arm/kernel/hw_breakpoint.c:401 (set (reg:SI 175)
        (zero_extend:SI (reg:QI 174))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 39 38 40 2 arch/arm/kernel/hw_breakpoint.c:401 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 41 2 arch/arm/kernel/hw_breakpoint.c:401 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163 165 166 167 169 176 177 178 179 180 181 182
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
;; live  gen 	 163 165 166 167 169 176 177 178 179 180 181 182
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 41 40 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg/v:SI 165 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 176)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8118453)) -1 (nil))

(insn 44 43 45 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 163 [ sp.77 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg/f:SI 177)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg:SI 179)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 47 46 48 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg:SI 178)
        (and:SI (reg:SI 179)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 48 47 49 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg:SI 180 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 178)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg:SI 181)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 180 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 177)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 3 arch/arm/kernel/hw_breakpoint.c:404 (set (reg/v/f:SI 169 [ slots ])
        (plus:SI (reg/v:SI 165 [ __ptr ])
            (reg:SI 181))) 4 {*arm_addsi3} (nil))

(insn 51 50 52 3 arch/arm/kernel/hw_breakpoint.c:405 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 3 arch/arm/kernel/hw_breakpoint.c:405 (set (reg/v:SI 167 [ max_slots ])
        (mem/c/i:SI (plus:SI (reg/f:SI 182)
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 56 3 arch/arm/kernel/hw_breakpoint.c:403 (set (reg/v:SI 166 [ base ])
        (const_int 80 [0x50])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 169 170


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  def 	 24 [cc] 183 184 185 186 187
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 183 184 185 186 187
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 56 53 57 4 278 "" [1 uses])

(note 57 56 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 4 arch/arm/kernel/hw_breakpoint.c:408 (set (reg:SI 184)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 170 [ bp ])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 59 58 60 4 arch/arm/kernel/hw_breakpoint.c:408 (set (reg:QI 183)
        (subreg:QI (reg:SI 184) 0)) 178 {*arm_movqi_insn} (nil))

(insn 60 59 61 4 arch/arm/kernel/hw_breakpoint.c:408 (set (reg:SI 185)
        (and:SI (subreg:SI (reg:QI 183) 0)
            (const_int -128 [0xffffffffffffff80]))) 67 {*arm_andsi3_insn} (nil))

(insn 61 60 62 4 arch/arm/kernel/hw_breakpoint.c:408 (set (reg:QI 186)
        (subreg:QI (reg:SI 185) 0)) 178 {*arm_movqi_insn} (nil))

(insn 62 61 63 4 arch/arm/kernel/hw_breakpoint.c:408 (set (reg:SI 187)
        (zero_extend:SI (reg:QI 186))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 63 62 64 4 arch/arm/kernel/hw_breakpoint.c:408 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 64 63 65 4 arch/arm/kernel/hw_breakpoint.c:408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170


;; Succ edge  6 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
;; live  gen 	 166
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 65 64 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 69 5 arch/arm/kernel/hw_breakpoint.c:411 (set (reg/v:SI 166 [ base ])
        (const_int 112 [0x70])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 170


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 166 188 189
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 170
;; live  gen 	 166 188 189
;; live  kill	

;; Pred edge  4 [50.0%] 
(code_label 69 66 70 6 280 "" [1 uses])

(note 70 69 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 6 arch/arm/kernel/hw_breakpoint.c:409 (set (reg/f:SI 188)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 72 71 73 6 arch/arm/kernel/hw_breakpoint.c:409 (set (reg:SI 189 [ core_num_brps ])
        (mem/c/i:SI (plus:SI (reg/f:SI 188)
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 6 arch/arm/kernel/hw_breakpoint.c:409 (set (reg/v:SI 166 [ base ])
        (plus:SI (reg:SI 189 [ core_num_brps ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 170


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 162 164 167 169 190 191 192 193 194 195 196 197
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 162 164 167 169 190 191 192 193 194 195 196 197
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 74 73 75 7 281 "" [0 uses])

(note 75 74 76 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 7 arch/arm/kernel/hw_breakpoint.c:412 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 7 arch/arm/kernel/hw_breakpoint.c:412 (set (reg/f:SI 191)
        (plus:SI (reg/f:SI 190)
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))
        (nil)))

(insn 78 77 79 7 arch/arm/kernel/hw_breakpoint.c:412 (set (reg/v:SI 164 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 191)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8119477)) -1 (nil))

(insn 79 78 80 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 162 [ sp.77 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 7 arch/arm/kernel/hw_breakpoint.c:412 (set (reg/f:SI 192)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 7 arch/arm/kernel/hw_breakpoint.c:412 (set (reg:SI 194)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 82 81 83 7 arch/arm/kernel/hw_breakpoint.c:412 (set (reg:SI 193)
        (and:SI (reg:SI 194)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 83 82 84 7 arch/arm/kernel/hw_breakpoint.c:412 (set (reg:SI 195 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 193)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 7 arch/arm/kernel/hw_breakpoint.c:412 (set (reg:SI 196)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 195 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 192)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 7 arch/arm/kernel/hw_breakpoint.c:412 (set (reg/v/f:SI 169 [ slots ])
        (plus:SI (reg/v:SI 164 [ __ptr ])
            (reg:SI 196))) 4 {*arm_addsi3} (nil))

(insn 86 85 87 7 arch/arm/kernel/hw_breakpoint.c:413 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 7 arch/arm/kernel/hw_breakpoint.c:413 (set (reg/v:SI 167 [ max_slots ])
        (mem/c/i:SI (plus:SI (reg/f:SI 197)
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 169 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 169 170


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 3 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169
;; lr  def 	 161 168
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 169 170
;; live  gen 	 161 168
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 88 87 89 8 279 "" [0 uses])

(note 89 88 90 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 8 arch/arm/kernel/hw_breakpoint.c:413 (set (reg:SI 161 [ ivtmp.880 ])
        (reg/v/f:SI 169 [ slots ])) 167 {*arm_movsi_insn} (nil))

(insn 91 90 109 8 arch/arm/kernel/hw_breakpoint.c:417 (set (reg/v:SI 168 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161 170
;; lr  def 	 24 [cc] 161 198
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
;; live  gen 	 24 [cc] 161 198
;; live  kill	

;; Pred edge  12 [95.5%] 
(code_label 109 91 94 9 285 "" [1 uses])

(note 94 109 95 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 9 arch/arm/kernel/hw_breakpoint.c:417 (set (reg:SI 161 [ ivtmp.880 ])
        (plus:SI (reg:SI 161 [ ivtmp.880 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 96 95 97 9 arch/arm/kernel/hw_breakpoint.c:420 (set (reg/f:SI 198)
        (mem/f:SI (plus:SI (reg:SI 161 [ ivtmp.880 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 97 96 98 9 arch/arm/kernel/hw_breakpoint.c:420 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 198)
            (reg/v/f:SI 170 [ bp ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 98 97 99 9 arch/arm/kernel/hw_breakpoint.c:420 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170


;; Succ edge  10 [4.5%]  (fallthru)
;; Succ edge  11 [95.5%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 161
;; lr  def 	 199
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168
;; live  gen 	 199
;; live  kill	

;; Pred edge  9 [4.5%]  (fallthru)
(note 99 98 100 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 10 arch/arm/kernel/hw_breakpoint.c:421 (set (reg:SI 199)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 104 10 arch/arm/kernel/hw_breakpoint.c:421 (set (mem/f:SI (plus:SI (reg:SI 161 [ ivtmp.880 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])
        (reg:SI 199)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 168
;; lr  def 	 168
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
;; live  gen 	 168
;; live  kill	

;; Pred edge  9 [95.5%] 
(code_label 104 101 105 11 283 "" [1 uses])

(note 105 104 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 11 arch/arm/kernel/hw_breakpoint.c:417 (set (reg/v:SI 168 [ i ])
        (plus:SI (reg/v:SI 168 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 8 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 168
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
(code_label 107 106 108 12 282 "" [0 uses])

(note 108 107 110 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 110 108 111 12 arch/arm/kernel/hw_breakpoint.c:417 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 168 [ i ])
            (reg/v:SI 167 [ max_slots ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 111 110 112 12 arch/arm/kernel/hw_breakpoint.c:417 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 12 -> ( 9 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 161 166 167 168 170


;; Succ edge  9 [95.5%] 
;; Succ edge  13 [4.5%]  (fallthru)

;; Start of basic block ( 10 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 168
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 167 168
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  12 [4.5%]  (fallthru)
(code_label 112 111 113 13 284 "" [0 uses])

(note 113 112 114 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 115 13 arch/arm/kernel/hw_breakpoint.c:426 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 168 [ i ])
            (reg/v:SI 167 [ max_slots ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 115 114 116 13 arch/arm/kernel/hw_breakpoint.c:426 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 168
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 168


;; Succ edge  14 [0.0%]  (fallthru)
;; Succ edge  16 [100.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 200 201 202 203 204 205
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 200 201 202 203 204 205
;; live  kill	

;; Pred edge  13 [0.0%]  (fallthru)
(note 116 115 117 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 14 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (reg/f:SI 200)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 118 117 119 14 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (reg:SI 202 [ __warned ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 200)
                    (const_int 17 [0x11])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 119 118 120 14 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (reg:QI 201 [ __warned ])
        (subreg:QI (reg:SI 202 [ __warned ]) 0)) 178 {*arm_movqi_insn} (nil))

(insn 120 119 121 14 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (reg:SI 203)
        (xor:SI (subreg:SI (reg:QI 201 [ __warned ]) 0)
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn 121 120 122 14 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (reg:QI 204)
        (subreg:QI (reg:SI 203) 0)) 178 {*arm_movqi_insn} (nil))

(insn 122 121 123 14 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (reg:SI 205)
        (zero_extend:SI (reg:QI 204))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 123 122 124 14 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 205)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 124 123 125 14 arch/arm/kernel/hw_breakpoint.c:426 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 151)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 14 -> ( 15 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  15 [0.0%]  (fallthru)
;; Succ edge  17 [100.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 206 207 208 209 210 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 206 207 208 209 210 211
;; live  kill	 14 [lr]

;; Pred edge  14 [0.0%]  (fallthru)
(note 125 124 126 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 15 arch/arm/kernel/hw_breakpoint.c:426 discrim 3 (set (reg/f:SI 206)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (nil))

(insn 127 126 128 15 arch/arm/kernel/hw_breakpoint.c:426 discrim 3 (set (reg:SI 207)
        (const_int 426 [0x1aa])) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 15 arch/arm/kernel/hw_breakpoint.c:426 discrim 3 (set (reg/f:SI 208)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11585c00>)) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 15 arch/arm/kernel/hw_breakpoint.c:426 discrim 3 (set (reg:SI 0 r0)
        (reg/f:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 130 129 131 15 arch/arm/kernel/hw_breakpoint.c:426 discrim 3 (set (reg:SI 1 r1)
        (reg:SI 207)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 426 [0x1aa])
        (nil)))

(insn 131 130 132 15 arch/arm/kernel/hw_breakpoint.c:426 discrim 3 (set (reg:SI 2 r2)
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11585c00>)
        (nil)))

(call_insn 132 131 133 15 arch/arm/kernel/hw_breakpoint.c:426 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 133 132 134 15 arch/arm/kernel/hw_breakpoint.c:426 discrim 5 (set (reg/f:SI 209)
        (reg/f:SI 200)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 134 133 135 15 arch/arm/kernel/hw_breakpoint.c:426 discrim 5 (set (reg:SI 210)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 135 134 136 15 arch/arm/kernel/hw_breakpoint.c:426 discrim 5 (set (reg:QI 211)
        (subreg:QI (reg:SI 210) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 136 135 139 15 arch/arm/kernel/hw_breakpoint.c:426 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 200)
                (const_int 17 [0x11])) [0 __warned+0 S1 A8])
        (subreg:QI (reg:SI 210) 0)) 178 {*arm_movqi_insn} (nil))
;; End of basic block 15 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 168
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 212
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 166 168
;; live  gen 	 0 [r0] 1 [r1] 212
;; live  kill	

;; Pred edge  13 [100.0%] 
(code_label 139 136 140 16 286 "" [1 uses])

(note 140 139 141 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 16 arch/arm/kernel/hw_breakpoint.c:430 (set (reg:SI 212)
        (plus:SI (reg/v:SI 168 [ i ])
            (reg/v:SI 166 [ base ]))) 4 {*arm_addsi3} (nil))

(insn 142 141 143 16 arch/arm/kernel/hw_breakpoint.c:430 (set (reg:SI 0 r0)
        (reg:SI 212)) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 16 arch/arm/kernel/hw_breakpoint.c:430 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 144 143 151 16 arch/arm/kernel/hw_breakpoint.c:430 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 16 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

;; Start of basic block ( 15 14) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 151 144 154 17 288 "" [1 uses])

(note 154 151 0 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 17 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 46.
deleting insn with uid = 46.
rescanning insn with uid = 81.
deleting insn with uid = 81.
rescanning insn with uid = 133.
deleting insn with uid = 133.
rescanning insn with uid = 136.
deleting insn with uid = 136.
ending the processing of deferred insns

;; Function arch_install_hw_breakpoint (arch_install_hw_breakpoint)[0:1255]


22 basic blocks, 29 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  21 [96.0%]  3 [4.0%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  2 [4.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  4 [50.0%]  (fallthru) 7 [50.0%] 


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 200, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  6 [50.0%]  5 [50.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 100, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  11 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 100, maybe hot.
Predecessors:  4 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  11 [100.0%]  (fallthru)


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 200, maybe hot.
Predecessors:  3 [50.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [50.0%]  8 [50.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 100, maybe hot.
Predecessors:  7 [50.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  10 [100.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 100, maybe hot.
Predecessors:  7 [50.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  10 [100.0%]  (fallthru)


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 200, maybe hot.
Predecessors:  9 [100.0%]  (fallthru) 8 [100.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  11 [100.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  6 [100.0%]  (fallthru) 10 [100.0%]  (fallthru) 5 [100.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 4342, maybe hot.
Predecessors:  15 [95.5%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  13 [4.5%]  (fallthru) 14 [95.5%] 


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 195, maybe hot.
Predecessors:  12 [4.5%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  16 [100.0%]  (fallthru)


Basic block 14 , prev 13, next 15, loop_depth 1, count 0, freq 4147, maybe hot.
Predecessors:  12 [95.5%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [100.0%]  (fallthru,dfs_back)


Basic block 15 , prev 14, next 16, loop_depth 1, count 0, freq 4547, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 14 [100.0%]  (fallthru,dfs_back)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [95.5%]  16 [4.5%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  13 [100.0%]  (fallthru) 15 [4.5%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  17 [0.0%]  (fallthru) 20 [100.0%] 


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 0.
Predecessors:  16 [0.0%]  (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  19 [0.0%]  18 [100.0%]  (fallthru)


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 0.
Predecessors:  17 [100.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  21 [100.0%]  (fallthru)


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 0.
Predecessors:  17 [0.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  21 [100.0%]  (fallthru)


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 400, maybe hot.
Predecessors:  16 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  21 [100.0%]  (fallthru)


Basic block 21 , prev 20, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [96.0%]  18 [100.0%]  (fallthru) 20 [100.0%]  (fallthru) 19 [100.0%]  (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 21, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  21 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 29 count 42 (  1.9)


arch_install_hw_breakpoint

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,7u} r1={8d,3u} r2={6d,1u} r3={5d} r11={1d,21u} r12={5d} r13={1d,27u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={12d,8u} r25={1d,21u} r26={1d,20u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={2d,3u} r134={1d,1u,1d} r135={1d,1u,1d} r136={1d,1u} r137={1d,1u} r138={3d,1u} r139={3d,1u} r140={3d,2u} r141={4d,1u} r142={4d,1u} r143={2d,2u} r144={2d,5u} r145={2d,1u} r146={1d,2u} r147={1d,1u} r148={1d,22u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} 
;;    total ref usage 941{655d,284u,2e} in 192{188 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 21 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 4 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[4]->( 6 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[5]->( 11 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 7 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 8 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 10 5 )->[11]->( 15 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 15 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[13]->( 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 11 14 )->[15]->( 12 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 13 15 )->[16]->( 17 20 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 16 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 17 )->[18]->( 21 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 17 )->[19]->( 21 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 16 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 18 20 19 )->[21]->( 1 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 21 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 6 to worklist
  Adding insn 47 to worklist
  Adding insn 66 to worklist
  Adding insn 116 to worklist
  Adding insn 182 to worklist
  Adding insn 184 to worklist
  Adding insn 194 to worklist
  Adding insn 198 to worklist
  Adding insn 207 to worklist
  Adding insn 223 to worklist
  Adding insn 219 to worklist
  Adding insn 236 to worklist
  Adding insn 232 to worklist
  Adding insn 249 to worklist
Finished finding needed instructions:
processing block 21 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 243 to worklist
  Adding insn 239 to worklist
processing block 19 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
  Adding insn 224 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 218 to worklist
  Adding insn 217 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 214 to worklist
processing block 18 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
  Adding insn 209 to worklist
processing block 17 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 206 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
processing block 20 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
  Adding insn 235 to worklist
  Adding insn 234 to worklist
  Adding insn 233 to worklist
  Adding insn 231 to worklist
  Adding insn 230 to worklist
  Adding insn 229 to worklist
processing block 16 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 144
  Adding insn 197 to worklist
processing block 13 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144
processing block 14 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
  Adding insn 189 to worklist
processing block 12 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 179 to worklist
processing block 15 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
  Adding insn 193 to worklist
processing block 11 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
  Adding insn 175 to worklist
  Adding insn 174 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 145 148
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 145 148
  Adding insn 69 to worklist
  Adding insn 68 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 143 145 148
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
processing block 10 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 145 148
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 162 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
processing block 9 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 148
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 148
  Adding insn 119 to worklist
  Adding insn 118 to worklist
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 148
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 148
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 148
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 29 count 43 (    2)
;; Following path with 85 sets: 2 3 7 9 
deferring rescan insn with uid = 28.
deferring rescan insn with uid = 29.
deferring rescan insn with uid = 30.
deferring rescan insn with uid = 34.
deferring rescan insn with uid = 35.
deferring rescan insn with uid = 36.
deferring rescan insn with uid = 41.
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 43.
deferring rescan insn with uid = 141.
deferring rescan insn with uid = 142.
deferring rescan insn with uid = 143.
deferring rescan insn with uid = 146.
deferring rescan insn with uid = 147.
deferring rescan insn with uid = 148.
deferring rescan insn with uid = 152.
deferring rescan insn with uid = 153.
deferring rescan insn with uid = 154.
;; Following path with 53 sets: 2 3 7 8 
;; Following path with 94 sets: 2 3 4 6 
deferring rescan insn with uid = 53.
deferring rescan insn with uid = 87.
deferring rescan insn with uid = 88.
deferring rescan insn with uid = 89.
deferring rescan insn with uid = 92.
deferring rescan insn with uid = 93.
deferring rescan insn with uid = 94.
deferring rescan insn with uid = 98.
deferring rescan insn with uid = 99.
deferring rescan insn with uid = 100.
;; Following path with 64 sets: 2 3 4 5 
;; Following path with 12 sets: 10 
deferring rescan insn with uid = 165.
;; Following path with 2 sets: 11 
;; Following path with 7 sets: 15 12 14 
;; Following path with 7 sets: 15 12 13 
;; Following path with 14 sets: 16 20 
;; Following path with 23 sets: 16 17 19 
deferring rescan insn with uid = 220.
deferring rescan insn with uid = 223.
deferring rescan insn with uid = 223.
;; Following path with 11 sets: 16 17 18 
;; Following path with 3 sets: 21 
deferring rescan insn with uid = 243.


try_optimize_cfg iteration 1



arch_install_hw_breakpoint

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,7u} r1={8d,3u} r2={6d,1u} r3={5d} r11={1d,21u} r12={5d} r13={1d,27u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={12d,8u} r25={1d,21u} r26={1d,20u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={2d,3u} r134={1d,1u,1d} r135={1d,1u,1d} r136={1d,1u} r137={1d,1u} r138={3d,1u} r139={3d,1u} r140={3d,2u} r141={4d,1u} r142={4d,1u} r143={2d,2u} r144={2d,5u} r145={2d,1u} r146={1d,2u} r147={1d,1u} r148={1d,22u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} 
;;    total ref usage 941{655d,284u,2e} in 192{188 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 148
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 140 148
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/hw_breakpoint.c:329 (set (reg/v/f:SI 148 [ bp ])
        (reg:SI 0 r0 [ bp ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 6 3 7 2 arch/arm/kernel/hw_breakpoint.c:336 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("enable_monitor_mode") [flags 0x3] <function_decl 0x113d8c80 enable_monitor_mode>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:336 (set (reg/v:SI 140 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:337 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:337 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 237)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9600 [0x2580])
        (nil)))
;; End of basic block 2 -> ( 21 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148


;; Succ edge  21 [96.0%] 
;; Succ edge  3 [4.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 138 139 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148
;; live  gen 	 24 [cc] 138 139 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181
;; live  kill	

;; Pred edge  2 [4.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 arch/arm/kernel/hw_breakpoint.c:340 (set (reg/v:SI 139 [ addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 148 [ bp ])
                (const_int 200 [0xc8])) [0 <variable>.hw.D.22650.D.22649.info.address+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 150)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 148 [ bp ])
                    (const_int 213 [0xd5])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 13 12 14 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:QI 149)
        (subreg:QI (reg:SI 150) 0)) 178 {*arm_movqi_insn} (nil))

(insn 14 13 15 3 arch/arm/kernel/hw_breakpoint.c:341 (set (subreg:SI (reg:QI 151) 0)
        (zero_extract:SI (subreg:SI (reg:QI 149) 0)
            (const_int 1 [0x1])
            (const_int 1 [0x1]))) 124 {extzv_t2} (nil))

(insn 15 14 16 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 152)
        (zero_extend:SI (reg:QI 151))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 16 15 17 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 17 16 18 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 155)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ bp ])
                    (const_int 214 [0xd6])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 18 17 19 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:HI 154)
        (subreg:HI (reg:SI 155) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 19 18 20 3 arch/arm/kernel/hw_breakpoint.c:341 (set (subreg:SI (reg:QI 156) 0)
        (zero_extract:SI (subreg:SI (reg:HI 154) 0)
            (const_int 8 [0x8])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 20 19 21 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 157)
        (zero_extend:SI (reg:QI 156))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 21 20 22 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 158)
        (ashift:SI (reg:SI 157)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 22 21 23 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 159)
        (ior:SI (reg:SI 153)
            (reg:SI 158))) 89 {*arm_iorsi3} (nil))

(insn 23 22 24 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 161)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 148 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 24 23 25 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:QI 160)
        (subreg:QI (reg:SI 161) 0)) 178 {*arm_movqi_insn} (nil))

(insn 25 24 26 3 arch/arm/kernel/hw_breakpoint.c:341 (set (subreg:SI (reg:QI 162) 0)
        (zero_extract:SI (subreg:SI (reg:QI 160) 0)
            (const_int 1 [0x1])
            (const_int 7 [0x7]))) 124 {extzv_t2} (nil))

(insn 26 25 27 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 163)
        (zero_extend:SI (reg:QI 162))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 27 26 28 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 164)
        (ior:SI (reg:SI 159)
            (reg:SI 163))) 89 {*arm_iorsi3} (nil))

(insn 28 27 29 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 166)
        (reg:SI 161)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:QI 165)
        (subreg:QI (reg:SI 161) 0)) 178 {*arm_movqi_insn} (nil))

(insn 30 29 31 3 arch/arm/kernel/hw_breakpoint.c:341 (set (subreg:SI (reg:QI 167) 0)
        (zero_extract:SI (subreg:SI (reg:QI 160) 0)
            (const_int 2 [0x2])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 31 30 32 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 32 31 33 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 169)
        (ashift:SI (reg:SI 168)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 33 32 34 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 170)
        (ior:SI (reg:SI 164)
            (reg:SI 169))) 89 {*arm_iorsi3} (nil))

(insn 34 33 35 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 172)
        (reg:SI 161)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:QI 171)
        (subreg:QI (reg:SI 161) 0)) 178 {*arm_movqi_insn} (nil))

(insn 36 35 37 3 arch/arm/kernel/hw_breakpoint.c:341 (set (subreg:SI (reg:QI 173) 0)
        (zero_extract:SI (subreg:SI (reg:QI 160) 0)
            (const_int 2 [0x2])
            (const_int 5 [0x5]))) 124 {extzv_t2} (nil))

(insn 37 36 38 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 174)
        (zero_extend:SI (reg:QI 173))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 38 37 39 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 175)
        (ashift:SI (reg:SI 174)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 39 38 40 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg:SI 176)
        (ior:SI (reg:SI 170)
            (reg:SI 175))) 89 {*arm_iorsi3} (nil))

(insn 40 39 41 3 arch/arm/kernel/hw_breakpoint.c:341 (set (reg/v:SI 138 [ ctrl ])
        (ior:SI (reg:SI 176)
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn 41 40 42 3 arch/arm/kernel/hw_breakpoint.c:343 (set (reg:SI 178)
        (reg:SI 161)) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 3 arch/arm/kernel/hw_breakpoint.c:343 (set (reg:QI 177)
        (subreg:QI (reg:SI 161) 0)) 178 {*arm_movqi_insn} (nil))

(insn 43 42 44 3 arch/arm/kernel/hw_breakpoint.c:343 (set (reg:SI 179)
        (and:SI (subreg:SI (reg:QI 160) 0)
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(insn 44 43 45 3 arch/arm/kernel/hw_breakpoint.c:343 (set (reg:QI 180)
        (subreg:QI (reg:SI 179) 0)) 178 {*arm_movqi_insn} (nil))

(insn 45 44 46 3 arch/arm/kernel/hw_breakpoint.c:343 (set (reg:SI 181)
        (zero_extend:SI (reg:QI 180))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 46 45 47 3 arch/arm/kernel/hw_breakpoint.c:343 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 47 46 48 3 arch/arm/kernel/hw_breakpoint.c:343 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 148


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 135 137 143 145 182 183 184 185 186 187 188 189 190 191 192 193
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 148
;; live  gen 	 24 [cc] 135 137 143 145 182 183 184 185 186 187 188 189 190 191 192 193
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 48 47 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg/v:SI 137 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 182)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8111157)) -1 (nil))

(insn 51 50 52 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.77 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg/f:SI 183)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg:SI 185)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 54 53 55 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg:SI 184)
        (and:SI (reg:SI 185)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 55 54 56 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg:SI 186 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 184)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg:SI 187)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 186 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 183)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 4 arch/arm/kernel/hw_breakpoint.c:347 (set (reg/v/f:SI 145 [ slots ])
        (plus:SI (reg/v:SI 137 [ __ptr ])
            (reg:SI 187))) 4 {*arm_addsi3} (nil))

(insn 58 57 59 4 arch/arm/kernel/hw_breakpoint.c:348 (set (reg/f:SI 188)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 4 arch/arm/kernel/hw_breakpoint.c:348 (set (reg/v:SI 143 [ max_slots ])
        (mem/c/i:SI (plus:SI (reg/f:SI 188)
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 4 arch/arm/kernel/hw_breakpoint.c:349 (set (reg:SI 190)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 148 [ bp ])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 61 60 62 4 arch/arm/kernel/hw_breakpoint.c:349 (set (reg:QI 189)
        (subreg:QI (reg:SI 190) 0)) 178 {*arm_movqi_insn} (nil))

(insn 62 61 63 4 arch/arm/kernel/hw_breakpoint.c:349 (set (reg:SI 191)
        (and:SI (subreg:SI (reg:QI 189) 0)
            (const_int -128 [0xffffffffffffff80]))) 67 {*arm_andsi3_insn} (nil))

(insn 63 62 64 4 arch/arm/kernel/hw_breakpoint.c:349 (set (reg:QI 192)
        (subreg:QI (reg:SI 191) 0)) 178 {*arm_movqi_insn} (nil))

(insn 64 63 65 4 arch/arm/kernel/hw_breakpoint.c:349 (set (reg:SI 193)
        (zero_extend:SI (reg:QI 192))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 65 64 66 4 arch/arm/kernel/hw_breakpoint.c:349 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 66 65 67 4 arch/arm/kernel/hw_breakpoint.c:349 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 143 145 148


;; Succ edge  6 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 143 145 148
;; live  gen 	 141 142
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 67 66 68 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 5 arch/arm/kernel/hw_breakpoint.c:346 (set (reg/v:SI 141 [ val_base ])
        (const_int 64 [0x40])) 167 {*arm_movsi_insn} (nil))

(insn 69 68 72 5 arch/arm/kernel/hw_breakpoint.c:345 (set (reg/v:SI 142 [ ctrl_base ])
        (const_int 80 [0x50])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 145 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 138 139 141 142 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 143 145 148
;; live  gen 	 138 139 141 142 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221
;; live  kill	

;; Pred edge  4 [50.0%] 
(code_label 72 69 73 6 295 "" [1 uses])

(note 73 72 74 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 6 arch/arm/kernel/hw_breakpoint.c:351 (set (reg:SI 194 [ <variable>.hw.D.22650.D.22649.info.trigger ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 148 [ bp ])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 6 arch/arm/kernel/hw_breakpoint.c:351 (set (reg/v:SI 139 [ addr ])
        (and:SI (reg:SI 194 [ <variable>.hw.D.22650.D.22649.info.trigger ])
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (nil))

(insn 76 75 77 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 196)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 148 [ bp ])
                    (const_int 209 [0xd1])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 77 76 78 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:QI 195)
        (subreg:QI (reg:SI 196) 0)) 178 {*arm_movqi_insn} (nil))

(insn 78 77 79 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 197) 0)
        (zero_extract:SI (subreg:SI (reg:QI 195) 0)
            (const_int 1 [0x1])
            (const_int 1 [0x1]))) 124 {extzv_t2} (nil))

(insn 79 78 80 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 198)
        (zero_extend:SI (reg:QI 197))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 80 79 81 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 199)
        (ashift:SI (reg:SI 198)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 81 80 82 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 201)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ bp ])
                    (const_int 210 [0xd2])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 82 81 83 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:HI 200)
        (subreg:HI (reg:SI 201) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 83 82 84 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 202) 0)
        (zero_extract:SI (subreg:SI (reg:HI 200) 0)
            (const_int 8 [0x8])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 84 83 85 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 203)
        (zero_extend:SI (reg:QI 202))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 85 84 86 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 204)
        (ashift:SI (reg:SI 203)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 86 85 87 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 205)
        (ior:SI (reg:SI 199)
            (reg:SI 204))) 89 {*arm_iorsi3} (nil))

(insn 87 86 88 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 207)
        (reg:SI 190)) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:QI 206)
        (subreg:QI (reg:SI 190) 0)) 178 {*arm_movqi_insn} (nil))

(insn 89 88 90 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 208) 0)
        (zero_extract:SI (subreg:SI (reg:QI 189) 0)
            (const_int 1 [0x1])
            (const_int 7 [0x7]))) 124 {extzv_t2} (nil))

(insn 90 89 91 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 209)
        (zero_extend:SI (reg:QI 208))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 91 90 92 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 210)
        (ior:SI (reg:SI 205)
            (reg:SI 209))) 89 {*arm_iorsi3} (nil))

(insn 92 91 93 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 212)
        (reg:SI 190)) 167 {*arm_movsi_insn} (nil))

(insn 93 92 94 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:QI 211)
        (subreg:QI (reg:SI 190) 0)) 178 {*arm_movqi_insn} (nil))

(insn 94 93 95 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 213) 0)
        (zero_extract:SI (subreg:SI (reg:QI 189) 0)
            (const_int 2 [0x2])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 95 94 96 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 214)
        (zero_extend:SI (reg:QI 213))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 96 95 97 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 215)
        (ashift:SI (reg:SI 214)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 97 96 98 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 216)
        (ior:SI (reg:SI 210)
            (reg:SI 215))) 89 {*arm_iorsi3} (nil))

(insn 98 97 99 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 218)
        (reg:SI 190)) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:QI 217)
        (subreg:QI (reg:SI 190) 0)) 178 {*arm_movqi_insn} (nil))

(insn 100 99 101 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 219) 0)
        (zero_extract:SI (subreg:SI (reg:QI 189) 0)
            (const_int 2 [0x2])
            (const_int 5 [0x5]))) 124 {extzv_t2} (nil))

(insn 101 100 102 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 220)
        (zero_extend:SI (reg:QI 219))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 102 101 103 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 221)
        (ashift:SI (reg:SI 220)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 103 102 104 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg/v:SI 138 [ ctrl ])
        (ior:SI (reg:SI 216)
            (reg:SI 221))) 89 {*arm_iorsi3} (nil))

(insn 104 103 105 6 arch/arm/kernel/hw_breakpoint.c:346 (set (reg/v:SI 141 [ val_base ])
        (const_int 64 [0x40])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 108 6 arch/arm/kernel/hw_breakpoint.c:345 (set (reg/v:SI 142 [ ctrl_base ])
        (const_int 80 [0x50])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 145 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 222 223 224 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 148
;; live  gen 	 24 [cc] 222 223 224 225 226
;; live  kill	

;; Pred edge  3 [50.0%] 
(code_label 108 105 109 7 294 "" [1 uses])

(note 109 108 110 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 7 arch/arm/kernel/hw_breakpoint.c:356 (set (reg:SI 223)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 148 [ bp ])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 111 110 112 7 arch/arm/kernel/hw_breakpoint.c:356 (set (reg:QI 222)
        (subreg:QI (reg:SI 223) 0)) 178 {*arm_movqi_insn} (nil))

(insn 112 111 113 7 arch/arm/kernel/hw_breakpoint.c:356 (set (reg:SI 224)
        (and:SI (subreg:SI (reg:QI 222) 0)
            (const_int -128 [0xffffffffffffff80]))) 67 {*arm_andsi3_insn} (nil))

(insn 113 112 114 7 arch/arm/kernel/hw_breakpoint.c:356 (set (reg:QI 225)
        (subreg:QI (reg:SI 224) 0)) 178 {*arm_movqi_insn} (nil))

(insn 114 113 115 7 arch/arm/kernel/hw_breakpoint.c:356 (set (reg:SI 226)
        (zero_extend:SI (reg:QI 225))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 115 114 116 7 arch/arm/kernel/hw_breakpoint.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 116 115 117 7 arch/arm/kernel/hw_breakpoint.c:356 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 9 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 148


;; Succ edge  9 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 148
;; live  gen 	 141 142
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 117 116 118 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 8 arch/arm/kernel/hw_breakpoint.c:365 (set (reg/v:SI 141 [ val_base ])
        (const_int 96 [0x60])) 167 {*arm_movsi_insn} (nil))

(insn 119 118 122 8 arch/arm/kernel/hw_breakpoint.c:364 (set (reg/v:SI 142 [ ctrl_base ])
        (const_int 112 [0x70])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 148


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 138 139 141 142 146 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148
;; live  gen 	 138 139 141 142 146 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 122 119 123 9 297 "" [1 uses])

(note 123 122 124 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 125 9 arch/arm/kernel/hw_breakpoint.c:358 (set (reg/f:SI 227)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 125 124 126 9 arch/arm/kernel/hw_breakpoint.c:358 (set (reg:SI 146 [ core_num_brps.318 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 227)
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 9 arch/arm/kernel/hw_breakpoint.c:358 (set (reg/v:SI 142 [ ctrl_base ])
        (plus:SI (reg:SI 146 [ core_num_brps.318 ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 127 126 128 9 arch/arm/kernel/hw_breakpoint.c:359 (set (reg/v:SI 141 [ val_base ])
        (plus:SI (reg:SI 146 [ core_num_brps.318 ])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(insn 128 127 129 9 arch/arm/kernel/hw_breakpoint.c:361 (set (reg:SI 228 [ <variable>.hw.D.22650.D.22649.info.trigger ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 148 [ bp ])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 9 arch/arm/kernel/hw_breakpoint.c:361 (set (reg/v:SI 139 [ addr ])
        (and:SI (reg:SI 228 [ <variable>.hw.D.22650.D.22649.info.trigger ])
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (nil))

(insn 130 129 131 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 230)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 148 [ bp ])
                    (const_int 209 [0xd1])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 131 130 132 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:QI 229)
        (subreg:QI (reg:SI 230) 0)) 178 {*arm_movqi_insn} (nil))

(insn 132 131 133 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 231) 0)
        (zero_extract:SI (subreg:SI (reg:QI 229) 0)
            (const_int 1 [0x1])
            (const_int 1 [0x1]))) 124 {extzv_t2} (nil))

(insn 133 132 134 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 232)
        (zero_extend:SI (reg:QI 231))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 134 133 135 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 233)
        (ashift:SI (reg:SI 232)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 135 134 136 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 235)
        (zero_extend:SI (mem/s:HI (plus:SI (reg/v/f:SI 148 [ bp ])
                    (const_int 210 [0xd2])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 136 135 137 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:HI 234)
        (subreg:HI (reg:SI 235) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 137 136 138 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 236) 0)
        (zero_extract:SI (subreg:SI (reg:HI 234) 0)
            (const_int 8 [0x8])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 138 137 139 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 237)
        (zero_extend:SI (reg:QI 236))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 139 138 140 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 238)
        (ashift:SI (reg:SI 237)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 140 139 141 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 239)
        (ior:SI (reg:SI 233)
            (reg:SI 238))) 89 {*arm_iorsi3} (nil))

(insn 141 140 142 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 241)
        (reg:SI 223)) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:QI 240)
        (subreg:QI (reg:SI 223) 0)) 178 {*arm_movqi_insn} (nil))

(insn 143 142 144 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 242) 0)
        (zero_extract:SI (subreg:SI (reg:QI 222) 0)
            (const_int 1 [0x1])
            (const_int 7 [0x7]))) 124 {extzv_t2} (nil))

(insn 144 143 145 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 243)
        (zero_extend:SI (reg:QI 242))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 145 144 146 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 244)
        (ior:SI (reg:SI 239)
            (reg:SI 243))) 89 {*arm_iorsi3} (nil))

(insn 146 145 147 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 246)
        (reg:SI 223)) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:QI 245)
        (subreg:QI (reg:SI 223) 0)) 178 {*arm_movqi_insn} (nil))

(insn 148 147 149 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 247) 0)
        (zero_extract:SI (subreg:SI (reg:QI 222) 0)
            (const_int 2 [0x2])
            (const_int 3 [0x3]))) 124 {extzv_t2} (nil))

(insn 149 148 150 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 248)
        (zero_extend:SI (reg:QI 247))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 150 149 151 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 249)
        (ashift:SI (reg:SI 248)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 151 150 152 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 250)
        (ior:SI (reg:SI 244)
            (reg:SI 249))) 89 {*arm_iorsi3} (nil))

(insn 152 151 153 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 252)
        (reg:SI 223)) 167 {*arm_movsi_insn} (nil))

(insn 153 152 154 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:QI 251)
        (subreg:QI (reg:SI 223) 0)) 178 {*arm_movqi_insn} (nil))

(insn 154 153 155 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 253) 0)
        (zero_extract:SI (subreg:SI (reg:QI 222) 0)
            (const_int 2 [0x2])
            (const_int 5 [0x5]))) 124 {extzv_t2} (nil))

(insn 155 154 156 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 254)
        (zero_extend:SI (reg:QI 253))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 156 155 157 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 255)
        (ashift:SI (reg:SI 254)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 157 156 158 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg/v:SI 138 [ ctrl ])
        (ior:SI (reg:SI 250)
            (reg:SI 255))) 89 {*arm_iorsi3} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 148


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 136 143 145 256 257 258 259 260 261 262 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 148
;; live  gen 	 134 136 143 145 256 257 258 259 260 261 262 263
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 158 157 159 10 298 "" [0 uses])

(note 159 158 160 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 160 159 161 10 arch/arm/kernel/hw_breakpoint.c:367 (set (reg/f:SI 256)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 162 10 arch/arm/kernel/hw_breakpoint.c:367 (set (reg/f:SI 257)
        (plus:SI (reg/f:SI 256)
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))
        (nil)))

(insn 162 161 163 10 arch/arm/kernel/hw_breakpoint.c:367 (set (reg/v:SI 136 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 257)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8113717)) -1 (nil))

(insn 163 162 164 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.77 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 164 163 165 10 arch/arm/kernel/hw_breakpoint.c:367 (set (reg/f:SI 258)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 10 arch/arm/kernel/hw_breakpoint.c:367 (set (reg:SI 260)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 166 165 167 10 arch/arm/kernel/hw_breakpoint.c:367 (set (reg:SI 259)
        (and:SI (reg:SI 260)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 167 166 168 10 arch/arm/kernel/hw_breakpoint.c:367 (set (reg:SI 261 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 259)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 168 167 169 10 arch/arm/kernel/hw_breakpoint.c:367 (set (reg:SI 262)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 261 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 258)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 10 arch/arm/kernel/hw_breakpoint.c:367 (set (reg/v/f:SI 145 [ slots ])
        (plus:SI (reg/v:SI 136 [ __ptr ])
            (reg:SI 262))) 4 {*arm_addsi3} (nil))

(insn 170 169 171 10 arch/arm/kernel/hw_breakpoint.c:368 (set (reg/f:SI 263)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 10 arch/arm/kernel/hw_breakpoint.c:368 (set (reg/v:SI 143 [ max_slots ])
        (mem/c/i:SI (plus:SI (reg/f:SI 263)
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 145 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 145 148


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 6 10 5) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 145 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 133 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 145 148
;; live  gen 	 133 144
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 172 171 173 11 296 "" [0 uses])

(note 173 172 174 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 174 173 175 11 arch/arm/kernel/hw_breakpoint.c:368 (set (reg:SI 133 [ ivtmp.908 ])
        (reg/v/f:SI 145 [ slots ])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 192 11 arch/arm/kernel/hw_breakpoint.c:371 (set (reg/v:SI 144 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 133 264
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; live  gen 	 24 [cc] 133 264
;; live  kill	

;; Pred edge  15 [95.5%] 
(code_label 192 175 178 12 302 "" [1 uses])

(note 178 192 179 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 12 arch/arm/kernel/hw_breakpoint.c:371 (set (reg:SI 133 [ ivtmp.908 ])
        (plus:SI (reg:SI 133 [ ivtmp.908 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 180 179 181 12 arch/arm/kernel/hw_breakpoint.c:374 (set (reg/f:SI 264)
        (mem/f:SI (plus:SI (reg:SI 133 [ ivtmp.908 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 181 180 182 12 arch/arm/kernel/hw_breakpoint.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 264)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 182 181 183 12 arch/arm/kernel/hw_breakpoint.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148


;; Succ edge  13 [4.5%]  (fallthru)
;; Succ edge  14 [95.5%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 148
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; live  gen 	
;; live  kill	

;; Pred edge  12 [4.5%]  (fallthru)
(note 183 182 184 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 187 13 arch/arm/kernel/hw_breakpoint.c:375 (set (mem/f:SI (plus:SI (reg:SI 133 [ ivtmp.908 ])
                (const_int -4 [0xfffffffffffffffc])) [0 S4 A32])
        (reg/v/f:SI 148 [ bp ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; live  gen 	 144
;; live  kill	

;; Pred edge  12 [95.5%] 
(code_label 187 184 188 14 300 "" [1 uses])

(note 188 187 189 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 14 arch/arm/kernel/hw_breakpoint.c:371 (set (reg/v:SI 144 [ i ])
        (plus:SI (reg/v:SI 144 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148


;; Succ edge  15 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru,dfs_back)
(code_label 190 189 191 15 299 "" [0 uses])

(note 191 190 193 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 193 191 194 15 arch/arm/kernel/hw_breakpoint.c:371 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ i ])
            (reg/v:SI 143 [ max_slots ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 194 193 195 15 arch/arm/kernel/hw_breakpoint.c:371 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 192)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 15 -> ( 12 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 140 141 142 143 144 148


;; Succ edge  12 [95.5%] 
;; Succ edge  16 [4.5%]  (fallthru)

;; Start of basic block ( 13 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 143 144
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  15 [4.5%]  (fallthru)
(code_label 195 194 196 16 301 "" [0 uses])

(note 196 195 197 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 197 196 198 16 arch/arm/kernel/hw_breakpoint.c:380 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ i ])
            (reg/v:SI 143 [ max_slots ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 198 197 199 16 arch/arm/kernel/hw_breakpoint.c:380 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 227)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 16 -> ( 17 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140 141 142 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 144


;; Succ edge  17 [0.0%]  (fallthru)
;; Succ edge  20 [100.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 265 266 267 268 269 270
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 265 266 267 268 269 270
;; live  kill	

;; Pred edge  16 [0.0%]  (fallthru)
(note 199 198 200 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 201 17 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (reg/f:SI 265)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 201 200 202 17 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (reg:SI 267 [ __warned ])
        (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 265)
                    (const_int 18 [0x12])) [0 __warned+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 202 201 203 17 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (reg:QI 266 [ __warned ])
        (subreg:QI (reg:SI 267 [ __warned ]) 0)) 178 {*arm_movqi_insn} (nil))

(insn 203 202 204 17 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (reg:SI 268)
        (xor:SI (subreg:SI (reg:QI 266 [ __warned ]) 0)
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn 204 203 205 17 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (reg:QI 269)
        (subreg:QI (reg:SI 268) 0)) 178 {*arm_movqi_insn} (nil))

(insn 205 204 206 17 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (reg:SI 270)
        (zero_extend:SI (reg:QI 269))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 206 205 207 17 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 270)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 207 206 208 17 arch/arm/kernel/hw_breakpoint.c:380 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 212)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 17 -> ( 19 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  19 [0.0%] 
;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 140
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
(note 208 207 209 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 209 208 212 18 arch/arm/kernel/hw_breakpoint.c:381 (set (reg/v:SI 140 [ ret ])
        (const_int -16 [0xfffffffffffffff0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 271 272 273 274 275
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 140 271 272 273 274 275
;; live  kill	 14 [lr]

;; Pred edge  17 [0.0%] 
(code_label 212 209 213 19 304 "" [1 uses])

(note 213 212 214 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 215 19 arch/arm/kernel/hw_breakpoint.c:380 discrim 3 (set (reg/f:SI 271)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (nil))

(insn 215 214 216 19 arch/arm/kernel/hw_breakpoint.c:380 discrim 3 (set (reg/f:SI 272)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11585c00>)) 167 {*arm_movsi_insn} (nil))

(insn 216 215 217 19 arch/arm/kernel/hw_breakpoint.c:380 discrim 3 (set (reg:SI 0 r0)
        (reg/f:SI 271)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 217 216 218 19 arch/arm/kernel/hw_breakpoint.c:380 discrim 3 (set (reg:SI 1 r1)
        (const_int 380 [0x17c])) 167 {*arm_movsi_insn} (nil))

(insn 218 217 219 19 arch/arm/kernel/hw_breakpoint.c:380 discrim 3 (set (reg:SI 2 r2)
        (reg/f:SI 272)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11585c00>)
        (nil)))

(call_insn 219 218 220 19 arch/arm/kernel/hw_breakpoint.c:380 discrim 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 220 219 221 19 arch/arm/kernel/hw_breakpoint.c:380 discrim 5 (set (reg/f:SI 273)
        (reg/f:SI 265)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 221 220 222 19 arch/arm/kernel/hw_breakpoint.c:380 discrim 5 (set (reg:SI 274)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 222 221 223 19 arch/arm/kernel/hw_breakpoint.c:380 discrim 5 (set (reg:QI 275)
        (subreg:QI (reg:SI 274) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 223 222 224 19 arch/arm/kernel/hw_breakpoint.c:380 discrim 5 (set (mem/c/i:QI (plus:SI (reg/f:SI 265)
                (const_int 18 [0x12])) [0 __warned+0 S1 A8])
        (subreg:QI (reg:SI 274) 0)) 178 {*arm_movqi_insn} (nil))

(insn 224 223 227 19 arch/arm/kernel/hw_breakpoint.c:381 (set (reg/v:SI 140 [ ret ])
        (const_int -16 [0xfffffffffffffff0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 141 142 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 276 277
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140 141 142 144
;; live  gen 	 0 [r0] 1 [r1] 276 277
;; live  kill	 14 [lr]

;; Pred edge  16 [100.0%] 
(code_label 227 224 228 20 303 "" [1 uses])

(note 228 227 229 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 229 228 230 20 arch/arm/kernel/hw_breakpoint.c:386 (set (reg:SI 276)
        (plus:SI (reg/v:SI 144 [ i ])
            (reg/v:SI 141 [ val_base ]))) 4 {*arm_addsi3} (nil))

(insn 230 229 231 20 arch/arm/kernel/hw_breakpoint.c:386 (set (reg:SI 0 r0)
        (reg:SI 276)) 167 {*arm_movsi_insn} (nil))

(insn 231 230 232 20 arch/arm/kernel/hw_breakpoint.c:386 (set (reg:SI 1 r1)
        (reg/v:SI 139 [ addr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 232 231 233 20 arch/arm/kernel/hw_breakpoint.c:386 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 233 232 234 20 arch/arm/kernel/hw_breakpoint.c:389 (set (reg:SI 277)
        (plus:SI (reg/v:SI 144 [ i ])
            (reg/v:SI 142 [ ctrl_base ]))) 4 {*arm_addsi3} (nil))

(insn 234 233 235 20 arch/arm/kernel/hw_breakpoint.c:389 (set (reg:SI 0 r0)
        (reg:SI 277)) 167 {*arm_movsi_insn} (nil))

(insn 235 234 236 20 arch/arm/kernel/hw_breakpoint.c:389 (set (reg:SI 1 r1)
        (reg/v:SI 138 [ ctrl ])) 167 {*arm_movsi_insn} (nil))

(call_insn 236 235 237 20 arch/arm/kernel/hw_breakpoint.c:389 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 2 18 20 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0] 147
;; live  kill	

;; Pred edge  2 [96.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 237 236 238 21 293 ("out") [1 uses])

(note 238 237 239 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 239 238 243 21 arch/arm/kernel/hw_breakpoint.c:393 (set (reg:SI 147 [ <result> ])
        (reg/v:SI 140 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 243 239 249 21 arch/arm/kernel/hw_breakpoint.c:393 (set (reg/i:SI 0 r0)
        (reg/v:SI 140 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 249 243 0 21 arch/arm/kernel/hw_breakpoint.c:393 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 21 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 28.
deleting insn with uid = 28.
rescanning insn with uid = 29.
deleting insn with uid = 29.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 34.
deleting insn with uid = 34.
rescanning insn with uid = 35.
deleting insn with uid = 35.
rescanning insn with uid = 36.
deleting insn with uid = 36.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 42.
deleting insn with uid = 42.
rescanning insn with uid = 43.
deleting insn with uid = 43.
rescanning insn with uid = 53.
deleting insn with uid = 53.
rescanning insn with uid = 87.
deleting insn with uid = 87.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 89.
deleting insn with uid = 89.
rescanning insn with uid = 92.
deleting insn with uid = 92.
rescanning insn with uid = 93.
deleting insn with uid = 93.
rescanning insn with uid = 94.
deleting insn with uid = 94.
rescanning insn with uid = 98.
deleting insn with uid = 98.
rescanning insn with uid = 99.
deleting insn with uid = 99.
rescanning insn with uid = 100.
deleting insn with uid = 100.
rescanning insn with uid = 141.
deleting insn with uid = 141.
rescanning insn with uid = 142.
deleting insn with uid = 142.
rescanning insn with uid = 143.
deleting insn with uid = 143.
rescanning insn with uid = 146.
deleting insn with uid = 146.
rescanning insn with uid = 147.
deleting insn with uid = 147.
rescanning insn with uid = 148.
deleting insn with uid = 148.
rescanning insn with uid = 152.
deleting insn with uid = 152.
rescanning insn with uid = 153.
deleting insn with uid = 153.
rescanning insn with uid = 154.
deleting insn with uid = 154.
rescanning insn with uid = 165.
deleting insn with uid = 165.
rescanning insn with uid = 220.
deleting insn with uid = 220.
rescanning insn with uid = 223.
deleting insn with uid = 223.
rescanning insn with uid = 243.
deleting insn with uid = 243.
ending the processing of deferred insns

;; Function enable_single_step (enable_single_step)[0:1262]


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (ab,sibcall)


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


enable_single_step

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={3d,1u} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,14u} r134={1d,1u} r135={2d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={2d,2u} r140={1d,1u} r141={1d,1u} r142={2d,2u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={2d,2u} r148={1d,1u} r149={1d,1u} r150={2d,2u} r151={1d,1u} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 324{271d,53u,0e} in 36{34 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 40 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 23 to worklist
  Adding insn 19 to worklist
  Adding insn 14 to worklist
  Adding insn 8 to worklist
Finished finding needed instructions:
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 7 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
;; Following path with 40 sets: 2 
deferring rescan insn with uid = 7.
deferring rescan insn with uid = 14.
deferring rescan insn with uid = 37.


try_optimize_cfg iteration 1



enable_single_step

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={3d,1u} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,14u} r134={1d,1u} r135={2d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={2d,2u} r140={1d,1u} r141={1d,1u} r142={2d,2u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={2d,2u} r148={1d,1u} r149={1d,1u} r150={2d,2u} r151={1d,1u} r152={1d,1u} r153={1d,1u} 
;;    total ref usage 324{271d,53u,0e} in 36{34 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/hw_breakpoint.c:649 (set (reg/v/f:SI 133 [ bp ])
        (reg:SI 0 r0 [ bp ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/hw_breakpoint.c:649 (set (reg/v:SI 134 [ addr ])
        (reg:SI 1 r1 [ addr ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/hw_breakpoint.c:652 (set (reg:SI 0 r0)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(call_insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:652 (parallel [
            (call (mem:SI (symbol_ref:SI ("arch_uninstall_hw_breakpoint") [flags 0x3] <function_decl 0x10b14380 arch_uninstall_hw_breakpoint>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:653 (set (reg:SI 136)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 133 [ bp ])
                    (const_int 209 [0xd1])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 10 9 11 2 arch/arm/kernel/hw_breakpoint.c:653 (set (reg:QI 135)
        (subreg:QI (reg:SI 136) 0)) 178 {*arm_movqi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/hw_breakpoint.c:653 (set (reg:SI 138)
        (subreg:SI (reg:QI 135) 0)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/hw_breakpoint.c:653 (set (reg:SI 137)
        (ior:SI (reg:SI 138)
            (const_int 2 [0x2]))) 89 {*arm_iorsi3} (nil))

(insn 13 12 14 2 arch/arm/kernel/hw_breakpoint.c:653 (set (reg:QI 135)
        (subreg:QI (reg:SI 137) 0)) 178 {*arm_movqi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/hw_breakpoint.c:653 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 133 [ bp ])
                (const_int 209 [0xd1])) [0 S1 A8])
        (subreg:QI (reg:SI 137) 0)) 178 {*arm_movqi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/hw_breakpoint.c:654 (set (reg:SI 140)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 133 [ bp ])
                    (const_int 210 [0xd2])) [0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 16 15 17 2 arch/arm/kernel/hw_breakpoint.c:654 (set (reg:HI 139)
        (subreg:HI (reg:SI 140) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 17 16 18 2 arch/arm/kernel/hw_breakpoint.c:654 (set (reg:SI 141)
        (const_int 15 [0xf])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/hw_breakpoint.c:654 (set (zero_extract:SI (subreg:SI (reg:HI 139) 0)
            (const_int 8 [0x8])
            (const_int 3 [0x3]))
        (reg:SI 141)) 77 {insv_t2} (nil))

(insn 19 18 20 2 arch/arm/kernel/hw_breakpoint.c:654 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 133 [ bp ])
                (const_int 210 [0xd2])) [0 S2 A16])
        (reg:HI 139)) 176 {*movhi_insn_arch4} (nil))

(insn 20 19 21 2 arch/arm/kernel/hw_breakpoint.c:655 (set (reg:SI 143)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 133 [ bp ])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 21 20 22 2 arch/arm/kernel/hw_breakpoint.c:655 (set (reg:QI 142)
        (subreg:QI (reg:SI 143) 0)) 178 {*arm_movqi_insn} (nil))

(insn 22 21 23 2 arch/arm/kernel/hw_breakpoint.c:655 (set (zero_extract:SI (subreg:SI (reg:QI 142) 0)
            (const_int 2 [0x2])
            (const_int 3 [0x3]))
        (const_int 0 [0x0])) 76 {insv_zero} (nil))

(insn 23 22 24 2 arch/arm/kernel/hw_breakpoint.c:655 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 133 [ bp ])
                (const_int 211 [0xd3])) [0 S1 A8])
        (reg:QI 142)) 178 {*arm_movqi_insn} (nil))

(insn 24 23 25 2 arch/arm/kernel/hw_breakpoint.c:656 (set (reg:SI 145)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 133 [ bp ])
                    (const_int 215 [0xd7])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 25 24 26 2 arch/arm/kernel/hw_breakpoint.c:656 (set (reg:QI 144)
        (subreg:QI (reg:SI 145) 0)) 178 {*arm_movqi_insn} (nil))

(insn 26 25 27 2 arch/arm/kernel/hw_breakpoint.c:656 (set (subreg:SI (reg:QI 146) 0)
        (zero_extract:SI (subreg:SI (reg:QI 144) 0)
            (const_int 2 [0x2])
            (const_int 5 [0x5]))) 124 {extzv_t2} (nil))

(insn 27 26 28 2 arch/arm/kernel/hw_breakpoint.c:656 (set (reg:SI 148)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 133 [ bp ])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 28 27 29 2 arch/arm/kernel/hw_breakpoint.c:656 (set (reg:QI 147)
        (subreg:QI (reg:SI 148) 0)) 178 {*arm_movqi_insn} (nil))

(insn 29 28 30 2 arch/arm/kernel/hw_breakpoint.c:656 (set (reg:SI 149)
        (subreg:SI (reg:QI 146) 0)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 2 arch/arm/kernel/hw_breakpoint.c:656 (set (zero_extract:SI (subreg:SI (reg:QI 147) 0)
            (const_int 2 [0x2])
            (const_int 5 [0x5]))
        (reg:SI 149)) 77 {insv_t2} (nil))

(insn 31 30 32 2 arch/arm/kernel/hw_breakpoint.c:656 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 133 [ bp ])
                (const_int 211 [0xd3])) [0 S1 A8])
        (reg:QI 147)) 178 {*arm_movqi_insn} (nil))

(insn 32 31 33 2 arch/arm/kernel/hw_breakpoint.c:657 (set (reg:SI 151)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 133 [ bp ])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 33 32 34 2 arch/arm/kernel/hw_breakpoint.c:657 (set (reg:QI 150)
        (subreg:QI (reg:SI 151) 0)) 178 {*arm_movqi_insn} (nil))

(insn 34 33 35 2 arch/arm/kernel/hw_breakpoint.c:657 (set (reg:SI 153)
        (subreg:SI (reg:QI 150) 0)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 2 arch/arm/kernel/hw_breakpoint.c:657 (set (reg:SI 152)
        (ior:SI (reg:SI 153)
            (const_int 128 [0x80]))) 89 {*arm_iorsi3} (nil))

(insn 36 35 37 2 arch/arm/kernel/hw_breakpoint.c:657 (set (reg:QI 150)
        (subreg:QI (reg:SI 152) 0)) 178 {*arm_movqi_insn} (nil))

(insn 37 36 38 2 arch/arm/kernel/hw_breakpoint.c:657 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 133 [ bp ])
                (const_int 211 [0xd3])) [0 S1 A8])
        (subreg:QI (reg:SI 152) 0)) 178 {*arm_movqi_insn} (nil))

(insn 38 37 39 2 arch/arm/kernel/hw_breakpoint.c:658 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ bp ])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])
        (reg/v:SI 134 [ addr ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 arch/arm/kernel/hw_breakpoint.c:659 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ bp ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 40 39 0 2 arch/arm/kernel/hw_breakpoint.c:659 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("arch_install_hw_breakpoint") [flags 0x3] <function_decl 0x10b14300 arch_install_hw_breakpoint>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 37.
deleting insn with uid = 37.
ending the processing of deferred insns

;; Function disable_single_step (disable_single_step)[0:1263]


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (ab,sibcall)


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


disable_single_step

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={3d} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,4u} r134={2d,2u} r135={1d,1u} 
;;    total ref usage 269{249d,20u,0e} in 9{7 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 12 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 6 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)
;; Following path with 13 sets: 2 
deferring rescan insn with uid = 6.


try_optimize_cfg iteration 1



disable_single_step

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={3d} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,4u} r134={2d,2u} r135={1d,1u} 
;;    total ref usage 269{249d,20u,0e} in 9{7 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 134 135
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/hw_breakpoint.c:663 (set (reg/v/f:SI 133 [ bp ])
        (reg:SI 0 r0 [ bp ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/hw_breakpoint.c:664 (set (reg:SI 0 r0)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(call_insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:664 (parallel [
            (call (mem:SI (symbol_ref:SI ("arch_uninstall_hw_breakpoint") [flags 0x3] <function_decl 0x10b14380 arch_uninstall_hw_breakpoint>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:665 (set (reg:SI 135)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 133 [ bp ])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:665 (set (reg:QI 134)
        (subreg:QI (reg:SI 135) 0)) 178 {*arm_movqi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/hw_breakpoint.c:665 (set (zero_extract:SI (subreg:SI (reg:QI 134) 0)
            (const_int 1 [0x1])
            (const_int 7 [0x7]))
        (const_int 0 [0x0])) 76 {insv_zero} (nil))

(insn 11 10 12 2 arch/arm/kernel/hw_breakpoint.c:665 (set (mem/s/j:QI (plus:SI (reg/v/f:SI 133 [ bp ])
                (const_int 211 [0xd3])) [0 S1 A8])
        (reg:QI 134)) 178 {*arm_movqi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/hw_breakpoint.c:666 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ bp ])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 13 12 0 2 arch/arm/kernel/hw_breakpoint.c:666 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("arch_install_hw_breakpoint") [flags 0x3] <function_decl 0x10b14300 arch_install_hw_breakpoint>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
rescanning insn with uid = 6.
deleting insn with uid = 6.
ending the processing of deferred insns

;; Function arch_hw_breakpoint_init (arch_hw_breakpoint_init)[0:1270] (unlikely executed)


17 basic blocks, 22 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [40.0%]  (fallthru) 4 [60.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 4000, probably never executed.
Predecessors:  2 [40.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  16 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 6000, probably never executed.
Predecessors:  2 [60.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  5 [0.0%]  (fallthru) 6 [100.0%] 


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 2, probably never executed.
Predecessors:  4 [0.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  6 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 6000, probably never executed.
Predecessors:  4 [100.0%]  5 [100.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  7 [39.0%]  (fallthru) 8 [61.0%] 


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 2340, probably never executed.
Predecessors:  6 [39.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  16 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 3660, probably never executed.
Predecessors:  6 [61.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [28.6%]  (fallthru) 10 [71.4%] 


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 1045, probably never executed.
Predecessors:  8 [28.6%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 2615, probably never executed.
Predecessors:  8 [71.4%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  13 [71.0%]  11 [29.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 758, probably never executed.
Predecessors:  10 [29.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [28.0%]  (fallthru) 13 [72.0%] 


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 212, probably never executed.
Predecessors:  11 [28.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  14 [100.0%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 2403, probably never executed.
Predecessors:  10 [71.0%]  11 [72.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  14 [100.0%]  (fallthru)


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 2615, probably never executed.
Predecessors:  13 [100.0%]  (fallthru) 12 [100.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 3660, probably never executed.
Predecessors:  9 [100.0%]  (fallthru) 14 [100.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  16 [100.0%]  (fallthru)


Basic block 16 , prev 15, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  3 [100.0%]  (fallthru) 7 [100.0%]  (fallthru) 15 [100.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 16, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  16 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 22 count 21 (  1.2)


arch_hw_breakpoint_init

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={33d,21u} r1={30d,11u} r2={23d,4u} r3={21d,2u} r11={1d,16u} r12={19d} r13={1d,36u} r14={19d,1u} r15={18d} r16={18d} r17={18d} r18={18d} r19={18d} r20={18d} r21={18d} r22={18d} r23={18d} r24={24d,6u} r25={1d,26u} r26={1d,15u} r27={18d} r28={18d} r29={18d} r30={18d} r31={18d} r32={18d} r33={18d} r34={18d} r35={18d} r36={18d} r37={18d} r38={18d} r39={18d} r40={18d} r41={18d} r42={18d} r43={18d} r44={18d} r45={18d} r46={18d} r47={18d} r48={18d} r49={18d} r50={18d} r51={18d} r52={18d} r53={18d} r54={18d} r55={18d} r56={18d} r57={18d} r58={18d} r59={18d} r60={18d} r61={18d} r62={18d} r63={18d} r64={18d} r65={18d} r66={18d} r67={18d} r68={18d} r69={18d} r70={18d} r71={18d} r72={18d} r73={18d} r74={18d} r75={18d} r76={18d} r77={18d} r78={18d} r79={18d} r80={18d} r81={18d} r82={18d} r83={18d} r84={18d} r85={18d} r86={18d} r87={18d} r88={18d} r89={18d} r90={18d} r91={18d} r92={18d} r93={18d} r94={18d} r95={18d} r96={18d} r97={18d} r98={18d} r99={18d} r100={18d} r101={18d} r102={18d} r103={18d} r104={18d} r105={18d} r106={18d} r107={18d} r108={18d} r109={18d} r110={18d} r111={18d} r112={18d} r113={18d} r114={18d} r115={18d} r116={18d} r117={18d} r118={18d} r119={18d} r120={18d} r121={18d} r122={18d} r123={18d} r124={18d} r125={18d} r126={18d} r127={18d} r133={1d,2u} r134={1d,1u} r135={1d,3u} r136={2d,2u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={2d,2u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u,1d} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} 
;;    total ref usage 2464{2237d,226u,1e} in 159{141 regular + 18 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 16 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[7]->( 16 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 )->[9]->( 15 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 )->[10]->( 13 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 11 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 11 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 13 12 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 3 7 15 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 16 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 26 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 61 to worklist
  Adding insn 73 to worklist
  Adding insn 69 to worklist
  Adding insn 83 to worklist
  Adding insn 80 to worklist
  Adding insn 77 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
  Adding insn 100 to worklist
  Adding insn 96 to worklist
  Adding insn 108 to worklist
  Adding insn 149 to worklist
  Adding insn 145 to worklist
  Adding insn 143 to worklist
  Adding insn 140 to worklist
  Adding insn 117 to worklist
  Adding insn 113 to worklist
  Adding insn 165 to worklist
  Adding insn 161 to worklist
  Adding insn 188 to worklist
  Adding insn 185 to worklist
  Adding insn 180 to worklist
  Adding insn 176 to worklist
  Adding insn 171 to worklist
  Adding insn 201 to worklist
Finished finding needed instructions:
processing block 16 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 195 to worklist
  Adding insn 191 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
processing block 15 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 187 to worklist
  Adding insn 186 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
processing block 9 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp]
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
processing block 14 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp]
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 162 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
processing block 13 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
  Adding insn 156 to worklist
processing block 12 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
  Adding insn 151 to worklist
processing block 11 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp]
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 144 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
processing block 10 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp]
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
processing block 8 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp]
  Adding insn 90 to worklist
  Adding insn 89 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp]
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp]
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 22 count 32 (  1.9)
;; Following path with 59 sets: 2 4 5 
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 12.
deferring rescan insn with uid = 16.
deferring rescan insn with uid = 33.
deferring rescan insn with uid = 34.
deferring rescan insn with uid = 37.
deferring rescan insn with uid = 38.
deferring rescan insn with uid = 41.
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 44.
deferring rescan insn with uid = 45.
deferring rescan insn with uid = 46.
deferring rescan insn with uid = 47.
deferring rescan insn with uid = 53.
deferring rescan insn with uid = 54.
;; Following path with 27 sets: 2 3 
deferring rescan insn with uid = 22.
deferring rescan insn with uid = 23.
;; Following path with 69 sets: 6 8 10 11 12 
deferring rescan insn with uid = 118.
deferring rescan insn with uid = 119.
deferring rescan insn with uid = 123.
deferring rescan insn with uid = 124.
deferring rescan insn with uid = 128.
deferring rescan insn with uid = 129.
deferring rescan insn with uid = 133.
deferring rescan insn with uid = 134.
deferring rescan insn with uid = 139.
;; Following path with 26 sets: 6 8 9 
deferring rescan insn with uid = 96.
deferring rescan insn with uid = 99.
;; Following path with 21 sets: 6 7 
deferring rescan insn with uid = 78.
deferring rescan insn with uid = 79.
deferring rescan insn with uid = 80.
deferring rescan insn with uid = 81.
deferring rescan insn with uid = 82.
deferring rescan insn with uid = 83.
;; Following path with 1 sets: 13 
;; Following path with 9 sets: 14 
deferring rescan insn with uid = 161.
;; Following path with 27 sets: 15 
deferring rescan insn with uid = 177.
deferring rescan insn with uid = 178.
deferring rescan insn with uid = 182.
deferring rescan insn with uid = 184.
;; Following path with 3 sets: 16 


try_optimize_cfg iteration 1



arch_hw_breakpoint_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={33d,21u} r1={30d,11u} r2={23d,4u} r3={21d,2u} r11={1d,16u} r12={19d} r13={1d,36u} r14={19d,1u} r15={18d} r16={18d} r17={18d} r18={18d} r19={18d} r20={18d} r21={18d} r22={18d} r23={18d} r24={24d,6u} r25={1d,26u} r26={1d,15u} r27={18d} r28={18d} r29={18d} r30={18d} r31={18d} r32={18d} r33={18d} r34={18d} r35={18d} r36={18d} r37={18d} r38={18d} r39={18d} r40={18d} r41={18d} r42={18d} r43={18d} r44={18d} r45={18d} r46={18d} r47={18d} r48={18d} r49={18d} r50={18d} r51={18d} r52={18d} r53={18d} r54={18d} r55={18d} r56={18d} r57={18d} r58={18d} r59={18d} r60={18d} r61={18d} r62={18d} r63={18d} r64={18d} r65={18d} r66={18d} r67={18d} r68={18d} r69={18d} r70={18d} r71={18d} r72={18d} r73={18d} r74={18d} r75={18d} r76={18d} r77={18d} r78={18d} r79={18d} r80={18d} r81={18d} r82={18d} r83={18d} r84={18d} r85={18d} r86={18d} r87={18d} r88={18d} r89={18d} r90={18d} r91={18d} r92={18d} r93={18d} r94={18d} r95={18d} r96={18d} r97={18d} r98={18d} r99={18d} r100={18d} r101={18d} r102={18d} r103={18d} r104={18d} r105={18d} r106={18d} r107={18d} r108={18d} r109={18d} r110={18d} r111={18d} r112={18d} r113={18d} r114={18d} r115={18d} r116={18d} r117={18d} r118={18d} r119={18d} r120={18d} r121={18d} r122={18d} r123={18d} r124={18d} r125={18d} r126={18d} r127={18d} r133={1d,2u} r134={1d,1u} r135={1d,3u} r136={2d,2u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={2d,2u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u,1d} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} 
;;    total ref usage 2464{2237d,226u,1e} in 159{141 regular + 18 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 142 144 145 146 147 148 149 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 137 142 144 145 146 147 148 149 150
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/hw_breakpoint.c:908 (set (reg:SI 144)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/hw_breakpoint.c:908 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 cpumask.bits+0 S4 A32])
        (reg:SI 144)) 167 {*arm_movsi_insn} (nil))

(call_insn 7 6 8 2 arch/arm/kernel/hw_breakpoint.c:910 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_debug_arch") [flags 0x3] <function_decl 0x113d8480 get_debug_arch>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 8 7 9 2 arch/arm/kernel/hw_breakpoint.c:910 (set (reg:SI 145)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/hw_breakpoint.c:910 (set (reg:SI 142 [ debug_arch.354 ])
        (reg:SI 145)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/hw_breakpoint.c:910 (set (reg/f:SI 146)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/hw_breakpoint.c:910 (set (reg:QI 147 [ debug_arch.354 ])
        (subreg/s/u:QI (reg:SI 145) 0)) 178 {*arm_movqi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/hw_breakpoint.c:910 (set (mem/c/i:QI (reg/f:SI 146) [0 debug_arch+0 S1 A8])
        (subreg/s/u:QI (reg:SI 145) 0)) 178 {*arm_movqi_insn} (nil))

(call_insn 13 12 14 2 arch/arm/kernel/hw_breakpoint.c:156 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_debug_arch") [flags 0x3] <function_decl 0x113d8480 get_debug_arch>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 14 13 15 2 arch/arm/kernel/hw_breakpoint.c:156 (set (reg:SI 148)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 arch/arm/kernel/hw_breakpoint.c:156 (set (reg/v:SI 137 [ arch ])
        (reg:SI 148)) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:SI 149)
        (plus:SI (reg:SI 148)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 17 16 18 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:SI 150)
        (zero_extend:SI (subreg:QI (reg:SI 149) 0))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 18 17 19 2 arch/arm/kernel/hw_breakpoint.c:157 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 19 18 20 2 arch/arm/kernel/hw_breakpoint.c:157 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6000 [0x1770])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [40.0%]  (fallthru)
;; Succ edge  4 [60.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 152 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 151 152 153
;; live  kill	 14 [lr]

;; Pred edge  2 [40.0%]  (fallthru)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 3 arch/arm/kernel/hw_breakpoint.c:913 (set (reg/f:SI 151)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x113a5360>)) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 3 arch/arm/kernel/hw_breakpoint.c:913 (set (reg/f:SI 152)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 23 22 24 3 arch/arm/kernel/hw_breakpoint.c:913 (set (reg:SI 153 [ debug_arch ])
        (zero_extend:SI (mem/c/i:QI (reg/f:SI 146) [0 debug_arch+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 24 23 25 3 arch/arm/kernel/hw_breakpoint.c:913 (set (reg:SI 0 r0)
        (reg/f:SI 151)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x113a5360>)
        (nil)))

(insn 25 24 26 3 arch/arm/kernel/hw_breakpoint.c:913 (set (reg:SI 1 r1)
        (reg:SI 153 [ debug_arch ])) 167 {*arm_movsi_insn} (nil))

(call_insn 26 25 29 3 arch/arm/kernel/hw_breakpoint.c:913 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 139 140 141 154 155 156 157 158 159 160 161 162 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133 139 140 141 154 155 156 157 158 159 160 161 162 163
;; live  kill	 14 [lr]

;; Pred edge  2 [60.0%] 
(code_label 29 26 30 4 313 "" [1 uses])

(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn 31 30 32 4 arch/arm/kernel/hw_breakpoint.c:918 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_brps") [flags 0x3] <function_decl 0x113d8b80 get_num_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 32 31 33 4 arch/arm/kernel/hw_breakpoint.c:918 (set (reg:SI 141 [ core_num_brps.356 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 4 arch/arm/kernel/hw_breakpoint.c:918 (set (reg/f:SI 154)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 34 33 35 4 arch/arm/kernel/hw_breakpoint.c:918 (set (mem/c/i:SI (plus:SI (reg/f:SI 146)
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])
        (reg:SI 141 [ core_num_brps.356 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 35 34 36 4 arch/arm/kernel/hw_breakpoint.c:919 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_reserved_brps") [flags 0x3] <function_decl 0x113d8a80 get_num_reserved_brps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 36 35 37 4 arch/arm/kernel/hw_breakpoint.c:919 (set (reg:SI 140 [ core_num_reserved_brps.357 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 4 arch/arm/kernel/hw_breakpoint.c:919 (set (reg/f:SI 155)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 38 37 39 4 arch/arm/kernel/hw_breakpoint.c:919 (set (mem/c/i:SI (plus:SI (reg/f:SI 146)
                (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])
        (reg:SI 140 [ core_num_reserved_brps.357 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 39 38 40 4 arch/arm/kernel/hw_breakpoint.c:920 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_num_wrps") [flags 0x3] <function_decl 0x113d8980 get_num_wrps>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 40 39 41 4 arch/arm/kernel/hw_breakpoint.c:920 (set (reg:SI 139 [ core_num_wrps.358 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 4 arch/arm/kernel/hw_breakpoint.c:920 (set (reg/f:SI 156)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 42 41 43 4 arch/arm/kernel/hw_breakpoint.c:920 (set (mem/c/i:SI (plus:SI (reg/f:SI 146)
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])
        (reg:SI 139 [ core_num_wrps.358 ])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 4 arch/arm/kernel/hw_breakpoint.c:922 (set (reg/f:SI 157)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x113a5540>)) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 4 arch/arm/kernel/hw_breakpoint.c:922 (set (reg/f:SI 158)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 45 44 46 4 arch/arm/kernel/hw_breakpoint.c:922 (set (reg/f:SI 159)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 46 45 47 4 arch/arm/kernel/hw_breakpoint.c:922 (set (reg:SI 161 [ core_num_reserved_brps ])
        (mem/c/i:SI (plus:SI (reg/f:SI 146)
                (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 4 arch/arm/kernel/hw_breakpoint.c:922 (set (reg:SI 162 [ core_num_brps ])
        (mem/c/i:SI (plus:SI (reg/f:SI 146)
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 4 arch/arm/kernel/hw_breakpoint.c:922 (set (reg:SI 160)
        (plus:SI (reg:SI 161 [ core_num_reserved_brps ])
            (reg:SI 162 [ core_num_brps ]))) 4 {*arm_addsi3} (nil))

(insn 49 48 50 4 arch/arm/kernel/hw_breakpoint.c:922 (set (reg:SI 0 r0)
        (reg/f:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x113a5540>)
        (nil)))

(insn 50 49 51 4 arch/arm/kernel/hw_breakpoint.c:922 (set (reg:SI 1 r1)
        (reg:SI 160)) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 4 arch/arm/kernel/hw_breakpoint.c:922 (set (reg:SI 2 r2)
        (reg:SI 139 [ core_num_wrps.358 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 52 51 53 4 arch/arm/kernel/hw_breakpoint.c:922 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 53 52 54 4 arch/arm/kernel/hw_breakpoint.c:925 (set (reg/f:SI 163)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 54 53 55 4 arch/arm/kernel/hw_breakpoint.c:925 (set (reg:SI 133 [ core_num_reserved_brps.986 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 146)
                (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 4 arch/arm/kernel/hw_breakpoint.c:925 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ core_num_reserved_brps.986 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 56 55 57 4 arch/arm/kernel/hw_breakpoint.c:925 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0] 1 [r1] 164
;; live  kill	 14 [lr]

;; Pred edge  4 [0.0%]  (fallthru)
(note 57 56 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 5 arch/arm/kernel/hw_breakpoint.c:926 (set (reg/f:SI 164)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115c8620>)) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 5 arch/arm/kernel/hw_breakpoint.c:926 (set (reg:SI 0 r0)
        (reg/f:SI 164)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x115c8620>)
        (nil)))

(insn 60 59 61 5 arch/arm/kernel/hw_breakpoint.c:926 (set (reg:SI 1 r1)
        (reg:SI 133 [ core_num_reserved_brps.986 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 61 60 62 5 arch/arm/kernel/hw_breakpoint.c:926 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 165 166 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 165 166 167 168
;; live  kill	 14 [lr]

;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 62 61 63 6 315 "" [1 uses])

(note 63 62 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 6 arch/arm/kernel/hw_breakpoint.c:933 (set (reg/f:SI 165)
        (symbol_ref:SI ("reset_ctrl_regs") [flags 0x3] <function_decl 0x1141ad80 reset_ctrl_regs>)) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 6 arch/arm/kernel/hw_breakpoint.c:933 (set (reg/f:SI 166)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 66 65 67 6 arch/arm/kernel/hw_breakpoint.c:933 (set (reg:SI 0 r0)
        (reg/f:SI 165)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("reset_ctrl_regs") [flags 0x3] <function_decl 0x1141ad80 reset_ctrl_regs>)
        (nil)))

(insn 67 66 68 6 arch/arm/kernel/hw_breakpoint.c:933 (set (reg:SI 1 r1)
        (reg/f:SI 166)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(insn 68 67 69 6 arch/arm/kernel/hw_breakpoint.c:933 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 69 68 70 6 arch/arm/kernel/hw_breakpoint.c:933 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("on_each_cpu") [flags 0x41] <function_decl 0x10cd2480 on_each_cpu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 70 69 71 6 include/linux/bitmap.h:263 (set (reg:SI 168 [ cpumask.bits ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 cpumask.bits+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 6 include/linux/bitmap.h:263 (set (reg:SI 167)
        (and:SI (reg:SI 168 [ cpumask.bits ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 72 71 73 6 include/linux/bitmap.h:263 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 73 72 74 6 include/linux/bitmap.h:263 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  7 [39.0%]  (fallthru)
;; Succ edge  8 [61.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 169 170 171 172 173 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 169 170 171 172 173 174
;; live  kill	

;; Pred edge  6 [39.0%]  (fallthru)
(note 74 73 75 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 7 arch/arm/kernel/hw_breakpoint.c:935 (set (reg/f:SI 169)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 7 arch/arm/kernel/hw_breakpoint.c:935 (set (reg:SI 170)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 7 arch/arm/kernel/hw_breakpoint.c:935 (set (mem/c/i:SI (plus:SI (reg/f:SI 169)
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])
        (reg:SI 170)) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 7 arch/arm/kernel/hw_breakpoint.c:936 (set (reg/f:SI 171)
        (reg/f:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 79 78 80 7 arch/arm/kernel/hw_breakpoint.c:936 (set (reg:SI 172)
        (reg:SI 170)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 80 79 81 7 arch/arm/kernel/hw_breakpoint.c:936 (set (mem/c/i:SI (plus:SI (reg/f:SI 169)
                (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])
        (reg:SI 170)) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 7 arch/arm/kernel/hw_breakpoint.c:937 (set (reg/f:SI 173)
        (reg/f:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 82 81 83 7 arch/arm/kernel/hw_breakpoint.c:937 (set (reg:SI 174)
        (reg:SI 170)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 83 82 86 7 arch/arm/kernel/hw_breakpoint.c:937 (set (mem/c/i:SI (plus:SI (reg/f:SI 169)
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])
        (reg:SI 170)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 175
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 175
;; live  kill	

;; Pred edge  6 [61.0%] 
(code_label 86 83 87 8 316 "" [1 uses])

(note 87 86 88 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 8 arch/arm/kernel/hw_breakpoint.c:941 (set (reg/v:SI 138 [ dscr ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 0") ("=r") 0 []
             [] 8187158)) -1 (nil))

(insn 89 88 90 8 arch/arm/kernel/hw_breakpoint.c:942 (set (reg:SI 175)
        (and:SI (reg/v:SI 138 [ dscr ])
            (const_int 16384 [0x4000]))) 67 {*arm_andsi3_insn} (nil))

(insn 90 89 91 8 arch/arm/kernel/hw_breakpoint.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 91 90 92 8 arch/arm/kernel/hw_breakpoint.c:942 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7144 [0x1be8])
        (nil)))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  9 [28.6%]  (fallthru)
;; Succ edge  10 [71.4%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 176 177 178 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 176 177 178 179
;; live  kill	 14 [lr]

;; Pred edge  8 [28.6%]  (fallthru)
(note 92 91 93 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 9 arch/arm/kernel/hw_breakpoint.c:943 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 94 93 95 9 arch/arm/kernel/hw_breakpoint.c:943 (set (reg:SI 177)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 9 arch/arm/kernel/hw_breakpoint.c:943 (set (reg:QI 178)
        (subreg:QI (reg:SI 177) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(insn 96 95 97 9 arch/arm/kernel/hw_breakpoint.c:943 (set (mem/c/i:QI (plus:SI (reg/f:SI 176)
                (const_int 1 [0x1])) [0 max_watchpoint_len+0 S1 A8])
        (subreg:QI (reg:SI 177) 0)) 178 {*arm_movqi_insn} (nil))

(insn 97 96 98 9 arch/arm/kernel/hw_breakpoint.c:944 (set (reg/f:SI 179)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x114c4400>)) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 9 arch/arm/kernel/hw_breakpoint.c:944 (set (reg:SI 0 r0)
        (reg/f:SI 179)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x114c4400>)
        (nil)))

(insn 99 98 100 9 arch/arm/kernel/hw_breakpoint.c:944 (set (reg:SI 1 r1)
        (reg:SI 177)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(call_insn 100 99 103 9 arch/arm/kernel/hw_breakpoint.c:944 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 9 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 180 181
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 180 181
;; live  kill	

;; Pred edge  8 [71.4%] 
(code_label 103 100 104 10 317 "" [1 uses])

(note 104 103 105 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 10 arch/arm/kernel/hw_breakpoint.c:304 (set (reg/f:SI 180)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 10 arch/arm/kernel/hw_breakpoint.c:304 (set (reg:SI 181 [ debug_arch ])
        (zero_extend:SI (mem/c/i:QI (reg/f:SI 180) [0 debug_arch+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 107 106 108 10 arch/arm/kernel/hw_breakpoint.c:304 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181 [ debug_arch ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 108 107 109 10 arch/arm/kernel/hw_breakpoint.c:304 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 154)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 10 -> ( 13 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  13 [71.0%] 
;; Succ edge  11 [29.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 135 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204
;; live  kill	 14 [lr]

;; Pred edge  10 [29.0%]  (fallthru)
(note 109 108 110 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 11 arch/arm/kernel/hw_breakpoint.c:307 discrim 1 (set (reg/f:SI 182)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 111 110 112 11 arch/arm/kernel/hw_breakpoint.c:307 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 182)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn 112 111 113 11 arch/arm/kernel/hw_breakpoint.c:307 discrim 1 (set (reg:SI 1 r1)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(call_insn 113 112 114 11 arch/arm/kernel/hw_breakpoint.c:307 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__memzero") [flags 0x41] <function_decl 0x10be9e00 __memzero>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 114 113 115 11 arch/arm/kernel/hw_breakpoint.c:308 (set (reg:SI 183)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0+0 S1 A64])) 167 {*arm_movsi_insn} (nil))

(insn 115 114 116 11 arch/arm/kernel/hw_breakpoint.c:308 (set (reg:SI 184)
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 11 arch/arm/kernel/hw_breakpoint.c:308 (set (zero_extract:SI (reg:SI 183)
            (const_int 8 [0x8])
            (const_int 19 [0x13]))
        (reg:SI 184)) 77 {insv_t2} (nil))

(insn 117 116 118 11 arch/arm/kernel/hw_breakpoint.c:308 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0+0 S1 A64])
        (reg:SI 183)) 167 {*arm_movsi_insn} (nil))

(insn 118 117 119 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 185)
        (reg:SI 183)) 167 {*arm_movsi_insn} (nil))

(insn 119 118 120 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 186) 0)
        (zero_extract:SI (reg:SI 183)
            (const_int 1 [0x1])
            (const_int 31 [0x1f]))) 124 {extzv_t2} (nil))

(insn 120 119 121 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 187)
        (zero_extend:SI (reg:QI 186))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 121 120 122 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 189)
        (ior:SI (reg:SI 187)
            (const_int 8128 [0x1fc0]))) 89 {*arm_iorsi3} (nil))

(insn 122 121 123 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 188)
        (ior:SI (reg:SI 189)
            (const_int 32 [0x20]))) 89 {*arm_iorsi3} (expr_list:REG_EQUAL (ior:SI (reg:SI 187)
            (const_int 8160 [0x1fe0]))
        (nil)))

(insn 123 122 124 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 190)
        (reg:SI 183)) 167 {*arm_movsi_insn} (nil))

(insn 124 123 125 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 191) 0)
        (zero_extract:SI (reg:SI 183)
            (const_int 1 [0x1])
            (const_int 9 [0x9]))) 124 {extzv_t2} (nil))

(insn 125 124 126 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 192)
        (zero_extend:SI (reg:QI 191))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 126 125 127 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 193)
        (ashift:SI (reg:SI 192)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 127 126 128 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 194)
        (ior:SI (reg:SI 188)
            (reg:SI 193))) 89 {*arm_iorsi3} (nil))

(insn 128 127 129 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 195)
        (reg:SI 183)) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 196) 0)
        (zero_extract:SI (reg:SI 183)
            (const_int 2 [0x2])
            (const_int 27 [0x1b]))) 124 {extzv_t2} (nil))

(insn 130 129 131 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 197)
        (zero_extend:SI (reg:QI 196))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 131 130 132 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 198)
        (ashift:SI (reg:SI 197)
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 132 131 133 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 199)
        (ior:SI (reg:SI 194)
            (reg:SI 198))) 89 {*arm_iorsi3} (nil))

(insn 133 132 134 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 200)
        (reg:SI 183)) 167 {*arm_movsi_insn} (nil))

(insn 134 133 135 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (subreg:SI (reg:QI 201) 0)
        (zero_extract:SI (reg:SI 183)
            (const_int 2 [0x2])
            (const_int 29 [0x1d]))) 124 {extzv_t2} (nil))

(insn 135 134 136 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 202)
        (zero_extend:SI (reg:QI 201))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 136 135 137 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg:SI 203)
        (ashift:SI (reg:SI 202)
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 137 136 138 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:29 (set (reg/v:SI 135 [ ctrl_reg ])
        (ior:SI (reg:SI 199)
            (reg:SI 203))) 89 {*arm_iorsi3} (nil))

(insn 138 137 139 11 arch/arm/kernel/hw_breakpoint.c:311 (set (reg:SI 0 r0)
        (const_int 96 [0x60])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 11 arch/arm/kernel/hw_breakpoint.c:311 (set (reg:SI 1 r1)
        (reg:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 140 139 141 11 arch/arm/kernel/hw_breakpoint.c:311 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 141 140 142 11 arch/arm/kernel/hw_breakpoint.c:312 (set (reg:SI 0 r0)
        (const_int 112 [0x70])) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 11 arch/arm/kernel/hw_breakpoint.c:312 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ ctrl_reg ])) 167 {*arm_movsi_insn} (nil))

(call_insn 143 142 144 11 arch/arm/kernel/hw_breakpoint.c:312 (parallel [
            (call (mem:SI (symbol_ref:SI ("write_wb_reg") [flags 0x3] <function_decl 0x113d8380 write_wb_reg>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 144 143 145 11 arch/arm/kernel/hw_breakpoint.c:313 (set (reg:SI 0 r0)
        (const_int 112 [0x70])) 167 {*arm_movsi_insn} (nil))

(call_insn 145 144 146 11 arch/arm/kernel/hw_breakpoint.c:313 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("read_wb_reg") [flags 0x3] <function_decl 0x113d8280 read_wb_reg>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 146 145 147 11 arch/arm/kernel/hw_breakpoint.c:313 (set (reg:SI 134 [ D.24654 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 11 arch/arm/kernel/hw_breakpoint.c:313 (set (reg:SI 204)
        (and:SI (reg:SI 134 [ D.24654 ])
            (reg/v:SI 135 [ ctrl_reg ]))) 67 {*arm_andsi3_insn} (nil))

(insn 148 147 149 11 arch/arm/kernel/hw_breakpoint.c:313 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 204)
            (reg/v:SI 135 [ ctrl_reg ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 149 148 150 11 arch/arm/kernel/hw_breakpoint.c:313 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 154)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 136
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 150 149 151 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 151 150 154 12 arch/arm/kernel/hw_breakpoint.c:314 (set (reg/v:SI 136 [ size ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 136
;; live  kill	

;; Pred edge  10 [71.0%] 
;; Pred edge  11 [72.0%] 
(code_label 154 151 155 13 319 ("out") [2 uses])

(note 155 154 156 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 156 155 157 13 arch/arm/kernel/hw_breakpoint.c:302 (set (reg/v:SI 136 [ size ])
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 205 206 207
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 205 206 207
;; live  kill	 14 [lr]

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 157 156 158 14 320 "" [0 uses])

(note 158 157 159 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 14 arch/arm/kernel/hw_breakpoint.c:948 (set (reg/f:SI 205)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 14 arch/arm/kernel/hw_breakpoint.c:948 (set (reg:QI 206 [ size ])
        (subreg/s/u:QI (reg/v:SI 136 [ size ]) 0)) 178 {*arm_movqi_insn} (nil))

(insn 161 160 162 14 arch/arm/kernel/hw_breakpoint.c:948 (set (mem/c/i:QI (plus:SI (reg/f:SI 205)
                (const_int 1 [0x1])) [0 max_watchpoint_len+0 S1 A8])
        (subreg/s/u:QI (reg/v:SI 136 [ size ]) 0)) 178 {*arm_movqi_insn} (nil))

(insn 162 161 163 14 arch/arm/kernel/hw_breakpoint.c:949 (set (reg/f:SI 207)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x113a55a0>)) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 14 arch/arm/kernel/hw_breakpoint.c:949 (set (reg:SI 0 r0)
        (reg/f:SI 207)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x113a55a0>)
        (nil)))

(insn 164 163 165 14 arch/arm/kernel/hw_breakpoint.c:949 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ size ])) 167 {*arm_movsi_insn} (nil))

(call_insn 165 164 166 14 arch/arm/kernel/hw_breakpoint.c:949 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a7a180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 9 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 208 209 210 211 212 213 214
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 208 209 210 211 212 213 214
;; live  kill	 14 [lr]

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 166 165 167 15 318 "" [0 uses])

(note 167 166 168 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 168 167 169 15 arch/arm/kernel/hw_breakpoint.c:954 (set (reg/f:SI 208)
        (symbol_ref:SI ("hw_breakpoint_pending") [flags 0x3] <function_decl 0x1141ac80 hw_breakpoint_pending>)) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 15 arch/arm/kernel/hw_breakpoint.c:954 (set (reg:SI 209)
        (const_int 196612 [0x30004])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 171 15 arch/arm/kernel/hw_breakpoint.c:954 (set (reg/f:SI 210)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x114c9d40>)) 167 {*arm_movsi_insn} (nil))

(insn 171 170 172 15 arch/arm/kernel/hw_breakpoint.c:954 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 210)) 167 {*arm_movsi_insn} (nil))

(insn 172 171 173 15 arch/arm/kernel/hw_breakpoint.c:954 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 173 172 174 15 arch/arm/kernel/hw_breakpoint.c:954 (set (reg:SI 1 r1)
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("hw_breakpoint_pending") [flags 0x3] <function_decl 0x1141ac80 hw_breakpoint_pending>)
        (nil)))

(insn 174 173 175 15 arch/arm/kernel/hw_breakpoint.c:954 (set (reg:SI 2 r2)
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 15 arch/arm/kernel/hw_breakpoint.c:954 (set (reg:SI 3 r3)
        (reg:SI 209)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196612 [0x30004])
        (nil)))

(call_insn 176 175 177 15 arch/arm/kernel/hw_breakpoint.c:954 (parallel [
            (call (mem:SI (symbol_ref:SI ("hook_fault_code") [flags 0x41] <function_decl 0x512b6000 hook_fault_code>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 177 176 178 15 arch/arm/kernel/hw_breakpoint.c:956 (set (reg/f:SI 211)
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("hw_breakpoint_pending") [flags 0x3] <function_decl 0x1141ac80 hw_breakpoint_pending>)
        (nil)))

(insn 178 177 179 15 arch/arm/kernel/hw_breakpoint.c:956 (set (reg:SI 212)
        (reg:SI 209)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196612 [0x30004])
        (nil)))

(insn 179 178 180 15 arch/arm/kernel/hw_breakpoint.c:956 (set (reg/f:SI 213)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x115cd600>)) 167 {*arm_movsi_insn} (nil))

(insn 180 179 181 15 arch/arm/kernel/hw_breakpoint.c:956 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 213)) 167 {*arm_movsi_insn} (nil))

(insn 181 180 182 15 arch/arm/kernel/hw_breakpoint.c:956 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 182 181 183 15 arch/arm/kernel/hw_breakpoint.c:956 (set (reg:SI 1 r1)
        (reg/f:SI 208)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("hw_breakpoint_pending") [flags 0x3] <function_decl 0x1141ac80 hw_breakpoint_pending>)
        (nil)))

(insn 183 182 184 15 arch/arm/kernel/hw_breakpoint.c:956 (set (reg:SI 2 r2)
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))

(insn 184 183 185 15 arch/arm/kernel/hw_breakpoint.c:956 (set (reg:SI 3 r3)
        (reg:SI 209)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 196612 [0x30004])
        (nil)))

(call_insn 185 184 186 15 arch/arm/kernel/hw_breakpoint.c:956 (parallel [
            (call (mem:SI (symbol_ref:SI ("hook_ifault_code") [flags 0x41] <function_decl 0x512b6080 hook_ifault_code>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 186 185 187 15 arch/arm/kernel/hw_breakpoint.c:960 (set (reg/f:SI 214)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 187 186 188 15 arch/arm/kernel/hw_breakpoint.c:960 (set (reg:SI 0 r0)
        (reg/f:SI 214)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))

(call_insn 188 187 189 15 arch/arm/kernel/hw_breakpoint.c:960 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("register_cpu_notifier") [flags 0x41] <function_decl 0x1137ca00 register_cpu_notifier>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 3 7 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 143
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 189 188 190 16 314 "" [0 uses])

(note 190 189 191 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 195 16 arch/arm/kernel/hw_breakpoint.c:962 (set (reg:SI 143 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 195 191 201 16 arch/arm/kernel/hw_breakpoint.c:962 (set (reg/i:SI 0 r0)
        (reg:SI 143 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 201 195 0 16 arch/arm/kernel/hw_breakpoint.c:962 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 12.
deleting insn with uid = 12.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 22.
deleting insn with uid = 22.
rescanning insn with uid = 23.
deleting insn with uid = 23.
rescanning insn with uid = 33.
deleting insn with uid = 33.
rescanning insn with uid = 34.
deleting insn with uid = 34.
rescanning insn with uid = 37.
deleting insn with uid = 37.
rescanning insn with uid = 38.
deleting insn with uid = 38.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 42.
deleting insn with uid = 42.
rescanning insn with uid = 44.
deleting insn with uid = 44.
rescanning insn with uid = 45.
deleting insn with uid = 45.
rescanning insn with uid = 46.
deleting insn with uid = 46.
rescanning insn with uid = 47.
deleting insn with uid = 47.
rescanning insn with uid = 53.
deleting insn with uid = 53.
rescanning insn with uid = 54.
deleting insn with uid = 54.
rescanning insn with uid = 78.
deleting insn with uid = 78.
rescanning insn with uid = 79.
deleting insn with uid = 79.
rescanning insn with uid = 80.
deleting insn with uid = 80.
rescanning insn with uid = 81.
deleting insn with uid = 81.
rescanning insn with uid = 82.
deleting insn with uid = 82.
rescanning insn with uid = 83.
deleting insn with uid = 83.
rescanning insn with uid = 96.
deleting insn with uid = 96.
rescanning insn with uid = 99.
deleting insn with uid = 99.
rescanning insn with uid = 118.
deleting insn with uid = 118.
rescanning insn with uid = 119.
deleting insn with uid = 119.
rescanning insn with uid = 123.
deleting insn with uid = 123.
rescanning insn with uid = 124.
deleting insn with uid = 124.
rescanning insn with uid = 128.
deleting insn with uid = 128.
rescanning insn with uid = 129.
deleting insn with uid = 129.
rescanning insn with uid = 133.
deleting insn with uid = 133.
rescanning insn with uid = 134.
deleting insn with uid = 134.
rescanning insn with uid = 139.
deleting insn with uid = 139.
rescanning insn with uid = 161.
deleting insn with uid = 161.
rescanning insn with uid = 177.
deleting insn with uid = 177.
rescanning insn with uid = 178.
deleting insn with uid = 178.
rescanning insn with uid = 182.
deleting insn with uid = 182.
rescanning insn with uid = 184.
deleting insn with uid = 184.
ending the processing of deferred insns

;; Function hw_breakpoint_pending (hw_breakpoint_pending)[0:1267]


40 basic blocks, 57 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 1801, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 1801, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  3 [50.0%]  (fallthru) 4 [50.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  4 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 1801, maybe hot.
Predecessors:  2 [50.0%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  25 [29.0%]  5 [71.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 1279, maybe hot.
Predecessors:  4 [71.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  26 [29.0%]  6 [71.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 908, maybe hot.
Predecessors:  5 [71.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  8 [29.0%]  7 [71.0%]  (fallthru)


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  6 [71.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  37 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 645, should be 450

Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  6 [29.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  17 [100.0%]  (fallthru)

Invalid sum of incoming frequencies 263, should be 450

Basic block 9 , prev 8, next 10, loop_depth 1, count 0, freq 4552, maybe hot.
Predecessors:  17 [91.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  16 [30.2%]  10 [69.8%]  (fallthru)


Basic block 10 , prev 9, next 11, loop_depth 1, count 0, freq 3179, maybe hot.
Predecessors:  9 [69.8%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  14 [86.3%]  11 [13.7%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 1, count 0, freq 436, maybe hot.
Predecessors:  10 [13.7%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  12 [29.0%]  (fallthru) 14 [71.0%] 


Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 126, maybe hot.
Predecessors:  11 [29.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  13 [6.7%]  (fallthru) 16 [93.3%] 


Basic block 13 , prev 12, next 14, loop_depth 1, count 0, freq 8.
Predecessors:  12 [6.7%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  16 [100.0%]  (fallthru)


Basic block 14 , prev 13, next 15, loop_depth 1, count 0, freq 3052, maybe hot.
Predecessors:  10 [86.3%]  11 [71.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  15 [29.0%]  (fallthru) 16 [71.0%] 


Basic block 15 , prev 14, next 16, loop_depth 1, count 0, freq 885, maybe hot.
Predecessors:  14 [29.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  16 [100.0%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 1, count 0, freq 4552, maybe hot.
Predecessors:  9 [30.2%]  12 [93.3%]  13 [100.0%]  (fallthru) 14 [71.0%]  15 [100.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  17 [100.0%]  (fallthru,dfs_back)


Basic block 17 , prev 16, next 18, loop_depth 1, count 0, freq 5002, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 16 [100.0%]  (fallthru,dfs_back)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  9 [91.0%]  18 [9.0%]  (fallthru)


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  17 [9.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru)


Basic block 19 , prev 18, next 20, loop_depth 1, count 0, freq 4552, maybe hot.
Predecessors:  24 [91.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  23 [15.0%]  20 [85.0%]  (fallthru)


Basic block 20 , prev 19, next 21, loop_depth 1, count 0, freq 3869, maybe hot.
Predecessors:  19 [85.0%]  (fallthru)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  23 [50.0%]  21 [50.0%]  (fallthru)


Basic block 21 , prev 20, next 22, loop_depth 1, count 0, freq 1935, maybe hot.
Predecessors:  20 [50.0%]  (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  22 [51.2%]  (fallthru) 23 [48.8%] 


Basic block 22 , prev 21, next 23, loop_depth 1, count 0, freq 991, maybe hot.
Predecessors:  21 [51.2%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  23 [100.0%]  (fallthru)


Basic block 23 , prev 22, next 24, loop_depth 1, count 0, freq 4552, maybe hot.
Predecessors:  19 [15.0%]  20 [50.0%]  21 [48.8%]  22 [100.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  24 [100.0%]  (fallthru,dfs_back)


Basic block 24 , prev 23, next 25, loop_depth 1, count 0, freq 5002, maybe hot.
Predecessors:  18 [100.0%]  (fallthru) 23 [100.0%]  (fallthru,dfs_back)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  19 [91.0%]  36 [9.0%]  (fallthru)


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 450, maybe hot.
Predecessors:  4 [29.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  26 [100.0%]  (fallthru)


Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  25 [100.0%]  (fallthru) 5 [29.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  28 [0.0%]  27 [100.0%]  (fallthru)


Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  26 [100.0%]  (fallthru)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  35 [100.0%]  (fallthru)


Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 0.
Predecessors:  26 [0.0%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors: 


Basic block 29 , prev 28, next 30, loop_depth 1, count 0, freq 9100, maybe hot.
Predecessors:  35 [91.0%] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  30 [15.0%]  (fallthru) 31 [85.0%] 


Basic block 30 , prev 29, next 31, loop_depth 1, count 0, freq 1365, maybe hot.
Predecessors:  29 [15.0%]  (fallthru)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  34 [100.0%]  (fallthru)


Basic block 31 , prev 30, next 32, loop_depth 1, count 0, freq 7735, maybe hot.
Predecessors:  29 [85.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  32 [6.7%]  (fallthru) 33 [93.3%] 


Basic block 32 , prev 31, next 33, loop_depth 1, count 0, freq 520, maybe hot.
Predecessors:  31 [6.7%]  (fallthru)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  33 [100.0%]  (fallthru)


Basic block 33 , prev 32, next 34, loop_depth 1, count 0, freq 7735, maybe hot.
Predecessors:  31 [93.3%]  32 [100.0%]  (fallthru)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  34 [100.0%]  (fallthru)


Basic block 34 , prev 33, next 35, loop_depth 1, count 0, freq 9100, maybe hot.
Predecessors:  30 [100.0%]  (fallthru) 33 [100.0%]  (fallthru)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  35 [100.0%]  (fallthru,dfs_back)


Basic block 35 , prev 34, next 36, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  27 [100.0%]  (fallthru) 34 [100.0%]  (fallthru,dfs_back)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  29 [91.0%]  36 [9.0%]  (fallthru)


Basic block 36 , prev 35, next 37, loop_depth 0, count 0, freq 1350, maybe hot.
Predecessors:  35 [9.0%]  (fallthru) 24 [9.0%]  (fallthru)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  37 [100.0%]  (fallthru)


Basic block 37 , prev 36, next 38, loop_depth 0, count 0, freq 1800, maybe hot.
Predecessors:  36 [100.0%]  (fallthru) 7 [100.0%]  (fallthru)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  38 [0.0%]  (fallthru) 39 [100.0%] 


Basic block 38 , prev 37, next 39, loop_depth 0, count 0, freq 1.
Predecessors:  37 [0.0%]  (fallthru)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  39 [100.0%]  (fallthru)


Basic block 39 , prev 38, next 1, loop_depth 0, count 0, freq 1800, maybe hot.
Predecessors:  37 [100.0%]  38 [100.0%]  (fallthru)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 39, loop_depth 0, count 0, freq 1800, maybe hot.
Predecessors:  39 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 40 n_edges 57 count 93 (  2.3)


hw_breakpoint_pending

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={30d,14u} r1={25d,6u} r2={20d,2u} r3={19d} r11={1d,39u} r12={19d} r13={1d,63u} r14={19d,1u} r15={18d} r16={18d} r17={18d} r18={18d} r19={18d} r20={18d} r21={18d} r22={18d} r23={18d} r24={38d,19u} r25={1d,39u} r26={1d,38u} r27={18d} r28={18d} r29={18d} r30={18d} r31={18d} r32={18d} r33={18d} r34={18d} r35={18d} r36={18d} r37={18d} r38={18d} r39={18d} r40={18d} r41={18d} r42={18d} r43={18d} r44={18d} r45={18d} r46={18d} r47={18d} r48={18d} r49={18d} r50={18d} r51={18d} r52={18d} r53={18d} r54={18d} r55={18d} r56={18d} r57={18d} r58={18d} r59={18d} r60={18d} r61={18d} r62={18d} r63={18d} r64={18d} r65={18d} r66={18d} r67={18d} r68={18d} r69={18d} r70={18d} r71={18d} r72={18d} r73={18d} r74={18d} r75={18d} r76={18d} r77={18d} r78={18d} r79={18d} r80={18d} r81={18d} r82={18d} r83={18d} r84={18d} r85={18d} r86={18d} r87={18d} r88={18d} r89={18d} r90={18d} r91={18d} r92={18d} r93={18d} r94={18d} r95={18d} r96={18d} r97={18d} r98={18d} r99={18d} r100={18d} r101={18d} r102={18d} r103={18d} r104={18d} r105={18d} r106={18d} r107={18d} r108={18d} r109={18d} r110={18d} r111={18d} r112={18d} r113={18d} r114={18d} r115={18d} r116={18d} r117={18d} r118={18d} r119={18d} r120={18d} r121={18d} r122={18d} r123={18d} r124={18d} r125={18d} r126={18d} r127={18d} r133={1d,1u} r134={1d,1u} r135={1d,3u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1d} r139={1d,1u,1d} r140={1d,2u} r141={1d,1u} r142={2d,3u} r143={1d,6u} r144={1d,1u} r145={1d,1u,1d} r146={1d,1u} r147={2d,3u} r148={1d,1u} r149={1d,1u} r150={1d,5u} r151={1d,7u} r152={1d,1u} r153={1d,1u,1d} r154={1d,1u} r155={1d,1u,1d} r156={1d,1u} r157={1d,4u} r158={2d,3u} r159={1d,1u} r160={1d,1u,1d} r161={1d,2u} r162={1d,1u} r163={2d,1u} r164={1d,1u} r167={1d,5u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,3u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} 
;;    total ref usage 2625{2261d,358u,6e} in 190{172 regular + 18 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(11){ }d-1(12){ }d-1(13){ }d-1(14){ }d-1(25){ }d-1(26){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 2 3 )->[4]->( 25 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[5]->( 26 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 5 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[7]->( 37 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 6 )->[8]->( 17 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 17 )->[9]->( 16 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 )->[10]->( 14 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 )->[11]->( 12 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 11 )->[12]->( 13 16 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 12 )->[13]->( 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 10 11 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 9 12 13 14 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 8 16 )->[17]->( 9 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 17 )->[18]->( 24 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 24 )->[19]->( 23 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 19 )->[20]->( 23 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 20 )->[21]->( 22 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 21 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 19 20 21 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 18 23 )->[24]->( 19 36 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 4 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 25 5 )->[26]->( 28 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 26 )->[27]->( 35 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 26 )->[28]->( )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 35 )->[29]->( 30 31 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 29 )->[30]->( 34 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 29 )->[31]->( 32 33 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 31 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 31 32 )->[33]->( 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 30 33 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 27 34 )->[35]->( 29 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 35 24 )->[36]->( 37 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 36 7 )->[37]->( 38 39 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 37 )->[38]->( 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 37 38 )->[39]->( 1 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}

( 39 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(11){ }u-1(13){ }u-1(14){ }u-1(25){ }}

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 20 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 29 to worklist
  Adding insn 31 to worklist
  Adding insn 63 to worklist
  Adding insn 58 to worklist
  Adding insn 71 to worklist
  Adding insn 67 to worklist
  Adding insn 83 to worklist
  Adding insn 75 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
  Adding insn 85 to worklist
  Adding insn 95 to worklist
  Adding insn 106 to worklist
  Adding insn 109 to worklist
  Adding insn 112 to worklist
  Adding insn 120 to worklist
  Adding insn 140 to worklist
  Adding insn 136 to worklist
  Adding insn 148 to worklist
  Adding insn 152 to worklist
  Adding insn 155 to worklist
  Adding insn 158 to worklist
  Adding insn 166 to worklist
  Adding insn 178 to worklist
  Adding insn 194 to worklist
  Adding insn 205 to worklist
  Adding insn 212 to worklist
  Adding insn 208 to worklist
  Adding insn 214 to worklist
  Adding insn 226 to worklist
  Adding insn 223 to worklist
  Adding insn 220 to worklist
  Adding insn 230 to worklist
  Adding insn 233 to worklist
  Adding insn 243 to worklist
  Adding insn 263 to worklist
  Adding insn 260 to worklist
  Adding insn 256 to worklist
  Adding insn 255 to worklist
  Adding insn 249 to worklist
  Adding insn 265 to worklist
  Adding insn 278 to worklist
Finished finding needed instructions:
processing block 28 lr out =  13 [sp] 25 [sfp] 26 [afp]
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
processing block 34 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
  Adding insn 236 to worklist
processing block 30 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
processing block 33 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
processing block 32 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167
  Adding insn 229 to worklist
  Adding insn 228 to worklist
processing block 31 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143 167
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 219 to worklist
processing block 29 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143 167
  Adding insn 211 to worklist
  Adding insn 210 to worklist
  Adding insn 209 to worklist
processing block 39 lr out =  0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 272 to worklist
  Adding insn 268 to worklist
processing block 38 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
processing block 37 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
  Adding insn 262 to worklist
  Adding insn 261 to worklist
  Adding insn 259 to worklist
  Adding insn 258 to worklist
  Adding insn 257 to worklist
  Adding insn 254 to worklist
  Adding insn 253 to worklist
  Adding insn 252 to worklist
  Adding insn 251 to worklist
  Adding insn 250 to worklist
processing block 36 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
  Adding insn 246 to worklist
processing block 35 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
processing block 27 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
  Adding insn 196 to worklist
processing block 26 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 167
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 187 to worklist
  Adding insn 186 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
processing block 25 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
processing block 16 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 146 147 150 167
  Adding insn 113 to worklist
processing block 15 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 167
  Adding insn 108 to worklist
processing block 14 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
processing block 13 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 167
  Adding insn 94 to worklist
  Adding insn 93 to worklist
processing block 12 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
processing block 11 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
processing block 10 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 146 147 150 151 167
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
processing block 9 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 146 147 150 151 167
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
processing block 23 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 158 159
  Adding insn 159 to worklist
processing block 22 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 158 159
  Adding insn 154 to worklist
processing block 21 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
  Adding insn 151 to worklist
  Adding insn 150 to worklist
processing block 20 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
processing block 19 lr out =  11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 137 to worklist
processing block 24 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 158 159
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
processing block 18 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 158 159
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
processing block 17 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 146 147 150 167
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 146 147 150 167
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
  Adding insn 36 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
  Adding insn 30 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 174
  Adding insn 28 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 174
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 4 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 40 n_edges 57 count 101 (  2.5)
;; Following path with 16 sets: 2 3 
deferring rescan insn with uid = 9.
;; Following path with 14 sets: 4 25 
;; Following path with 23 sets: 4 5 6 8 
deferring rescan insn with uid = 45.
deferring rescan insn with uid = 52.
deferring rescan insn with uid = 53.
;; Following path with 10 sets: 4 5 6 7 
;; Following path with 48 sets: 17 9 10 11 12 13 
deferring rescan insn with uid = 60.
deferring rescan insn with uid = 65.
deferring rescan insn with uid = 73.
deferring rescan insn with uid = 78.
deferring rescan insn with uid = 79.
;; Following path with 15 sets: 17 18 
deferring rescan insn with uid = 127.
;; Following path with 25 sets: 24 19 20 21 22 
;; Following path with 4 sets: 23 
;; Following path with 11 sets: 14 15 
;; Following path with 4 sets: 16 
;; Following path with 21 sets: 26 28 
deferring rescan insn with uid = 186.
;; Following path with 15 sets: 26 27 
;; Following path with 26 sets: 35 29 31 32 
;; Following path with 14 sets: 35 29 30 
;; Following path with 1 sets: 36 
;; Following path with 20 sets: 37 38 
deferring rescan insn with uid = 251.
deferring rescan insn with uid = 258.
deferring rescan insn with uid = 258.
deferring rescan insn with uid = 259.
deferring rescan insn with uid = 259.
deferring rescan insn with uid = 260.
;; Following path with 3 sets: 39 
deferring rescan insn with uid = 272.
;; Following path with 3 sets: 33 
;; Following path with 1 sets: 34 
;; Following path with 7 sets: 28 


try_optimize_cfg iteration 1



hw_breakpoint_pending

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={30d,14u} r1={25d,6u} r2={20d,2u} r3={19d} r11={1d,39u} r12={19d} r13={1d,63u} r14={19d,1u} r15={18d} r16={18d} r17={18d} r18={18d} r19={18d} r20={18d} r21={18d} r22={18d} r23={18d} r24={38d,19u} r25={1d,39u} r26={1d,38u} r27={18d} r28={18d} r29={18d} r30={18d} r31={18d} r32={18d} r33={18d} r34={18d} r35={18d} r36={18d} r37={18d} r38={18d} r39={18d} r40={18d} r41={18d} r42={18d} r43={18d} r44={18d} r45={18d} r46={18d} r47={18d} r48={18d} r49={18d} r50={18d} r51={18d} r52={18d} r53={18d} r54={18d} r55={18d} r56={18d} r57={18d} r58={18d} r59={18d} r60={18d} r61={18d} r62={18d} r63={18d} r64={18d} r65={18d} r66={18d} r67={18d} r68={18d} r69={18d} r70={18d} r71={18d} r72={18d} r73={18d} r74={18d} r75={18d} r76={18d} r77={18d} r78={18d} r79={18d} r80={18d} r81={18d} r82={18d} r83={18d} r84={18d} r85={18d} r86={18d} r87={18d} r88={18d} r89={18d} r90={18d} r91={18d} r92={18d} r93={18d} r94={18d} r95={18d} r96={18d} r97={18d} r98={18d} r99={18d} r100={18d} r101={18d} r102={18d} r103={18d} r104={18d} r105={18d} r106={18d} r107={18d} r108={18d} r109={18d} r110={18d} r111={18d} r112={18d} r113={18d} r114={18d} r115={18d} r116={18d} r117={18d} r118={18d} r119={18d} r120={18d} r121={18d} r122={18d} r123={18d} r124={18d} r125={18d} r126={18d} r127={18d} r133={1d,1u} r134={1d,1u} r135={1d,3u} r136={1d,1u} r137={1d,1u} r138={1d,1u,1d} r139={1d,1u,1d} r140={1d,2u} r141={1d,1u} r142={2d,3u} r143={1d,6u} r144={1d,1u} r145={1d,1u,1d} r146={1d,1u} r147={2d,3u} r148={1d,1u} r149={1d,1u} r150={1d,5u} r151={1d,7u} r152={1d,1u} r153={1d,1u,1d} r154={1d,1u} r155={1d,1u,1d} r156={1d,1u} r157={1d,4u} r158={2d,3u} r159={1d,1u} r160={1d,1u,1d} r161={1d,2u} r162={1d,1u} r163={2d,1u} r164={1d,1u} r167={1d,5u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,3u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} 
;;    total ref usage 2625{2261d,358u,6e} in 190{172 regular + 18 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 161 167 168 169 170 171 172
;; live  in  	 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 160 161 167 168 169 170 171 172
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 6 5 2 arch/arm/kernel/hw_breakpoint.c:803 (set (reg/v/f:SI 167 [ regs ])
        (reg:SI 2 r2 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 160 [ sp.77 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 168)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 161 [ D.24724 ])
        (and:SI (reg:SI 168)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/hw_breakpoint.c:807 (set (reg:SI 169 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg/f:SI 161 [ D.24724 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/hw_breakpoint.c:807 (set (reg:SI 170)
        (plus:SI (reg:SI 169 [ <variable>.preempt_count ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 13 12 14 2 arch/arm/kernel/hw_breakpoint.c:807 (set (mem/s/j:SI (plus:SI (reg/f:SI 161 [ D.24724 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 170)) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/hw_breakpoint.c:807 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8170006)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 15 14 16 2 arch/arm/kernel/hw_breakpoint.c:809 (set (reg:SI 172 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/hw_breakpoint.c:809 (set (reg:SI 171)
        (and:SI (reg:SI 172 [ <variable>.uregs+64 ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/hw_breakpoint.c:809 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 18 17 19 2 arch/arm/kernel/hw_breakpoint.c:809 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:26 (parallel [
            (asm_operands/v ("	cpsie i			@ arch_local_irq_enable") ("") 0 []
                 [] 987086)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 162 173 174
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  gen 	 24 [cc] 162 173 174
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 20 22 4 326 "" [1 uses])

(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 arch/arm/kernel/hw_breakpoint.c:813 (set (reg/v:SI 162 [ dscr ])
        (asm_operands/v:SI ("mrc p14, 0, %0, c0,c1, 0") ("=r") 0 []
             [] 8170774)) -1 (nil))

(insn 24 23 25 4 arch/arm/kernel/hw_breakpoint.c:816 (set (reg:SI 173)
        (lshiftrt:SI (reg/v:SI 162 [ dscr ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 25 24 26 4 arch/arm/kernel/hw_breakpoint.c:816 (set (reg:SI 174)
        (and:SI (reg:SI 173)
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 26 25 27 4 arch/arm/kernel/hw_breakpoint.c:816 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 280 4 arch/arm/kernel/hw_breakpoint.c:816 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 4 -> ( 25 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 174
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 174


;; Succ edge  25 [29.0%] 
;; Succ edge  5 [71.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 174
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 174
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  4 [71.0%]  (fallthru)
(note 280 27 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 280 29 5 arch/arm/kernel/hw_breakpoint.c:816 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 10 [0xa]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 29 28 281 5 arch/arm/kernel/hw_breakpoint.c:816 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 5 -> ( 26 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 174
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 174


;; Succ edge  26 [29.0%] 
;; Succ edge  6 [71.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 174
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 174
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [71.0%]  (fallthru)
(note 281 29 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 30 281 31 6 arch/arm/kernel/hw_breakpoint.c:816 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 35 6 arch/arm/kernel/hw_breakpoint.c:816 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167


;; Succ edge  8 [29.0%] 
;; Succ edge  7 [71.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 163
;; live  kill	

;; Pred edge  6 [71.0%]  (fallthru)
(note 35 31 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 39 7 arch/arm/kernel/hw_breakpoint.c:826 (set (reg/v:SI 163 [ ret ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 133 146 147 150 152 153 175 176 177 178 179 180 181 182
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  gen 	 133 146 147 150 152 153 175 176 177 178 179 180 181 182
;; live  kill	

;; Pred edge  6 [29.0%] 
(code_label 39 36 40 8 328 "" [1 uses])

(note 40 39 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 8 arch/arm/kernel/hw_breakpoint.c:752 (set (reg/f:SI 175)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 8 arch/arm/kernel/hw_breakpoint.c:752 (set (reg/v:SI 152 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 175)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8162996)) -1 (nil))

(insn 43 42 44 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 153 [ sp.77 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 8 arch/arm/kernel/hw_breakpoint.c:752 (set (reg/f:SI 176)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 8 arch/arm/kernel/hw_breakpoint.c:752 (set (reg:SI 178)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 46 45 47 8 arch/arm/kernel/hw_breakpoint.c:752 (set (reg:SI 177)
        (and:SI (reg:SI 178)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 47 46 48 8 arch/arm/kernel/hw_breakpoint.c:752 (set (reg:SI 179 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 177)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 8 arch/arm/kernel/hw_breakpoint.c:752 (set (reg:SI 180)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 179 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 176)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 8 arch/arm/kernel/hw_breakpoint.c:752 (set (reg:SI 146 [ D.24794 ])
        (plus:SI (reg/v:SI 152 [ __ptr ])
            (reg:SI 180))) 4 {*arm_addsi3} (nil))

(insn 50 49 51 8 arch/arm/kernel/hw_breakpoint.c:755 (set (reg/v:SI 150 [ addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 8 arch/arm/kernel/hw_breakpoint.c:755 (set (reg:SI 181)
        (and:SI (reg/v:SI 150 [ addr ])
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (nil))

(insn 52 51 53 8 arch/arm/kernel/hw_breakpoint.c:755 (set (reg:SI 182)
        (reg:SI 174)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 53 52 54 8 arch/arm/kernel/hw_breakpoint.c:755 (set (reg:SI 133 [ shifttmp.1031 ])
        (ashift:SI (reg:SI 174)
            (reg:SI 181))) 117 {*arm_shiftsi3} (nil))

(insn 54 53 116 8 arch/arm/kernel/hw_breakpoint.c:758 (set (reg/v:SI 147 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 146 147 150 167
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 146 147 150 167


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 17) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 151 183
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 167
;; live  gen 	 24 [cc] 135 151 183
;; live  kill	 14 [lr]

;; Pred edge  17 [91.0%] 
(code_label 116 54 57 9 335 "" [1 uses])

(note 57 116 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(call_insn 58 57 59 9 include/linux/rcupdate.h:592 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_lock") [flags 0x41] <function_decl 0x10ce8580 __rcu_read_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 59 58 60 9 arch/arm/kernel/hw_breakpoint.c:801 (set (reg:SI 135 [ D.25545 ])
        (reg/v:SI 147 [ i ])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 9 arch/arm/kernel/hw_breakpoint.c:761 (set (reg:SI 183)
        (ashift:SI (reg/v:SI 147 [ i ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 61 60 62 9 arch/arm/kernel/hw_breakpoint.c:761 (set (reg/v/f:SI 151 [ bp ])
        (mem/f:SI (plus:SI (reg:SI 183)
                (reg:SI 146 [ D.24794 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 9 arch/arm/kernel/hw_breakpoint.c:763 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ bp ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 63 62 64 9 arch/arm/kernel/hw_breakpoint.c:763 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 9 -> ( 16 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 146 147 150 151 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 146 147 150 151 167


;; Succ edge  16 [30.2%] 
;; Succ edge  10 [69.8%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 146 147 150 151 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149 184 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 146 147 150 151 167
;; live  gen 	 0 [r0] 24 [cc] 149 184 185
;; live  kill	 14 [lr]

;; Pred edge  9 [69.8%]  (fallthru)
(note 64 63 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 10 arch/arm/kernel/hw_breakpoint.c:769 (set (reg:SI 184)
        (plus:SI (reg/v:SI 147 [ i ])
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (nil))

(insn 66 65 67 10 arch/arm/kernel/hw_breakpoint.c:769 (set (reg:SI 0 r0)
        (reg:SI 184)) 167 {*arm_movsi_insn} (nil))

(call_insn 67 66 68 10 arch/arm/kernel/hw_breakpoint.c:769 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("read_wb_reg") [flags 0x3] <function_decl 0x113d8280 read_wb_reg>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 10 arch/arm/kernel/hw_breakpoint.c:769 (set (reg/v:SI 149 [ val ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 69 68 70 10 arch/arm/kernel/hw_breakpoint.c:770 (set (reg:SI 185)
        (and:SI (reg/v:SI 150 [ addr ])
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (nil))

(insn 70 69 71 10 arch/arm/kernel/hw_breakpoint.c:770 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 149 [ val ])
            (reg:SI 185))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 71 70 72 10 arch/arm/kernel/hw_breakpoint.c:770 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8629 [0x21b5])
        (nil)))
;; End of basic block 10 -> ( 14 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 146 147 150 151 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 146 147 150 151 167


;; Succ edge  14 [86.3%] 
;; Succ edge  11 [13.7%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 146 147 150 151 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 148 154 186 187 188 189
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 146 147 150 151 167
;; live  gen 	 0 [r0] 24 [cc] 134 148 154 186 187 188 189
;; live  kill	 14 [lr]

;; Pred edge  10 [13.7%]  (fallthru)
(note 72 71 73 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 11 arch/arm/kernel/hw_breakpoint.c:774 (set (reg:SI 186)
        (plus:SI (reg/v:SI 147 [ i ])
            (const_int 80 [0x50]))) 4 {*arm_addsi3} (nil))

(insn 74 73 75 11 arch/arm/kernel/hw_breakpoint.c:774 (set (reg:SI 0 r0)
        (reg:SI 186)) 167 {*arm_movsi_insn} (nil))

(call_insn 75 74 76 11 arch/arm/kernel/hw_breakpoint.c:774 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("read_wb_reg") [flags 0x3] <function_decl 0x113d8280 read_wb_reg>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 76 75 77 11 arch/arm/kernel/hw_breakpoint.c:774 (set (reg/v:SI 148 [ ctrl_reg ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:37 (set (reg/v:SI 154 [ reg ])
        (lshiftrt:SI (reg/v:SI 148 [ ctrl_reg ])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn 78 77 79 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:39 (set (reg/v:SI 134 [ reg.1028 ])
        (lshiftrt:SI (reg/v:SI 148 [ ctrl_reg ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (nil))

(insn 79 78 80 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:41 (set (reg:SI 187)
        (lshiftrt:SI (reg/v:SI 148 [ ctrl_reg ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 80 79 81 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:41 (set (reg:SI 188)
        (zero_extend:SI (subreg:QI (reg:SI 187) 0))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 81 80 82 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:41 (set (reg:SI 189)
        (and:SI (reg:SI 188)
            (reg:SI 133 [ shifttmp.1031 ]))) 67 {*arm_andsi3_insn} (nil))

(insn 82 81 83 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:41 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 189)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 83 82 84 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/hw_breakpoint.h:41 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 11 -> ( 12 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167


;; Succ edge  12 [29.0%]  (fallthru)
;; Succ edge  14 [71.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 190
;; live  kill	 14 [lr]

;; Pred edge  11 [29.0%]  (fallthru)
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 12 arch/arm/kernel/hw_breakpoint.c:777 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ bp ])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])
        (reg/v:SI 150 [ addr ])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 12 arch/arm/kernel/hw_breakpoint.c:779 (set (reg:SI 0 r0)
        (reg/v/f:SI 151 [ bp ])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 12 arch/arm/kernel/hw_breakpoint.c:779 (set (reg:SI 1 r1)
        (reg/v/f:SI 167 [ regs ])) 167 {*arm_movsi_insn} (nil))

(call_insn 88 87 89 12 arch/arm/kernel/hw_breakpoint.c:779 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_bp_event") [flags 0x41] <function_decl 0x113b1280 perf_bp_event>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 89 88 90 12 arch/arm/kernel/hw_breakpoint.c:780 (set (reg/f:SI 190 [ <variable>.overflow_handler ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ bp ])
                (const_int 528 [0x210])) [0 <variable>.overflow_handler+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 90 89 91 12 arch/arm/kernel/hw_breakpoint.c:780 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 190 [ <variable>.overflow_handler ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 91 90 92 12 arch/arm/kernel/hw_breakpoint.c:780 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9328 [0x2470])
        (nil)))
;; End of basic block 12 -> ( 13 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167


;; Succ edge  13 [6.7%]  (fallthru)
;; Succ edge  16 [93.3%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  12 [6.7%]  (fallthru)
(note 92 91 93 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 13 arch/arm/kernel/hw_breakpoint.c:781 (set (reg:SI 0 r0)
        (reg/v/f:SI 151 [ bp ])) 167 {*arm_movsi_insn} (nil))

(insn 94 93 95 13 arch/arm/kernel/hw_breakpoint.c:781 (set (reg:SI 1 r1)
        (reg/v:SI 150 [ addr ])) 167 {*arm_movsi_insn} (nil))

(call_insn 95 94 98 13 arch/arm/kernel/hw_breakpoint.c:781 (parallel [
            (call (mem:SI (symbol_ref:SI ("enable_single_step") [flags 0x3] <function_decl 0x1141a780 enable_single_step>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 13 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 167


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc] 191 192 193 194 195
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
;; live  gen 	 24 [cc] 191 192 193 194 195
;; live  kill	

;; Pred edge  10 [86.3%] 
;; Pred edge  11 [71.0%] 
(code_label 98 95 99 14 334 ("mismatch") [2 uses])

(note 99 98 100 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 14 arch/arm/kernel/hw_breakpoint.c:787 (set (reg:SI 192)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 151 [ bp ])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 101 100 102 14 arch/arm/kernel/hw_breakpoint.c:787 (set (reg:QI 191)
        (subreg:QI (reg:SI 192) 0)) 178 {*arm_movqi_insn} (nil))

(insn 102 101 103 14 arch/arm/kernel/hw_breakpoint.c:787 (set (reg:SI 193)
        (and:SI (subreg:SI (reg:QI 191) 0)
            (const_int -128 [0xffffffffffffff80]))) 67 {*arm_andsi3_insn} (nil))

(insn 103 102 104 14 arch/arm/kernel/hw_breakpoint.c:787 (set (reg:QI 194)
        (subreg:QI (reg:SI 193) 0)) 178 {*arm_movqi_insn} (nil))

(insn 104 103 105 14 arch/arm/kernel/hw_breakpoint.c:787 (set (reg:SI 195)
        (zero_extend:SI (reg:QI 194))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 105 104 106 14 arch/arm/kernel/hw_breakpoint.c:787 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 106 105 107 14 arch/arm/kernel/hw_breakpoint.c:787 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167


;; Succ edge  15 [29.0%]  (fallthru)
;; Succ edge  16 [71.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 151 167
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  14 [29.0%]  (fallthru)
(note 107 106 108 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 108 107 109 15 arch/arm/kernel/hw_breakpoint.c:788 (set (reg:SI 0 r0)
        (reg/v/f:SI 151 [ bp ])) 167 {*arm_movsi_insn} (nil))

(call_insn 109 108 110 15 arch/arm/kernel/hw_breakpoint.c:788 (parallel [
            (call (mem:SI (symbol_ref:SI ("disable_single_step") [flags 0x3] <function_decl 0x1141a880 disable_single_step>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 167


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 9 12 13 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 167
;; live  gen 	 147
;; live  kill	 14 [lr]

;; Pred edge  9 [30.2%] 
;; Pred edge  12 [93.3%] 
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  14 [71.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 110 109 111 16 333 "" [3 uses])

(note 111 110 112 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(call_insn 112 111 113 16 include/linux/rcupdate.h:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_unlock") [flags 0x41] <function_decl 0x10ce8600 __rcu_read_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 113 112 114 16 arch/arm/kernel/hw_breakpoint.c:758 (set (reg/v:SI 147 [ i ])
        (plus:SI (reg/v:SI 147 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 146 147 150 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 146 147 150 167


;; Succ edge  17 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 8 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 146 147 150 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 196 197
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 146 147 150 167
;; live  gen 	 24 [cc] 196 197
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru,dfs_back)
(code_label 114 113 115 17 332 "" [0 uses])

(note 115 114 117 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 117 115 118 17 arch/arm/kernel/hw_breakpoint.c:758 discrim 1 (set (reg/f:SI 196)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 118 117 119 17 arch/arm/kernel/hw_breakpoint.c:758 discrim 1 (set (reg:SI 197 [ core_num_brps ])
        (mem/c/i:SI (plus:SI (reg/f:SI 196)
                (const_int 8 [0x8])) [0 core_num_brps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 119 118 120 17 arch/arm/kernel/hw_breakpoint.c:758 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ i ])
            (reg:SI 197 [ core_num_brps ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 120 119 121 17 arch/arm/kernel/hw_breakpoint.c:758 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 116)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 17 -> ( 9 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 146 147 150 167
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 146 147 150 167


;; Succ edge  9 [91.0%] 
;; Succ edge  18 [9.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 155 156 158 159 198 199 200 201 202 203 204
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; live  gen 	 155 156 158 159 198 199 200 201 202 203 204
;; live  kill	

;; Pred edge  17 [9.0%]  (fallthru)
(note 121 120 122 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 18 arch/arm/kernel/hw_breakpoint.c:718 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 18 arch/arm/kernel/hw_breakpoint.c:718 (set (reg/f:SI 199)
        (plus:SI (reg/f:SI 198)
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))
        (nil)))

(insn 124 123 125 18 arch/arm/kernel/hw_breakpoint.c:718 (set (reg/v:SI 156 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 199)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8158644)) -1 (nil))

(insn 125 124 126 18 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 155 [ sp.77 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 126 125 127 18 arch/arm/kernel/hw_breakpoint.c:718 (set (reg/f:SI 200)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 127 126 128 18 arch/arm/kernel/hw_breakpoint.c:718 (set (reg:SI 202)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 128 127 129 18 arch/arm/kernel/hw_breakpoint.c:718 (set (reg:SI 201)
        (and:SI (reg:SI 202)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 129 128 130 18 arch/arm/kernel/hw_breakpoint.c:718 (set (reg:SI 203 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 201)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 18 arch/arm/kernel/hw_breakpoint.c:718 (set (reg:SI 204)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 203 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 200)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 18 arch/arm/kernel/hw_breakpoint.c:718 (set (reg:SI 159 [ D.24759 ])
        (plus:SI (reg/v:SI 156 [ __ptr ])
            (reg:SI 204))) 4 {*arm_addsi3} (nil))

(insn 132 131 162 18 arch/arm/kernel/hw_breakpoint.c:720 (set (reg/v:SI 158 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 18 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 158 159
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 158 159


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 24) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 158 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 157 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 158 159
;; live  gen 	 24 [cc] 157 205
;; live  kill	 14 [lr]

;; Pred edge  24 [91.0%] 
(code_label 162 132 135 19 338 "" [1 uses])

(note 135 162 136 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(call_insn 136 135 137 19 include/linux/rcupdate.h:592 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_lock") [flags 0x41] <function_decl 0x10ce8580 __rcu_read_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 137 136 138 19 arch/arm/kernel/hw_breakpoint.c:723 (set (reg:SI 205)
        (ashift:SI (reg/v:SI 158 [ i ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 138 137 139 19 arch/arm/kernel/hw_breakpoint.c:723 (set (reg/v/f:SI 157 [ wp ])
        (mem/f:SI (plus:SI (reg:SI 205)
                (reg:SI 159 [ D.24759 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 140 19 arch/arm/kernel/hw_breakpoint.c:725 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 157 [ wp ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 140 139 141 19 arch/arm/kernel/hw_breakpoint.c:725 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 19 -> ( 23 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159


;; Succ edge  23 [15.0%] 
;; Succ edge  20 [85.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc] 206 207 208 209 210
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
;; live  gen 	 24 [cc] 206 207 208 209 210
;; live  kill	

;; Pred edge  19 [85.0%]  (fallthru)
(note 141 140 142 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 20 arch/arm/kernel/hw_breakpoint.c:729 (set (reg:SI 207)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 157 [ wp ])
                    (const_int 211 [0xd3])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 143 142 144 20 arch/arm/kernel/hw_breakpoint.c:729 (set (reg:QI 206)
        (subreg:QI (reg:SI 207) 0)) 178 {*arm_movqi_insn} (nil))

(insn 144 143 145 20 arch/arm/kernel/hw_breakpoint.c:729 (set (reg:SI 208)
        (and:SI (subreg:SI (reg:QI 206) 0)
            (const_int -128 [0xffffffffffffff80]))) 67 {*arm_andsi3_insn} (nil))

(insn 145 144 146 20 arch/arm/kernel/hw_breakpoint.c:729 (set (reg:QI 209)
        (subreg:QI (reg:SI 208) 0)) 178 {*arm_movqi_insn} (nil))

(insn 146 145 147 20 arch/arm/kernel/hw_breakpoint.c:729 (set (reg:SI 210)
        (zero_extend:SI (reg:QI 209))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 147 146 148 20 arch/arm/kernel/hw_breakpoint.c:729 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 210)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 148 147 149 20 arch/arm/kernel/hw_breakpoint.c:729 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 20 -> ( 23 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159


;; Succ edge  23 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157
;; lr  def 	 24 [cc] 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
;; live  gen 	 24 [cc] 211
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 149 148 150 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 150 149 151 21 arch/arm/kernel/hw_breakpoint.c:736 (set (reg:SI 211 [ <variable>.hw.D.22650.D.22649.info.trigger ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 157 [ wp ])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 151 150 152 21 arch/arm/kernel/hw_breakpoint.c:736 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211 [ <variable>.hw.D.22650.D.22649.info.trigger ])
            (reg/v:SI 150 [ addr ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 152 151 153 21 arch/arm/kernel/hw_breakpoint.c:736 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4877 [0x130d])
        (nil)))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159


;; Succ edge  22 [51.2%]  (fallthru)
;; Succ edge  23 [48.8%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 157 158 159
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  21 [51.2%]  (fallthru)
(note 153 152 154 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 154 153 155 22 arch/arm/kernel/hw_breakpoint.c:737 (set (reg:SI 0 r0)
        (reg/v/f:SI 157 [ wp ])) 167 {*arm_movsi_insn} (nil))

(call_insn 155 154 156 22 arch/arm/kernel/hw_breakpoint.c:737 (parallel [
            (call (mem:SI (symbol_ref:SI ("disable_single_step") [flags 0x3] <function_decl 0x1141a880 disable_single_step>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 22 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 158 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 158 159


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 19 20 21 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 158 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 158 159
;; live  gen 	 158
;; live  kill	 14 [lr]

;; Pred edge  19 [15.0%] 
;; Pred edge  20 [50.0%] 
;; Pred edge  21 [48.8%] 
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 156 155 157 23 337 "" [3 uses])

(note 157 156 158 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(call_insn 158 157 159 23 include/linux/rcupdate.h:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_unlock") [flags 0x41] <function_decl 0x10ce8600 __rcu_read_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 159 158 160 23 arch/arm/kernel/hw_breakpoint.c:720 (set (reg/v:SI 158 [ i ])
        (plus:SI (reg/v:SI 158 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 23 -> ( 24)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 158 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 158 159


;; Succ edge  24 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 18 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 158 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 212 213
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 158 159
;; live  gen 	 24 [cc] 212 213
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%]  (fallthru,dfs_back)
(code_label 160 159 161 24 336 "" [0 uses])

(note 161 160 163 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 163 161 164 24 arch/arm/kernel/hw_breakpoint.c:720 discrim 1 (set (reg/f:SI 212)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 164 163 165 24 arch/arm/kernel/hw_breakpoint.c:720 discrim 1 (set (reg:SI 213 [ core_num_reserved_brps ])
        (mem/c/i:SI (plus:SI (reg/f:SI 212)
                (const_int 4 [0x4])) [0 core_num_reserved_brps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 24 arch/arm/kernel/hw_breakpoint.c:720 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 158 [ i ])
            (reg:SI 213 [ core_num_reserved_brps ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 166 165 170 24 arch/arm/kernel/hw_breakpoint.c:720 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 24 -> ( 19 36)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 158 159
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150 158 159


;; Succ edge  19 [91.0%] 
;; Succ edge  36 [9.0%]  (fallthru)

;; Start of basic block ( 4) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 214 215 216
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 214 215 216
;; live  kill	 14 [lr]

;; Pred edge  4 [29.0%] 
(code_label 170 166 171 25 329 "" [1 uses])

(note 171 170 172 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 25 arch/arm/kernel/hw_breakpoint.c:821 discrim 1 (set (reg/f:SI 214)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (nil))

(insn 173 172 174 25 arch/arm/kernel/hw_breakpoint.c:821 discrim 1 (set (reg:SI 215)
        (const_int 821 [0x335])) 167 {*arm_movsi_insn} (nil))

(insn 174 173 175 25 arch/arm/kernel/hw_breakpoint.c:821 discrim 1 (set (reg/f:SI 216)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x115f0620>)) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 25 arch/arm/kernel/hw_breakpoint.c:821 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 214)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 176 175 177 25 arch/arm/kernel/hw_breakpoint.c:821 discrim 1 (set (reg:SI 1 r1)
        (reg:SI 215)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 821 [0x335])
        (nil)))

(insn 177 176 178 25 arch/arm/kernel/hw_breakpoint.c:821 discrim 1 (set (reg:SI 2 r2)
        (reg/f:SI 216)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x115f0620>)
        (nil)))

(call_insn 178 177 179 25 arch/arm/kernel/hw_breakpoint.c:821 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("warn_slowpath_fmt") [flags 0x41] <function_decl 0x10a7a800 warn_slowpath_fmt>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 5) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 141 144 145 217 218 219 220 221 222 223 224 225
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  gen 	 24 [cc] 141 144 145 217 218 219 220 221 222 223 224 225
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  5 [29.0%] 
(code_label 179 178 180 26 330 "" [1 uses])

(note 180 179 181 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg/f:SI 217)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 182 181 183 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg/f:SI 218)
        (plus:SI (reg/f:SI 217)
            (const_int 64 [0x40]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 64 [0x40])))
        (nil)))

(insn 183 182 184 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg/v:SI 144 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 218)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 8153140)) -1 (nil))

(insn 184 183 185 26 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 145 [ sp.77 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 185 184 186 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg/f:SI 219)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10d47120 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 186 185 187 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg:SI 221)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 187 186 188 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg:SI 220)
        (and:SI (reg:SI 221)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 188 187 189 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg:SI 222 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 220)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 189 188 190 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg:SI 223)
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 222 [ <variable>.cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 219)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 190 189 191 26 arch/arm/kernel/hw_breakpoint.c:675 (set (reg:SI 141 [ D.24819 ])
        (plus:SI (reg/v:SI 144 [ __ptr ])
            (reg:SI 223))) 4 {*arm_addsi3} (nil))

(insn 191 190 192 26 arch/arm/kernel/hw_breakpoint.c:678 (set (reg/f:SI 224)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 26 arch/arm/kernel/hw_breakpoint.c:678 (set (reg:SI 225 [ core_num_wrps ])
        (mem/c/i:SI (plus:SI (reg/f:SI 224)
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 26 arch/arm/kernel/hw_breakpoint.c:678 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225 [ core_num_wrps ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 194 193 195 26 arch/arm/kernel/hw_breakpoint.c:678 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 199)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 26 -> ( 28 27)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 167
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 167


;; Succ edge  28 [0.0%] 
;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 167
;; live  gen 	 142
;; live  kill	

;; Pred edge  26 [100.0%]  (fallthru)
(note 195 194 196 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 199 27 arch/arm/kernel/hw_breakpoint.c:678 (set (reg/v:SI 142 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 27 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167


;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 226 227
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 226 227
;; live  kill	 14 [lr]

;; Pred edge  26 [0.0%] 
(code_label 199 196 200 28 340 "" [1 uses])

(note 200 199 201 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 201 200 202 28 arch/arm/kernel/hw_breakpoint.c:678 discrim 1 (set (reg/f:SI 226)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)) 167 {*arm_movsi_insn} (nil))

(insn 202 201 203 28 arch/arm/kernel/hw_breakpoint.c:678 discrim 1 (set (reg:SI 227)
        (const_int 678 [0x2a6])) 167 {*arm_movsi_insn} (nil))

(insn 203 202 204 28 arch/arm/kernel/hw_breakpoint.c:678 discrim 1 (set (reg:SI 0 r0)
        (reg/f:SI 226)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1152a700>)
        (nil)))

(insn 204 203 205 28 arch/arm/kernel/hw_breakpoint.c:678 discrim 1 (set (reg:SI 1 r1)
        (reg:SI 227)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 678 [0x2a6])
        (nil)))

(call_insn 205 204 239 28 arch/arm/kernel/hw_breakpoint.c:678 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__bug") [flags 0x41] <function_decl 0x10a7a780 __bug>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 28 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



;; Start of basic block ( 35) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167
;; live  gen 	 24 [cc] 143 228
;; live  kill	 14 [lr]

;; Pred edge  35 [91.0%] 
(code_label 239 205 207 29 345 "" [1 uses])

(note 207 239 208 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(call_insn 208 207 209 29 include/linux/rcupdate.h:592 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_lock") [flags 0x41] <function_decl 0x10ce8580 __rcu_read_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 209 208 210 29 arch/arm/kernel/hw_breakpoint.c:683 (set (reg:SI 228)
        (ashift:SI (reg/v:SI 142 [ i ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 210 209 211 29 arch/arm/kernel/hw_breakpoint.c:683 (set (reg/v/f:SI 143 [ wp ])
        (mem/f:SI (plus:SI (reg:SI 228)
                (reg:SI 141 [ D.24819 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 211 210 212 29 arch/arm/kernel/hw_breakpoint.c:685 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 143 [ wp ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 212 211 213 29 arch/arm/kernel/hw_breakpoint.c:685 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 29 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143 167


;; Succ edge  30 [15.0%]  (fallthru)
;; Succ edge  31 [85.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  29 [15.0%]  (fallthru)
(note 213 212 214 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(call_insn 214 213 217 30 include/linux/rcupdate.h:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_unlock") [flags 0x41] <function_decl 0x10ce8600 __rcu_read_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 30 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 29) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 229 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143 167
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 229 230
;; live  kill	 14 [lr]

;; Pred edge  29 [85.0%] 
(code_label 217 214 218 31 342 "" [1 uses])

(note 218 217 219 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 31 arch/arm/kernel/hw_breakpoint.c:696 (set (reg:SI 229 [ <variable>.attr.D.4023.bp_addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ wp ])
                (const_int 176 [0xb0])) [0 <variable>.attr.D.4023.bp_addr+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 220 219 221 31 arch/arm/kernel/hw_breakpoint.c:696 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ wp ])
                (const_int 204 [0xcc])) [0 <variable>.hw.D.22650.D.22649.info.trigger+0 S4 A32])
        (reg:SI 229 [ <variable>.attr.D.4023.bp_addr ])) 167 {*arm_movsi_insn} (nil))

(insn 221 220 222 31 arch/arm/kernel/hw_breakpoint.c:698 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ wp ])) 167 {*arm_movsi_insn} (nil))

(insn 222 221 223 31 arch/arm/kernel/hw_breakpoint.c:698 (set (reg:SI 1 r1)
        (reg/v/f:SI 167 [ regs ])) 167 {*arm_movsi_insn} (nil))

(call_insn 223 222 224 31 arch/arm/kernel/hw_breakpoint.c:698 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_bp_event") [flags 0x41] <function_decl 0x113b1280 perf_bp_event>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 224 223 225 31 arch/arm/kernel/hw_breakpoint.c:705 (set (reg/f:SI 230 [ <variable>.overflow_handler ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ wp ])
                (const_int 528 [0x210])) [0 <variable>.overflow_handler+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 225 224 226 31 arch/arm/kernel/hw_breakpoint.c:705 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 230 [ <variable>.overflow_handler ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 226 225 227 31 arch/arm/kernel/hw_breakpoint.c:705 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 231)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9328 [0x2470])
        (nil)))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143 167


;; Succ edge  32 [6.7%]  (fallthru)
;; Succ edge  33 [93.3%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 143 167
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  31 [6.7%]  (fallthru)
(note 227 226 228 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 229 32 arch/arm/kernel/hw_breakpoint.c:706 (set (reg:SI 0 r0)
        (reg/v/f:SI 143 [ wp ])) 167 {*arm_movsi_insn} (nil))

(insn 229 228 230 32 arch/arm/kernel/hw_breakpoint.c:706 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 230 229 231 32 arch/arm/kernel/hw_breakpoint.c:706 (parallel [
            (call (mem:SI (symbol_ref:SI ("enable_single_step") [flags 0x3] <function_decl 0x1141a780 enable_single_step>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 32 -> ( 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 31 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  31 [93.3%] 
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 231 230 232 33 344 "" [1 uses])

(note 232 231 233 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(call_insn 233 232 234 33 include/linux/rcupdate.h:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_unlock") [flags 0x41] <function_decl 0x10ce8600 __rcu_read_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 30 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167
;; live  gen 	 142
;; live  kill	

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 234 233 235 34 343 "" [0 uses])

(note 235 234 236 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 236 235 237 34 arch/arm/kernel/hw_breakpoint.c:680 (set (reg/v:SI 142 [ i ])
        (plus:SI (reg/v:SI 142 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 34 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 142 167


;; Succ edge  35 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 27 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 231 232
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
;; live  gen 	 24 [cc] 231 232
;; live  kill	

;; Pred edge  27 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru,dfs_back)
(code_label 237 236 238 35 341 "" [0 uses])

(note 238 237 240 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 240 238 241 35 arch/arm/kernel/hw_breakpoint.c:680 discrim 1 (set (reg/f:SI 231)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 241 240 242 35 arch/arm/kernel/hw_breakpoint.c:680 discrim 1 (set (reg:SI 232 [ core_num_wrps ])
        (mem/c/i:SI (plus:SI (reg/f:SI 231)
                (const_int 12 [0xc])) [0 core_num_wrps+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 242 241 243 35 arch/arm/kernel/hw_breakpoint.c:680 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ i ])
            (reg:SI 232 [ core_num_wrps ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 243 242 244 35 arch/arm/kernel/hw_breakpoint.c:680 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 239)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 35 -> ( 29 36)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142 167


;; Succ edge  29 [91.0%] 
;; Succ edge  36 [9.0%]  (fallthru)

;; Start of basic block ( 35 24) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 163
;; live  kill	

;; Pred edge  35 [9.0%]  (fallthru)
;; Pred edge  24 [9.0%]  (fallthru)
(code_label 244 243 245 36 339 "" [0 uses])

(note 245 244 246 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 36 arch/arm/kernel/hw_breakpoint.c:804 (set (reg/v:SI 163 [ ret ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163


;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 36 7) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 138 139 140 233 234 235 236 237
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  gen 	 24 [cc] 136 137 138 139 140 233 234 235 236 237
;; live  kill	

;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 247 246 248 37 331 "" [0 uses])

(note 248 247 249 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 250 37 arch/arm/kernel/hw_breakpoint.c:829 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8172822)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 250 249 251 37 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 139 [ sp.77 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 251 250 252 37 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 233)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 252 251 253 37 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 140 [ D.24829 ])
        (and:SI (reg:SI 233)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 253 252 254 37 arch/arm/kernel/hw_breakpoint.c:829 (set (reg:SI 234 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg/f:SI 140 [ D.24829 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 254 253 255 37 arch/arm/kernel/hw_breakpoint.c:829 (set (reg:SI 235)
        (plus:SI (reg:SI 234 [ <variable>.preempt_count ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 255 254 256 37 arch/arm/kernel/hw_breakpoint.c:829 (set (mem/s/j:SI (plus:SI (reg/f:SI 140 [ D.24829 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 235)) 167 {*arm_movsi_insn} (nil))

(insn 256 255 257 37 arch/arm/kernel/hw_breakpoint.c:829 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 8172822)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 257 256 258 37 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 138 [ sp.77 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 258 257 259 37 include/linux/thread_info.h:84 (set (reg:SI 236)
        (reg:SI 233)) 167 {*arm_movsi_insn} (nil))

(insn 259 258 260 37 include/linux/thread_info.h:84 (set (reg/f:SI 136 [ D.24852 ])
        (reg/f:SI 140 [ D.24829 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 260 259 261 37 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 137 [ D.24847 ])
        (mem/v:SI (reg/f:SI 140 [ D.24829 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 261 260 262 37 arch/arm/kernel/hw_breakpoint.c:829 (set (reg:SI 237)
        (and:SI (reg:SI 137 [ D.24847 ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 262 261 263 37 arch/arm/kernel/hw_breakpoint.c:829 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 237)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 263 262 264 37 arch/arm/kernel/hw_breakpoint.c:829 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 266)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 37 -> ( 38 39)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163


;; Succ edge  38 [0.0%]  (fallthru)
;; Succ edge  39 [100.0%] 

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  37 [0.0%]  (fallthru)
(note 264 263 265 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(call_insn 265 264 266 38 arch/arm/kernel/hw_breakpoint.c:829 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("preempt_schedule") [flags 0x41] <function_decl 0x10a59380 preempt_schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 38 -> ( 39)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163


;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 37 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 0 [r0] 164
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 163
;; live  gen 	 0 [r0] 164
;; live  kill	

;; Pred edge  37 [100.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 266 265 267 39 346 "" [1 uses])

(note 267 266 268 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 272 39 arch/arm/kernel/hw_breakpoint.c:832 (set (reg:SI 164 [ <result> ])
        (reg/v:SI 163 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 272 268 278 39 arch/arm/kernel/hw_breakpoint.c:832 (set (reg/i:SI 0 r0)
        (reg/v:SI 163 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 278 272 0 39 arch/arm/kernel/hw_breakpoint.c:832 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 39 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 9.
deleting insn with uid = 9.
rescanning insn with uid = 45.
deleting insn with uid = 45.
rescanning insn with uid = 52.
deleting insn with uid = 52.
rescanning insn with uid = 53.
deleting insn with uid = 53.
rescanning insn with uid = 60.
deleting insn with uid = 60.
rescanning insn with uid = 65.
deleting insn with uid = 65.
rescanning insn with uid = 73.
deleting insn with uid = 73.
rescanning insn with uid = 78.
deleting insn with uid = 78.
rescanning insn with uid = 79.
deleting insn with uid = 79.
rescanning insn with uid = 127.
deleting insn with uid = 127.
rescanning insn with uid = 186.
deleting insn with uid = 186.
rescanning insn with uid = 251.
deleting insn with uid = 251.
rescanning insn with uid = 258.
deleting insn with uid = 258.
rescanning insn with uid = 259.
deleting insn with uid = 259.
rescanning insn with uid = 260.
deleting insn with uid = 260.
rescanning insn with uid = 272.
deleting insn with uid = 272.
ending the processing of deferred insns
