/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [4:0] _02_;
  wire [19:0] _03_;
  wire [5:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [32:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_0z[5] & celloutsig_0_7z[0]);
  assign celloutsig_1_5z = ~((celloutsig_1_4z[1] | celloutsig_1_1z) & (celloutsig_1_3z[2] | celloutsig_1_1z));
  assign celloutsig_1_11z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_10z[1] | celloutsig_1_0z));
  assign celloutsig_1_16z = celloutsig_1_4z[2] | celloutsig_1_12z[15];
  assign celloutsig_1_18z = celloutsig_1_16z | in_data[165];
  assign celloutsig_0_3z = ~(celloutsig_0_0z[0] ^ in_data[79]);
  assign celloutsig_0_4z = ~(_01_ ^ celloutsig_0_0z[5]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z ^ celloutsig_1_3z[4]);
  assign celloutsig_1_7z = ~(celloutsig_1_1z ^ celloutsig_1_6z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[2] ^ celloutsig_0_0z[4]);
  reg [4:0] _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _14_ <= 5'h00;
    else _14_ <= celloutsig_0_9z[9:5];
  assign out_data[36:32] = _14_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _02_ <= 5'h00;
    else _02_ <= in_data[167:163];
  reg [19:0] _16_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _16_ <= 20'h00000;
    else _16_ <= { in_data[32:31], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_[19:15], _00_, _03_[13:11], _01_, _03_[9:0] } = _16_;
  assign celloutsig_1_3z = { in_data[176:171], celloutsig_1_0z } & in_data[130:124];
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z } & { celloutsig_1_3z[5:3], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_19z = { _02_, celloutsig_1_9z, celloutsig_1_6z } / { 1'h1, celloutsig_1_12z[10:0], celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_1_1z = { in_data[144:122], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > { in_data[142:118], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[59:57], celloutsig_0_2z } <= _03_[8:5];
  assign celloutsig_1_4z = { celloutsig_1_3z[3:0], celloutsig_1_0z, celloutsig_1_2z } * celloutsig_1_3z[5:0];
  assign celloutsig_0_14z = celloutsig_0_6z ? { celloutsig_0_0z[1:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z } : { celloutsig_0_11z[20:8], 1'h0 };
  assign celloutsig_1_12z = - { in_data[188], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_2z = | in_data[138:128];
  assign celloutsig_1_0z = in_data[149] & in_data[150];
  assign celloutsig_0_56z = ^ celloutsig_0_14z[8:0];
  assign celloutsig_0_5z = in_data[47:40] << { _03_[17:15], _00_, _03_[13:12], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_10z = celloutsig_1_9z[7:5] << { celloutsig_1_3z[6], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_9z = { _03_[18:15], _00_, _03_[13:11], _01_, _03_[9:4] } << { celloutsig_0_5z[7:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z } >>> { _03_[0], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[73:68] - in_data[38:33];
  assign celloutsig_0_10z = { celloutsig_0_5z[6:1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z } - { celloutsig_0_0z[2:0], celloutsig_0_0z };
  assign { celloutsig_0_11z[28:14], celloutsig_0_11z[32], celloutsig_0_11z[7], celloutsig_0_11z[0], celloutsig_0_11z[13], celloutsig_0_11z[6], celloutsig_0_11z[12], celloutsig_0_11z[5], celloutsig_0_11z[11], celloutsig_0_11z[4], celloutsig_0_11z[10], celloutsig_0_11z[3], celloutsig_0_11z[9], celloutsig_0_11z[2], celloutsig_0_11z[8], celloutsig_0_11z[1] } = { celloutsig_0_9z, celloutsig_0_7z[0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z[5], celloutsig_0_0z[5:4], celloutsig_0_0z[4:3], celloutsig_0_0z[3:2], celloutsig_0_0z[2:1], celloutsig_0_0z[1:0], celloutsig_0_0z[0] } ^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_10z[8], celloutsig_0_3z, celloutsig_0_10z[1], celloutsig_0_0z[0], celloutsig_0_10z[7], celloutsig_0_10z[0], celloutsig_0_10z[6], celloutsig_0_0z[5], celloutsig_0_10z[5], celloutsig_0_0z[4], celloutsig_0_10z[4], celloutsig_0_0z[3], celloutsig_0_10z[3], celloutsig_0_0z[2], celloutsig_0_10z[2], celloutsig_0_0z[1] };
  assign { _03_[14], _03_[10] } = { _00_, _01_ };
  assign celloutsig_0_11z[31:29] = 3'h0;
  assign { out_data[128], out_data[109:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z };
endmodule
