#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug  1 08:35:12 2020
# Process ID: 1912
# Current directory: F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4340 F:\K325667\PCIe_DMA_V2_5031_spix4_ok\PCIe_DMA_V2_5031_spix4_ok\PCIE_DMA_Demo.xpr
# Log file: F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/vivado.log
# Journal file: F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/vivado2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 951.695 ; gain = 210.195
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 32
[Sat Aug  1 08:42:40 2020] Launched synth_1...
Run output will be captured here: F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 32
[Sat Aug  1 08:46:54 2020] Launched impl_1...
Run output will be captured here: F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Netlist 29-17] Analyzing 504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.621 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.621 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1994.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 31 instances

open_run: Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2226.613 ; gain = 1246.293
open_report: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2292.535 ; gain = 7.133
open_hw
launch_runs impl_1 -to_step write_bitstream -jobs 32
[Sat Aug  1 08:59:31 2020] Launched impl_1...
Run output will be captured here: F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 32 -interface SPIx4 -loadbit {up 0x00000000 "F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.runs/impl_1/Example_Top.bit" } -checksum -force -disablebitswap -file "F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.runs/impl_1/K325_PCIEX4"
Command: write_cfgmem -format mcs -size 32 -interface SPIx4 -loadbit {up 0x00000000 "F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.runs/impl_1/Example_Top.bit" } -checksum -force -disablebitswap -file F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.runs/impl_1/K325_PCIEX4
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.runs/impl_1/Example_Top.bit
Writing file F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.runs/impl_1/K325_PCIEX4.mcs
Writing log file F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.runs/impl_1/K325_PCIEX4.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF
Checksum           0xE0583EAE
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                                                     Checksum
0x00000000    0x001F370B    Aug  1 09:01:06 2020    F:/K325667/PCIe_DMA_V2_5031_spix4_ok/PCIe_DMA_V2_5031_spix4_ok/PCIE_DMA_Demo.runs/impl_1/Example_Top.bit    0x017013A2
File Checksum Total                                                                                                                                             0x017013A2
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
